
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xz_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402378 <.init>:
  402378:	stp	x29, x30, [sp, #-16]!
  40237c:	mov	x29, sp
  402380:	bl	402ac0 <ferror@plt+0x60>
  402384:	ldp	x29, x30, [sp], #16
  402388:	ret

Disassembly of section .plt:

0000000000402390 <lzma_index_total_size@plt-0x20>:
  402390:	stp	x16, x30, [sp, #-16]!
  402394:	adrp	x16, 422000 <ferror@plt+0x1f5a0>
  402398:	ldr	x17, [x16, #4088]
  40239c:	add	x16, x16, #0xff8
  4023a0:	br	x17
  4023a4:	nop
  4023a8:	nop
  4023ac:	nop

00000000004023b0 <lzma_index_total_size@plt>:
  4023b0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4023b4:	ldr	x17, [x16]
  4023b8:	add	x16, x16, #0x0
  4023bc:	br	x17

00000000004023c0 <mbrtowc@plt>:
  4023c0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4023c4:	ldr	x17, [x16, #8]
  4023c8:	add	x16, x16, #0x8
  4023cc:	br	x17

00000000004023d0 <memcpy@plt>:
  4023d0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4023d4:	ldr	x17, [x16, #16]
  4023d8:	add	x16, x16, #0x10
  4023dc:	br	x17

00000000004023e0 <lzma_stream_flags_compare@plt>:
  4023e0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4023e4:	ldr	x17, [x16, #24]
  4023e8:	add	x16, x16, #0x18
  4023ec:	br	x17

00000000004023f0 <lzma_index_iter_next@plt>:
  4023f0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4023f4:	ldr	x17, [x16, #32]
  4023f8:	add	x16, x16, #0x20
  4023fc:	br	x17

0000000000402400 <pthread_sigmask@plt>:
  402400:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402404:	ldr	x17, [x16, #40]
  402408:	add	x16, x16, #0x28
  40240c:	br	x17

0000000000402410 <lzma_index_stream_padding@plt>:
  402410:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402414:	ldr	x17, [x16, #48]
  402418:	add	x16, x16, #0x30
  40241c:	br	x17

0000000000402420 <ngettext@plt>:
  402420:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402424:	ldr	x17, [x16, #56]
  402428:	add	x16, x16, #0x38
  40242c:	br	x17

0000000000402430 <lzma_index_iter_init@plt>:
  402430:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402434:	ldr	x17, [x16, #64]
  402438:	add	x16, x16, #0x40
  40243c:	br	x17

0000000000402440 <lzma_index_stream_count@plt>:
  402440:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402444:	ldr	x17, [x16, #72]
  402448:	add	x16, x16, #0x48
  40244c:	br	x17

0000000000402450 <strlen@plt>:
  402450:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402454:	ldr	x17, [x16, #80]
  402458:	add	x16, x16, #0x50
  40245c:	br	x17

0000000000402460 <exit@plt>:
  402460:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402464:	ldr	x17, [x16, #88]
  402468:	add	x16, x16, #0x58
  40246c:	br	x17

0000000000402470 <raise@plt>:
  402470:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402474:	ldr	x17, [x16, #96]
  402478:	add	x16, x16, #0x60
  40247c:	br	x17

0000000000402480 <lzma_code@plt>:
  402480:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402484:	ldr	x17, [x16, #104]
  402488:	add	x16, x16, #0x68
  40248c:	br	x17

0000000000402490 <geteuid@plt>:
  402490:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402494:	ldr	x17, [x16, #112]
  402498:	add	x16, x16, #0x70
  40249c:	br	x17

00000000004024a0 <lzma_index_stream_flags@plt>:
  4024a0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4024a4:	ldr	x17, [x16, #120]
  4024a8:	add	x16, x16, #0x78
  4024ac:	br	x17

00000000004024b0 <lzma_index_cat@plt>:
  4024b0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4024b4:	ldr	x17, [x16, #128]
  4024b8:	add	x16, x16, #0x80
  4024bc:	br	x17

00000000004024c0 <pipe@plt>:
  4024c0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4024c4:	ldr	x17, [x16, #136]
  4024c8:	add	x16, x16, #0x88
  4024cc:	br	x17

00000000004024d0 <lzma_block_compressed_size@plt>:
  4024d0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4024d4:	ldr	x17, [x16, #144]
  4024d8:	add	x16, x16, #0x90
  4024dc:	br	x17

00000000004024e0 <fputc@plt>:
  4024e0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4024e4:	ldr	x17, [x16, #152]
  4024e8:	add	x16, x16, #0x98
  4024ec:	br	x17

00000000004024f0 <clock_gettime@plt>:
  4024f0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4024f4:	ldr	x17, [x16, #160]
  4024f8:	add	x16, x16, #0xa0
  4024fc:	br	x17

0000000000402500 <lseek@plt>:
  402500:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402504:	ldr	x17, [x16, #168]
  402508:	add	x16, x16, #0xa8
  40250c:	br	x17

0000000000402510 <lzma_index_iter_rewind@plt>:
  402510:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402514:	ldr	x17, [x16, #176]
  402518:	add	x16, x16, #0xb0
  40251c:	br	x17

0000000000402520 <lzma_index_decoder@plt>:
  402520:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402524:	ldr	x17, [x16, #184]
  402528:	add	x16, x16, #0xb8
  40252c:	br	x17

0000000000402530 <sigfillset@plt>:
  402530:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402534:	ldr	x17, [x16, #192]
  402538:	add	x16, x16, #0xc0
  40253c:	br	x17

0000000000402540 <snprintf@plt>:
  402540:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402544:	ldr	x17, [x16, #200]
  402548:	add	x16, x16, #0xc8
  40254c:	br	x17

0000000000402550 <lzma_stream_encoder_mt_memusage@plt>:
  402550:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402554:	ldr	x17, [x16, #208]
  402558:	add	x16, x16, #0xd0
  40255c:	br	x17

0000000000402560 <lzma_version_number@plt>:
  402560:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402564:	ldr	x17, [x16, #216]
  402568:	add	x16, x16, #0xd8
  40256c:	br	x17

0000000000402570 <lzma_index_file_size@plt>:
  402570:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402574:	ldr	x17, [x16, #224]
  402578:	add	x16, x16, #0xe0
  40257c:	br	x17

0000000000402580 <lzma_stream_header_decode@plt>:
  402580:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402584:	ldr	x17, [x16, #232]
  402588:	add	x16, x16, #0xe8
  40258c:	br	x17

0000000000402590 <fclose@plt>:
  402590:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402594:	ldr	x17, [x16, #240]
  402598:	add	x16, x16, #0xf0
  40259c:	br	x17

00000000004025a0 <fopen@plt>:
  4025a0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4025a4:	ldr	x17, [x16, #248]
  4025a8:	add	x16, x16, #0xf8
  4025ac:	br	x17

00000000004025b0 <lzma_memusage@plt>:
  4025b0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4025b4:	ldr	x17, [x16, #256]
  4025b8:	add	x16, x16, #0x100
  4025bc:	br	x17

00000000004025c0 <wcwidth@plt>:
  4025c0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4025c4:	ldr	x17, [x16, #264]
  4025c8:	add	x16, x16, #0x108
  4025cc:	br	x17

00000000004025d0 <open@plt>:
  4025d0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4025d4:	ldr	x17, [x16, #272]
  4025d8:	add	x16, x16, #0x110
  4025dc:	br	x17

00000000004025e0 <lzma_raw_encoder@plt>:
  4025e0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4025e4:	ldr	x17, [x16, #280]
  4025e8:	add	x16, x16, #0x118
  4025ec:	br	x17

00000000004025f0 <poll@plt>:
  4025f0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4025f4:	ldr	x17, [x16, #288]
  4025f8:	add	x16, x16, #0x120
  4025fc:	br	x17

0000000000402600 <sigemptyset@plt>:
  402600:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402604:	ldr	x17, [x16, #296]
  402608:	add	x16, x16, #0x128
  40260c:	br	x17

0000000000402610 <futimens@plt>:
  402610:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402614:	ldr	x17, [x16, #304]
  402618:	add	x16, x16, #0x130
  40261c:	br	x17

0000000000402620 <bindtextdomain@plt>:
  402620:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402624:	ldr	x17, [x16, #312]
  402628:	add	x16, x16, #0x138
  40262c:	br	x17

0000000000402630 <__libc_start_main@plt>:
  402630:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402634:	ldr	x17, [x16, #320]
  402638:	add	x16, x16, #0x140
  40263c:	br	x17

0000000000402640 <fgetc@plt>:
  402640:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402644:	ldr	x17, [x16, #328]
  402648:	add	x16, x16, #0x148
  40264c:	br	x17

0000000000402650 <memset@plt>:
  402650:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402654:	ldr	x17, [x16, #336]
  402658:	add	x16, x16, #0x150
  40265c:	br	x17

0000000000402660 <fchmod@plt>:
  402660:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402664:	ldr	x17, [x16, #344]
  402668:	add	x16, x16, #0x158
  40266c:	br	x17

0000000000402670 <lzma_get_progress@plt>:
  402670:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402674:	ldr	x17, [x16, #352]
  402678:	add	x16, x16, #0x160
  40267c:	br	x17

0000000000402680 <lzma_check_size@plt>:
  402680:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402684:	ldr	x17, [x16, #360]
  402688:	add	x16, x16, #0x168
  40268c:	br	x17

0000000000402690 <lzma_raw_decoder_memusage@plt>:
  402690:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402694:	ldr	x17, [x16, #368]
  402698:	add	x16, x16, #0x170
  40269c:	br	x17

00000000004026a0 <realloc@plt>:
  4026a0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4026a4:	ldr	x17, [x16, #376]
  4026a8:	add	x16, x16, #0x178
  4026ac:	br	x17

00000000004026b0 <strerror@plt>:
  4026b0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4026b4:	ldr	x17, [x16, #384]
  4026b8:	add	x16, x16, #0x180
  4026bc:	br	x17

00000000004026c0 <close@plt>:
  4026c0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4026c4:	ldr	x17, [x16, #392]
  4026c8:	add	x16, x16, #0x188
  4026cc:	br	x17

00000000004026d0 <sigaction@plt>:
  4026d0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4026d4:	ldr	x17, [x16, #400]
  4026d8:	add	x16, x16, #0x190
  4026dc:	br	x17

00000000004026e0 <strrchr@plt>:
  4026e0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4026e4:	ldr	x17, [x16, #408]
  4026e8:	add	x16, x16, #0x198
  4026ec:	br	x17

00000000004026f0 <lzma_version_string@plt>:
  4026f0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4026f4:	ldr	x17, [x16, #416]
  4026f8:	add	x16, x16, #0x1a0
  4026fc:	br	x17

0000000000402700 <__gmon_start__@plt>:
  402700:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402704:	ldr	x17, [x16, #424]
  402708:	add	x16, x16, #0x1a8
  40270c:	br	x17

0000000000402710 <write@plt>:
  402710:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402714:	ldr	x17, [x16, #432]
  402718:	add	x16, x16, #0x1b0
  40271c:	br	x17

0000000000402720 <lzma_properties_decode@plt>:
  402720:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402724:	ldr	x17, [x16, #440]
  402728:	add	x16, x16, #0x1b8
  40272c:	br	x17

0000000000402730 <abort@plt>:
  402730:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402734:	ldr	x17, [x16, #448]
  402738:	add	x16, x16, #0x1c0
  40273c:	br	x17

0000000000402740 <posix_fadvise@plt>:
  402740:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402744:	ldr	x17, [x16, #456]
  402748:	add	x16, x16, #0x1c8
  40274c:	br	x17

0000000000402750 <mbsinit@plt>:
  402750:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402754:	ldr	x17, [x16, #464]
  402758:	add	x16, x16, #0x1d0
  40275c:	br	x17

0000000000402760 <lzma_index_end@plt>:
  402760:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402764:	ldr	x17, [x16, #472]
  402768:	add	x16, x16, #0x1d8
  40276c:	br	x17

0000000000402770 <feof@plt>:
  402770:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402774:	ldr	x17, [x16, #480]
  402778:	add	x16, x16, #0x1e0
  40277c:	br	x17

0000000000402780 <puts@plt>:
  402780:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402784:	ldr	x17, [x16, #488]
  402788:	add	x16, x16, #0x1e8
  40278c:	br	x17

0000000000402790 <lzma_stream_decoder@plt>:
  402790:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402794:	ldr	x17, [x16, #496]
  402798:	add	x16, x16, #0x1f0
  40279c:	br	x17

00000000004027a0 <lzma_block_header_decode@plt>:
  4027a0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4027a4:	ldr	x17, [x16, #504]
  4027a8:	add	x16, x16, #0x1f8
  4027ac:	br	x17

00000000004027b0 <lzma_alone_decoder@plt>:
  4027b0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4027b4:	ldr	x17, [x16, #512]
  4027b8:	add	x16, x16, #0x200
  4027bc:	br	x17

00000000004027c0 <memcmp@plt>:
  4027c0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4027c4:	ldr	x17, [x16, #520]
  4027c8:	add	x16, x16, #0x208
  4027cc:	br	x17

00000000004027d0 <textdomain@plt>:
  4027d0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4027d4:	ldr	x17, [x16, #528]
  4027d8:	add	x16, x16, #0x210
  4027dc:	br	x17

00000000004027e0 <getopt_long@plt>:
  4027e0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4027e4:	ldr	x17, [x16, #536]
  4027e8:	add	x16, x16, #0x218
  4027ec:	br	x17

00000000004027f0 <lzma_end@plt>:
  4027f0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4027f4:	ldr	x17, [x16, #544]
  4027f8:	add	x16, x16, #0x220
  4027fc:	br	x17

0000000000402800 <strcmp@plt>:
  402800:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402804:	ldr	x17, [x16, #552]
  402808:	add	x16, x16, #0x228
  40280c:	br	x17

0000000000402810 <__ctype_b_loc@plt>:
  402810:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402814:	ldr	x17, [x16, #560]
  402818:	add	x16, x16, #0x230
  40281c:	br	x17

0000000000402820 <free@plt>:
  402820:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402824:	ldr	x17, [x16, #568]
  402828:	add	x16, x16, #0x238
  40282c:	br	x17

0000000000402830 <lzma_raw_decoder@plt>:
  402830:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402834:	ldr	x17, [x16, #576]
  402838:	add	x16, x16, #0x240
  40283c:	br	x17

0000000000402840 <strchr@plt>:
  402840:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402844:	ldr	x17, [x16, #584]
  402848:	add	x16, x16, #0x248
  40284c:	br	x17

0000000000402850 <lzma_stream_encoder_mt@plt>:
  402850:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402854:	ldr	x17, [x16, #592]
  402858:	add	x16, x16, #0x250
  40285c:	br	x17

0000000000402860 <lzma_alone_encoder@plt>:
  402860:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402864:	ldr	x17, [x16, #600]
  402868:	add	x16, x16, #0x258
  40286c:	br	x17

0000000000402870 <fcntl@plt>:
  402870:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402874:	ldr	x17, [x16, #608]
  402878:	add	x16, x16, #0x260
  40287c:	br	x17

0000000000402880 <__lxstat@plt>:
  402880:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402884:	ldr	x17, [x16, #616]
  402888:	add	x16, x16, #0x268
  40288c:	br	x17

0000000000402890 <read@plt>:
  402890:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402894:	ldr	x17, [x16, #624]
  402898:	add	x16, x16, #0x270
  40289c:	br	x17

00000000004028a0 <lzma_cputhreads@plt>:
  4028a0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4028a4:	ldr	x17, [x16, #632]
  4028a8:	add	x16, x16, #0x278
  4028ac:	br	x17

00000000004028b0 <isatty@plt>:
  4028b0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4028b4:	ldr	x17, [x16, #640]
  4028b8:	add	x16, x16, #0x280
  4028bc:	br	x17

00000000004028c0 <lzma_index_checks@plt>:
  4028c0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4028c4:	ldr	x17, [x16, #648]
  4028c8:	add	x16, x16, #0x288
  4028cc:	br	x17

00000000004028d0 <lzma_physmem@plt>:
  4028d0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4028d4:	ldr	x17, [x16, #656]
  4028d8:	add	x16, x16, #0x290
  4028dc:	br	x17

00000000004028e0 <lzma_index_uncompressed_size@plt>:
  4028e0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4028e4:	ldr	x17, [x16, #664]
  4028e8:	add	x16, x16, #0x298
  4028ec:	br	x17

00000000004028f0 <__fxstat@plt>:
  4028f0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4028f4:	ldr	x17, [x16, #672]
  4028f8:	add	x16, x16, #0x2a0
  4028fc:	br	x17

0000000000402900 <strstr@plt>:
  402900:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402904:	ldr	x17, [x16, #680]
  402908:	add	x16, x16, #0x2a8
  40290c:	br	x17

0000000000402910 <vsnprintf@plt>:
  402910:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402914:	ldr	x17, [x16, #688]
  402918:	add	x16, x16, #0x2b0
  40291c:	br	x17

0000000000402920 <lzma_index_memused@plt>:
  402920:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402924:	ldr	x17, [x16, #696]
  402928:	add	x16, x16, #0x2b8
  40292c:	br	x17

0000000000402930 <lzma_check_is_supported@plt>:
  402930:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402934:	ldr	x17, [x16, #704]
  402938:	add	x16, x16, #0x2c0
  40293c:	br	x17

0000000000402940 <lzma_stream_footer_decode@plt>:
  402940:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402944:	ldr	x17, [x16, #712]
  402948:	add	x16, x16, #0x2c8
  40294c:	br	x17

0000000000402950 <lzma_stream_encoder@plt>:
  402950:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402954:	ldr	x17, [x16, #720]
  402958:	add	x16, x16, #0x2d0
  40295c:	br	x17

0000000000402960 <sigaddset@plt>:
  402960:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402964:	ldr	x17, [x16, #728]
  402968:	add	x16, x16, #0x2d8
  40296c:	br	x17

0000000000402970 <vfprintf@plt>:
  402970:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402974:	ldr	x17, [x16, #736]
  402978:	add	x16, x16, #0x2e0
  40297c:	br	x17

0000000000402980 <printf@plt>:
  402980:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402984:	ldr	x17, [x16, #744]
  402988:	add	x16, x16, #0x2e8
  40298c:	br	x17

0000000000402990 <__errno_location@plt>:
  402990:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402994:	ldr	x17, [x16, #752]
  402998:	add	x16, x16, #0x2f0
  40299c:	br	x17

00000000004029a0 <getenv@plt>:
  4029a0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4029a4:	ldr	x17, [x16, #760]
  4029a8:	add	x16, x16, #0x2f8
  4029ac:	br	x17

00000000004029b0 <putchar@plt>:
  4029b0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4029b4:	ldr	x17, [x16, #768]
  4029b8:	add	x16, x16, #0x300
  4029bc:	br	x17

00000000004029c0 <__xstat@plt>:
  4029c0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4029c4:	ldr	x17, [x16, #776]
  4029c8:	add	x16, x16, #0x308
  4029cc:	br	x17

00000000004029d0 <alarm@plt>:
  4029d0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4029d4:	ldr	x17, [x16, #784]
  4029d8:	add	x16, x16, #0x310
  4029dc:	br	x17

00000000004029e0 <lzma_lzma_preset@plt>:
  4029e0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4029e4:	ldr	x17, [x16, #792]
  4029e8:	add	x16, x16, #0x318
  4029ec:	br	x17

00000000004029f0 <lzma_raw_encoder_memusage@plt>:
  4029f0:	adrp	x16, 423000 <ferror@plt+0x205a0>
  4029f4:	ldr	x17, [x16, #800]
  4029f8:	add	x16, x16, #0x320
  4029fc:	br	x17

0000000000402a00 <unlink@plt>:
  402a00:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402a04:	ldr	x17, [x16, #808]
  402a08:	add	x16, x16, #0x328
  402a0c:	br	x17

0000000000402a10 <gettext@plt>:
  402a10:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402a14:	ldr	x17, [x16, #816]
  402a18:	add	x16, x16, #0x330
  402a1c:	br	x17

0000000000402a20 <lzma_index_block_count@plt>:
  402a20:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402a24:	ldr	x17, [x16, #824]
  402a28:	add	x16, x16, #0x338
  402a2c:	br	x17

0000000000402a30 <fchown@plt>:
  402a30:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402a34:	ldr	x17, [x16, #832]
  402a38:	add	x16, x16, #0x340
  402a3c:	br	x17

0000000000402a40 <fprintf@plt>:
  402a40:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402a44:	ldr	x17, [x16, #840]
  402a48:	add	x16, x16, #0x348
  402a4c:	br	x17

0000000000402a50 <setlocale@plt>:
  402a50:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402a54:	ldr	x17, [x16, #848]
  402a58:	add	x16, x16, #0x350
  402a5c:	br	x17

0000000000402a60 <ferror@plt>:
  402a60:	adrp	x16, 423000 <ferror@plt+0x205a0>
  402a64:	ldr	x17, [x16, #856]
  402a68:	add	x16, x16, #0x358
  402a6c:	br	x17

Disassembly of section .text:

0000000000402a70 <.text>:
  402a70:	mov	x29, #0x0                   	// #0
  402a74:	mov	x30, #0x0                   	// #0
  402a78:	mov	x5, x0
  402a7c:	ldr	x1, [sp]
  402a80:	add	x2, sp, #0x8
  402a84:	mov	x6, sp
  402a88:	movz	x0, #0x0, lsl #48
  402a8c:	movk	x0, #0x0, lsl #32
  402a90:	movk	x0, #0x40, lsl #16
  402a94:	movk	x0, #0x73e8
  402a98:	movz	x3, #0x0, lsl #48
  402a9c:	movk	x3, #0x0, lsl #32
  402aa0:	movk	x3, #0x40, lsl #16
  402aa4:	movk	x3, #0xe760
  402aa8:	movz	x4, #0x0, lsl #48
  402aac:	movk	x4, #0x0, lsl #32
  402ab0:	movk	x4, #0x40, lsl #16
  402ab4:	movk	x4, #0xe7e0
  402ab8:	bl	402630 <__libc_start_main@plt>
  402abc:	bl	402730 <abort@plt>
  402ac0:	adrp	x0, 422000 <ferror@plt+0x1f5a0>
  402ac4:	ldr	x0, [x0, #4064]
  402ac8:	cbz	x0, 402ad0 <ferror@plt+0x70>
  402acc:	b	402700 <__gmon_start__@plt>
  402ad0:	ret
  402ad4:	nop
  402ad8:	adrp	x0, 423000 <ferror@plt+0x205a0>
  402adc:	add	x0, x0, #0x468
  402ae0:	adrp	x1, 423000 <ferror@plt+0x205a0>
  402ae4:	add	x1, x1, #0x468
  402ae8:	cmp	x1, x0
  402aec:	b.eq	402b04 <ferror@plt+0xa4>  // b.none
  402af0:	adrp	x1, 40e000 <ferror@plt+0xb5a0>
  402af4:	ldr	x1, [x1, #2096]
  402af8:	cbz	x1, 402b04 <ferror@plt+0xa4>
  402afc:	mov	x16, x1
  402b00:	br	x16
  402b04:	ret
  402b08:	adrp	x0, 423000 <ferror@plt+0x205a0>
  402b0c:	add	x0, x0, #0x468
  402b10:	adrp	x1, 423000 <ferror@plt+0x205a0>
  402b14:	add	x1, x1, #0x468
  402b18:	sub	x1, x1, x0
  402b1c:	lsr	x2, x1, #63
  402b20:	add	x1, x2, x1, asr #3
  402b24:	cmp	xzr, x1, asr #1
  402b28:	asr	x1, x1, #1
  402b2c:	b.eq	402b44 <ferror@plt+0xe4>  // b.none
  402b30:	adrp	x2, 40e000 <ferror@plt+0xb5a0>
  402b34:	ldr	x2, [x2, #2104]
  402b38:	cbz	x2, 402b44 <ferror@plt+0xe4>
  402b3c:	mov	x16, x2
  402b40:	br	x16
  402b44:	ret
  402b48:	stp	x29, x30, [sp, #-32]!
  402b4c:	mov	x29, sp
  402b50:	str	x19, [sp, #16]
  402b54:	adrp	x19, 423000 <ferror@plt+0x205a0>
  402b58:	ldrb	w0, [x19, #1176]
  402b5c:	cbnz	w0, 402b6c <ferror@plt+0x10c>
  402b60:	bl	402ad8 <ferror@plt+0x78>
  402b64:	mov	w0, #0x1                   	// #1
  402b68:	strb	w0, [x19, #1176]
  402b6c:	ldr	x19, [sp, #16]
  402b70:	ldp	x29, x30, [sp], #32
  402b74:	ret
  402b78:	b	402b08 <ferror@plt+0xa8>
  402b7c:	sub	sp, sp, #0x50
  402b80:	stp	x29, x30, [sp, #64]
  402b84:	add	x29, sp, #0x40
  402b88:	mov	x8, xzr
  402b8c:	mov	w9, #0x0                   	// #0
  402b90:	mov	w10, #0x2f                  	// #47
  402b94:	adrp	x11, 423000 <ferror@plt+0x205a0>
  402b98:	add	x11, x11, #0x4a4
  402b9c:	adrp	x12, 423000 <ferror@plt+0x205a0>
  402ba0:	add	x12, x12, #0x4a0
  402ba4:	adrp	x13, 423000 <ferror@plt+0x205a0>
  402ba8:	add	x13, x13, #0x499
  402bac:	adrp	x14, 423000 <ferror@plt+0x205a0>
  402bb0:	add	x14, x14, #0x480
  402bb4:	stur	x0, [x29, #-8]
  402bb8:	stur	w1, [x29, #-12]
  402bbc:	stur	x2, [x29, #-24]
  402bc0:	ldur	x15, [x29, #-8]
  402bc4:	str	x8, [x15, #16]
  402bc8:	ldur	x15, [x29, #-8]
  402bcc:	str	x8, [x15, #24]
  402bd0:	ldur	x8, [x29, #-8]
  402bd4:	strb	w9, [x8, #32]
  402bd8:	ldur	x8, [x29, #-24]
  402bdc:	ldr	x0, [x8]
  402be0:	mov	w1, w10
  402be4:	str	x11, [sp, #24]
  402be8:	str	x12, [sp, #16]
  402bec:	str	x13, [sp, #8]
  402bf0:	str	x14, [sp]
  402bf4:	bl	4026e0 <strrchr@plt>
  402bf8:	str	x0, [sp, #32]
  402bfc:	ldr	x8, [sp, #32]
  402c00:	cbnz	x8, 402c14 <ferror@plt+0x1b4>
  402c04:	ldur	x8, [x29, #-24]
  402c08:	ldr	x8, [x8]
  402c0c:	str	x8, [sp, #32]
  402c10:	b	402c20 <ferror@plt+0x1c0>
  402c14:	ldr	x8, [sp, #32]
  402c18:	add	x8, x8, #0x1
  402c1c:	str	x8, [sp, #32]
  402c20:	ldr	x0, [sp, #32]
  402c24:	adrp	x1, 40e000 <ferror@plt+0xb5a0>
  402c28:	add	x1, x1, #0xebc
  402c2c:	bl	402900 <strstr@plt>
  402c30:	cbz	x0, 402c50 <ferror@plt+0x1f0>
  402c34:	mov	w8, #0x1                   	// #1
  402c38:	ldr	x9, [sp, #16]
  402c3c:	str	w8, [x9]
  402c40:	mov	w8, #0x1                   	// #1
  402c44:	ldr	x10, [sp, #8]
  402c48:	strb	w8, [x10]
  402c4c:	b	402d00 <ferror@plt+0x2a0>
  402c50:	ldr	x0, [sp, #32]
  402c54:	adrp	x1, 40e000 <ferror@plt+0xb5a0>
  402c58:	add	x1, x1, #0xec2
  402c5c:	bl	402900 <strstr@plt>
  402c60:	cbz	x0, 402c74 <ferror@plt+0x214>
  402c64:	mov	w8, #0x1                   	// #1
  402c68:	ldr	x9, [sp, #16]
  402c6c:	str	w8, [x9]
  402c70:	b	402d00 <ferror@plt+0x2a0>
  402c74:	ldr	x0, [sp, #32]
  402c78:	adrp	x1, 40e000 <ferror@plt+0xb5a0>
  402c7c:	add	x1, x1, #0xec7
  402c80:	bl	402900 <strstr@plt>
  402c84:	cbz	x0, 402cb0 <ferror@plt+0x250>
  402c88:	mov	w8, #0x2                   	// #2
  402c8c:	ldr	x9, [sp, #24]
  402c90:	str	w8, [x9]
  402c94:	mov	w8, #0x1                   	// #1
  402c98:	ldr	x10, [sp, #16]
  402c9c:	str	w8, [x10]
  402ca0:	mov	w8, #0x1                   	// #1
  402ca4:	ldr	x11, [sp, #8]
  402ca8:	strb	w8, [x11]
  402cac:	b	402d00 <ferror@plt+0x2a0>
  402cb0:	ldr	x0, [sp, #32]
  402cb4:	adrp	x1, 40e000 <ferror@plt+0xb5a0>
  402cb8:	add	x1, x1, #0xecd
  402cbc:	bl	402900 <strstr@plt>
  402cc0:	cbz	x0, 402ce0 <ferror@plt+0x280>
  402cc4:	mov	w8, #0x2                   	// #2
  402cc8:	ldr	x9, [sp, #24]
  402ccc:	str	w8, [x9]
  402cd0:	mov	w8, #0x1                   	// #1
  402cd4:	ldr	x10, [sp, #16]
  402cd8:	str	w8, [x10]
  402cdc:	b	402d00 <ferror@plt+0x2a0>
  402ce0:	ldr	x0, [sp, #32]
  402ce4:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  402ce8:	add	x1, x1, #0x782
  402cec:	bl	402900 <strstr@plt>
  402cf0:	cbz	x0, 402d00 <ferror@plt+0x2a0>
  402cf4:	mov	w8, #0x2                   	// #2
  402cf8:	ldr	x9, [sp, #24]
  402cfc:	str	w8, [x9]
  402d00:	ldur	x0, [x29, #-8]
  402d04:	ldur	x8, [x29, #-24]
  402d08:	ldr	x1, [x8]
  402d0c:	adrp	x2, 40e000 <ferror@plt+0xb5a0>
  402d10:	add	x2, x2, #0xed4
  402d14:	bl	402e44 <ferror@plt+0x3e4>
  402d18:	ldur	x0, [x29, #-8]
  402d1c:	ldur	x8, [x29, #-24]
  402d20:	ldr	x1, [x8]
  402d24:	adrp	x2, 40e000 <ferror@plt+0xb5a0>
  402d28:	add	x2, x2, #0xee0
  402d2c:	bl	402e44 <ferror@plt+0x3e4>
  402d30:	ldur	x0, [x29, #-8]
  402d34:	ldur	w1, [x29, #-12]
  402d38:	ldur	x2, [x29, #-24]
  402d3c:	bl	403064 <ferror@plt+0x604>
  402d40:	ldr	x8, [sp, #8]
  402d44:	ldrb	w9, [x8]
  402d48:	tbnz	w9, #0, 402d5c <ferror@plt+0x2fc>
  402d4c:	ldr	x8, [sp, #16]
  402d50:	ldr	w9, [x8]
  402d54:	cmp	w9, #0x2
  402d58:	b.ne	402d74 <ferror@plt+0x314>  // b.any
  402d5c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  402d60:	add	x8, x8, #0x49b
  402d64:	mov	w9, #0x1                   	// #1
  402d68:	strb	w9, [x8]
  402d6c:	ldr	x8, [sp, #8]
  402d70:	strb	w9, [x8]
  402d74:	ldr	x8, [sp, #16]
  402d78:	ldr	w9, [x8]
  402d7c:	cbnz	w9, 402d98 <ferror@plt+0x338>
  402d80:	ldr	x8, [sp, #24]
  402d84:	ldr	w9, [x8]
  402d88:	cbnz	w9, 402d98 <ferror@plt+0x338>
  402d8c:	mov	w8, #0x1                   	// #1
  402d90:	ldr	x9, [sp, #24]
  402d94:	str	w8, [x9]
  402d98:	ldr	x8, [sp, #16]
  402d9c:	ldr	w9, [x8]
  402da0:	cbz	w9, 402db4 <ferror@plt+0x354>
  402da4:	ldr	x8, [sp, #24]
  402da8:	ldr	w9, [x8]
  402dac:	cmp	w9, #0x3
  402db0:	b.ne	402db8 <ferror@plt+0x358>  // b.any
  402db4:	bl	403ed8 <ferror@plt+0x1478>
  402db8:	ldur	x8, [x29, #-24]
  402dbc:	ldr	x9, [sp]
  402dc0:	ldrsw	x10, [x9]
  402dc4:	mov	x11, #0x8                   	// #8
  402dc8:	mul	x10, x11, x10
  402dcc:	add	x8, x8, x10
  402dd0:	ldr	x8, [x8]
  402dd4:	cbnz	x8, 402e04 <ferror@plt+0x3a4>
  402dd8:	ldur	x8, [x29, #-8]
  402ddc:	ldr	x8, [x8, #16]
  402de0:	cbnz	x8, 402e04 <ferror@plt+0x3a4>
  402de4:	ldur	x8, [x29, #-8]
  402de8:	adrp	x9, 423000 <ferror@plt+0x205a0>
  402dec:	add	x9, x9, #0x370
  402df0:	str	x9, [x8]
  402df4:	ldur	x8, [x29, #-8]
  402df8:	mov	w10, #0x1                   	// #1
  402dfc:	str	w10, [x8, #8]
  402e00:	b	402e38 <ferror@plt+0x3d8>
  402e04:	ldur	x8, [x29, #-24]
  402e08:	ldr	x9, [sp]
  402e0c:	ldrsw	x10, [x9]
  402e10:	mov	x11, #0x8                   	// #8
  402e14:	mul	x10, x11, x10
  402e18:	add	x8, x8, x10
  402e1c:	ldur	x10, [x29, #-8]
  402e20:	str	x8, [x10]
  402e24:	ldur	w12, [x29, #-12]
  402e28:	ldr	w13, [x9]
  402e2c:	subs	w12, w12, w13
  402e30:	ldur	x8, [x29, #-8]
  402e34:	str	w12, [x8, #8]
  402e38:	ldp	x29, x30, [sp, #64]
  402e3c:	add	sp, sp, #0x50
  402e40:	ret
  402e44:	sub	sp, sp, #0x60
  402e48:	stp	x29, x30, [sp, #80]
  402e4c:	add	x29, sp, #0x50
  402e50:	stur	x0, [x29, #-8]
  402e54:	stur	x1, [x29, #-16]
  402e58:	stur	x2, [x29, #-24]
  402e5c:	ldur	x0, [x29, #-24]
  402e60:	bl	4029a0 <getenv@plt>
  402e64:	stur	x0, [x29, #-32]
  402e68:	ldur	x8, [x29, #-32]
  402e6c:	cbnz	x8, 402e74 <ferror@plt+0x414>
  402e70:	b	403058 <ferror@plt+0x5f8>
  402e74:	ldur	x0, [x29, #-32]
  402e78:	bl	40ae6c <ferror@plt+0x840c>
  402e7c:	stur	x0, [x29, #-32]
  402e80:	mov	w8, #0x1                   	// #1
  402e84:	stur	w8, [x29, #-36]
  402e88:	mov	w8, #0x1                   	// #1
  402e8c:	sturb	w8, [x29, #-37]
  402e90:	str	xzr, [sp, #32]
  402e94:	ldur	x8, [x29, #-32]
  402e98:	ldr	x9, [sp, #32]
  402e9c:	ldrb	w10, [x8, x9]
  402ea0:	cbz	w10, 402f28 <ferror@plt+0x4c8>
  402ea4:	bl	402810 <__ctype_b_loc@plt>
  402ea8:	ldr	x8, [x0]
  402eac:	ldur	x9, [x29, #-32]
  402eb0:	ldr	x10, [sp, #32]
  402eb4:	ldrb	w11, [x9, x10]
  402eb8:	ldrh	w11, [x8, w11, sxtw #1]
  402ebc:	and	w11, w11, #0x2000
  402ec0:	cbz	w11, 402ed0 <ferror@plt+0x470>
  402ec4:	mov	w8, #0x1                   	// #1
  402ec8:	sturb	w8, [x29, #-37]
  402ecc:	b	402f18 <ferror@plt+0x4b8>
  402ed0:	ldurb	w8, [x29, #-37]
  402ed4:	tbnz	w8, #0, 402edc <ferror@plt+0x47c>
  402ed8:	b	402f18 <ferror@plt+0x4b8>
  402edc:	mov	w8, #0x0                   	// #0
  402ee0:	sturb	w8, [x29, #-37]
  402ee4:	ldur	w8, [x29, #-36]
  402ee8:	add	w8, w8, #0x1
  402eec:	stur	w8, [x29, #-36]
  402ef0:	mov	w0, w8
  402ef4:	sxtw	x9, w0
  402ef8:	mov	x10, #0x7fffffff            	// #2147483647
  402efc:	cmp	x9, x10
  402f00:	b.ne	402f18 <ferror@plt+0x4b8>  // b.any
  402f04:	adrp	x0, 40e000 <ferror@plt+0xb5a0>
  402f08:	add	x0, x0, #0xee7
  402f0c:	bl	402a10 <gettext@plt>
  402f10:	ldur	x1, [x29, #-24]
  402f14:	bl	408e3c <ferror@plt+0x63dc>
  402f18:	ldr	x8, [sp, #32]
  402f1c:	add	x8, x8, #0x1
  402f20:	str	x8, [sp, #32]
  402f24:	b	402e94 <ferror@plt+0x434>
  402f28:	ldursw	x8, [x29, #-36]
  402f2c:	add	x8, x8, #0x1
  402f30:	mov	x9, #0x8                   	// #8
  402f34:	mul	x1, x8, x9
  402f38:	mov	x8, xzr
  402f3c:	mov	x0, x8
  402f40:	str	x8, [sp, #8]
  402f44:	bl	40adf4 <ferror@plt+0x8394>
  402f48:	str	x0, [sp, #24]
  402f4c:	ldur	x8, [x29, #-16]
  402f50:	ldr	x9, [sp, #24]
  402f54:	str	x8, [x9]
  402f58:	ldr	x8, [sp, #24]
  402f5c:	ldursw	x9, [x29, #-36]
  402f60:	mov	x10, #0x8                   	// #8
  402f64:	mul	x9, x10, x9
  402f68:	add	x8, x8, x9
  402f6c:	ldr	x9, [sp, #8]
  402f70:	str	x9, [x8]
  402f74:	mov	w11, #0x1                   	// #1
  402f78:	stur	w11, [x29, #-36]
  402f7c:	mov	w11, #0x1                   	// #1
  402f80:	sturb	w11, [x29, #-37]
  402f84:	str	xzr, [sp, #16]
  402f88:	ldur	x8, [x29, #-32]
  402f8c:	ldr	x9, [sp, #16]
  402f90:	ldrb	w10, [x8, x9]
  402f94:	cbz	w10, 40302c <ferror@plt+0x5cc>
  402f98:	bl	402810 <__ctype_b_loc@plt>
  402f9c:	ldr	x8, [x0]
  402fa0:	ldur	x9, [x29, #-32]
  402fa4:	ldr	x10, [sp, #16]
  402fa8:	ldrb	w11, [x9, x10]
  402fac:	ldrh	w11, [x8, w11, sxtw #1]
  402fb0:	and	w11, w11, #0x2000
  402fb4:	cbz	w11, 402fd8 <ferror@plt+0x578>
  402fb8:	mov	w8, #0x1                   	// #1
  402fbc:	sturb	w8, [x29, #-37]
  402fc0:	ldur	x9, [x29, #-32]
  402fc4:	ldr	x10, [sp, #16]
  402fc8:	add	x9, x9, x10
  402fcc:	mov	w8, #0x0                   	// #0
  402fd0:	strb	w8, [x9]
  402fd4:	b	40301c <ferror@plt+0x5bc>
  402fd8:	ldurb	w8, [x29, #-37]
  402fdc:	tbnz	w8, #0, 402fe4 <ferror@plt+0x584>
  402fe0:	b	40301c <ferror@plt+0x5bc>
  402fe4:	mov	w8, #0x0                   	// #0
  402fe8:	sturb	w8, [x29, #-37]
  402fec:	ldur	x9, [x29, #-32]
  402ff0:	ldr	x10, [sp, #16]
  402ff4:	add	x9, x9, x10
  402ff8:	ldr	x10, [sp, #24]
  402ffc:	ldursw	x11, [x29, #-36]
  403000:	mov	w8, w11
  403004:	add	w8, w8, #0x1
  403008:	stur	w8, [x29, #-36]
  40300c:	mov	x12, #0x8                   	// #8
  403010:	mul	x11, x12, x11
  403014:	add	x10, x10, x11
  403018:	str	x9, [x10]
  40301c:	ldr	x8, [sp, #16]
  403020:	add	x8, x8, #0x1
  403024:	str	x8, [sp, #16]
  403028:	b	402f88 <ferror@plt+0x528>
  40302c:	ldur	x0, [x29, #-8]
  403030:	ldur	w1, [x29, #-36]
  403034:	ldr	x2, [sp, #24]
  403038:	bl	403064 <ferror@plt+0x604>
  40303c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403040:	add	x8, x8, #0x480
  403044:	str	wzr, [x8]
  403048:	ldr	x0, [sp, #24]
  40304c:	bl	402820 <free@plt>
  403050:	ldur	x0, [x29, #-32]
  403054:	bl	402820 <free@plt>
  403058:	ldp	x29, x30, [sp, #80]
  40305c:	add	sp, sp, #0x60
  403060:	ret
  403064:	sub	sp, sp, #0xc0
  403068:	stp	x29, x30, [sp, #176]
  40306c:	add	x29, sp, #0xb0
  403070:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403074:	add	x8, x8, #0x478
  403078:	adrp	x9, 40e000 <ferror@plt+0xb5a0>
  40307c:	add	x9, x9, #0xe8c
  403080:	adrp	x10, 423000 <ferror@plt+0x205a0>
  403084:	add	x10, x10, #0x4a0
  403088:	stur	x0, [x29, #-8]
  40308c:	stur	w1, [x29, #-12]
  403090:	stur	x2, [x29, #-24]
  403094:	stur	x8, [x29, #-56]
  403098:	stur	x9, [x29, #-64]
  40309c:	stur	x10, [x29, #-72]
  4030a0:	ldur	w0, [x29, #-12]
  4030a4:	ldur	x1, [x29, #-24]
  4030a8:	adrp	x2, 40e000 <ferror@plt+0xb5a0>
  4030ac:	add	x2, x2, #0x848
  4030b0:	adrp	x3, 40e000 <ferror@plt+0xb5a0>
  4030b4:	add	x3, x3, #0x870
  4030b8:	mov	x8, xzr
  4030bc:	mov	x4, x8
  4030c0:	bl	4027e0 <getopt_long@plt>
  4030c4:	stur	w0, [x29, #-28]
  4030c8:	mov	w9, #0xffffffff            	// #-1
  4030cc:	cmp	w0, w9
  4030d0:	b.eq	403a04 <ferror@plt+0xfa4>  // b.none
  4030d4:	ldur	w8, [x29, #-28]
  4030d8:	mov	w9, #0x80000000            	// #-2147483648
  4030dc:	cmp	w8, w9
  4030e0:	stur	w8, [x29, #-76]
  4030e4:	b.eq	4035c8 <ferror@plt+0xb68>  // b.none
  4030e8:	b	4030ec <ferror@plt+0x68c>
  4030ec:	mov	w8, #0x80000001            	// #-2147483647
  4030f0:	ldur	w9, [x29, #-76]
  4030f4:	cmp	w9, w8
  4030f8:	b.eq	4035ec <ferror@plt+0xb8c>  // b.none
  4030fc:	b	403100 <ferror@plt+0x6a0>
  403100:	mov	w8, #0x2                   	// #2
  403104:	movk	w8, #0x8000, lsl #16
  403108:	ldur	w9, [x29, #-76]
  40310c:	cmp	w9, w8
  403110:	b.eq	403610 <ferror@plt+0xbb0>  // b.none
  403114:	b	403118 <ferror@plt+0x6b8>
  403118:	mov	w8, #0x80000003            	// #-2147483645
  40311c:	ldur	w9, [x29, #-76]
  403120:	cmp	w9, w8
  403124:	b.eq	403634 <ferror@plt+0xbd4>  // b.none
  403128:	b	40312c <ferror@plt+0x6cc>
  40312c:	mov	w8, #0x4                   	// #4
  403130:	movk	w8, #0x8000, lsl #16
  403134:	ldur	w9, [x29, #-76]
  403138:	cmp	w9, w8
  40313c:	b.eq	403658 <ferror@plt+0xbf8>  // b.none
  403140:	b	403144 <ferror@plt+0x6e4>
  403144:	mov	w8, #0x5                   	// #5
  403148:	movk	w8, #0x8000, lsl #16
  40314c:	ldur	w9, [x29, #-76]
  403150:	cmp	w9, w8
  403154:	b.eq	40367c <ferror@plt+0xc1c>  // b.none
  403158:	b	40315c <ferror@plt+0x6fc>
  40315c:	mov	w8, #0x6                   	// #6
  403160:	movk	w8, #0x8000, lsl #16
  403164:	ldur	w9, [x29, #-76]
  403168:	cmp	w9, w8
  40316c:	b.eq	4036a0 <ferror@plt+0xc40>  // b.none
  403170:	b	403174 <ferror@plt+0x714>
  403174:	mov	w8, #0x80000007            	// #-2147483641
  403178:	ldur	w9, [x29, #-76]
  40317c:	cmp	w9, w8
  403180:	b.eq	4036c4 <ferror@plt+0xc64>  // b.none
  403184:	b	403188 <ferror@plt+0x728>
  403188:	mov	w8, #0x8                   	// #8
  40318c:	movk	w8, #0x8000, lsl #16
  403190:	ldur	w9, [x29, #-76]
  403194:	cmp	w9, w8
  403198:	b.eq	4036ec <ferror@plt+0xc8c>  // b.none
  40319c:	b	4031a0 <ferror@plt+0x740>
  4031a0:	mov	w8, #0x9                   	// #9
  4031a4:	movk	w8, #0x8000, lsl #16
  4031a8:	ldur	w9, [x29, #-76]
  4031ac:	cmp	w9, w8
  4031b0:	b.eq	4038a0 <ferror@plt+0xe40>  // b.none
  4031b4:	b	4031b8 <ferror@plt+0x758>
  4031b8:	mov	w8, #0xa                   	// #10
  4031bc:	movk	w8, #0x8000, lsl #16
  4031c0:	ldur	w9, [x29, #-76]
  4031c4:	cmp	w9, w8
  4031c8:	b.eq	4038b4 <ferror@plt+0xe54>  // b.none
  4031cc:	b	4031d0 <ferror@plt+0x770>
  4031d0:	mov	w8, #0xb                   	// #11
  4031d4:	movk	w8, #0x8000, lsl #16
  4031d8:	ldur	w9, [x29, #-76]
  4031dc:	cmp	w9, w8
  4031e0:	b.eq	4038bc <ferror@plt+0xe5c>  // b.none
  4031e4:	b	4031e8 <ferror@plt+0x788>
  4031e8:	mov	w8, #0xc                   	// #12
  4031ec:	movk	w8, #0x8000, lsl #16
  4031f0:	ldur	w9, [x29, #-76]
  4031f4:	cmp	w9, w8
  4031f8:	b.eq	4038c8 <ferror@plt+0xe68>  // b.none
  4031fc:	b	403200 <ferror@plt+0x7a0>
  403200:	mov	w8, #0xd                   	// #13
  403204:	movk	w8, #0x8000, lsl #16
  403208:	ldur	w9, [x29, #-76]
  40320c:	cmp	w9, w8
  403210:	b.eq	403860 <ferror@plt+0xe00>  // b.none
  403214:	b	403218 <ferror@plt+0x7b8>
  403218:	mov	w8, #0xe                   	// #14
  40321c:	movk	w8, #0x8000, lsl #16
  403220:	ldur	w9, [x29, #-76]
  403224:	cmp	w9, w8
  403228:	b.eq	403890 <ferror@plt+0xe30>  // b.none
  40322c:	b	403230 <ferror@plt+0x7d0>
  403230:	mov	w8, #0x8000000f            	// #-2147483633
  403234:	ldur	w9, [x29, #-76]
  403238:	cmp	w9, w8
  40323c:	b.eq	403428 <ferror@plt+0x9c8>  // b.none
  403240:	b	403244 <ferror@plt+0x7e4>
  403244:	mov	w8, #0x10                  	// #16
  403248:	movk	w8, #0x8000, lsl #16
  40324c:	ldur	w9, [x29, #-76]
  403250:	cmp	w9, w8
  403254:	b.eq	403458 <ferror@plt+0x9f8>  // b.none
  403258:	b	40325c <ferror@plt+0x7fc>
  40325c:	mov	w8, #0x11                  	// #17
  403260:	movk	w8, #0x8000, lsl #16
  403264:	ldur	w9, [x29, #-76]
  403268:	cmp	w9, w8
  40326c:	b.eq	4039a0 <ferror@plt+0xf40>  // b.none
  403270:	b	403274 <ferror@plt+0x814>
  403274:	mov	w8, #0x12                  	// #18
  403278:	movk	w8, #0x8000, lsl #16
  40327c:	ldur	w9, [x29, #-76]
  403280:	cmp	w9, w8
  403284:	b.eq	403530 <ferror@plt+0xad0>  // b.none
  403288:	b	40328c <ferror@plt+0x82c>
  40328c:	mov	w8, #0x13                  	// #19
  403290:	movk	w8, #0x8000, lsl #16
  403294:	ldur	w9, [x29, #-76]
  403298:	cmp	w9, w8
  40329c:	b.eq	403598 <ferror@plt+0xb38>  // b.none
  4032a0:	b	4032a4 <ferror@plt+0x844>
  4032a4:	mov	w8, #0x14                  	// #20
  4032a8:	movk	w8, #0x8000, lsl #16
  4032ac:	ldur	w9, [x29, #-76]
  4032b0:	cmp	w9, w8
  4032b4:	b.eq	4039b4 <ferror@plt+0xf54>  // b.none
  4032b8:	b	4032bc <ferror@plt+0x85c>
  4032bc:	mov	w8, #0x15                  	// #21
  4032c0:	movk	w8, #0x8000, lsl #16
  4032c4:	ldur	w9, [x29, #-76]
  4032c8:	cmp	w9, w8
  4032cc:	b.eq	40384c <ferror@plt+0xdec>  // b.none
  4032d0:	b	4032d4 <ferror@plt+0x874>
  4032d4:	ldur	w8, [x29, #-76]
  4032d8:	subs	w9, w8, #0x30
  4032dc:	cmp	w9, #0x9
  4032e0:	b.ls	403418 <ferror@plt+0x9b8>  // b.plast
  4032e4:	b	4032e8 <ferror@plt+0x888>
  4032e8:	ldur	w8, [x29, #-76]
  4032ec:	cmp	w8, #0x43
  4032f0:	b.eq	403798 <ferror@plt+0xd38>  // b.none
  4032f4:	b	4032f8 <ferror@plt+0x898>
  4032f8:	ldur	w8, [x29, #-76]
  4032fc:	cmp	w8, #0x46
  403300:	b.eq	403710 <ferror@plt+0xcb0>  // b.none
  403304:	b	403308 <ferror@plt+0x8a8>
  403308:	ldur	w8, [x29, #-76]
  40330c:	cmp	w8, #0x48
  403310:	b.eq	403540 <ferror@plt+0xae0>  // b.none
  403314:	b	403318 <ferror@plt+0x8b8>
  403318:	ldur	w8, [x29, #-76]
  40331c:	cmp	w8, #0x4d
  403320:	b.eq	403488 <ferror@plt+0xa28>  // b.none
  403324:	b	403328 <ferror@plt+0x8c8>
  403328:	ldur	w8, [x29, #-76]
  40332c:	cmp	w8, #0x51
  403330:	b.eq	403578 <ferror@plt+0xb18>  // b.none
  403334:	b	403338 <ferror@plt+0x8d8>
  403338:	ldur	w8, [x29, #-76]
  40333c:	cmp	w8, #0x53
  403340:	b.eq	4034b4 <ferror@plt+0xa54>  // b.none
  403344:	b	403348 <ferror@plt+0x8e8>
  403348:	ldur	w8, [x29, #-76]
  40334c:	cmp	w8, #0x54
  403350:	b.eq	4034c4 <ferror@plt+0xa64>  // b.none
  403354:	b	403358 <ferror@plt+0x8f8>
  403358:	ldur	w8, [x29, #-76]
  40335c:	cmp	w8, #0x56
  403360:	b.eq	4034ec <ferror@plt+0xa8c>  // b.none
  403364:	b	403368 <ferror@plt+0x908>
  403368:	ldur	w8, [x29, #-76]
  40336c:	cmp	w8, #0x63
  403370:	b.eq	4034f0 <ferror@plt+0xa90>  // b.none
  403374:	b	403378 <ferror@plt+0x918>
  403378:	ldur	w8, [x29, #-76]
  40337c:	cmp	w8, #0x64
  403380:	b.eq	403504 <ferror@plt+0xaa4>  // b.none
  403384:	b	403388 <ferror@plt+0x928>
  403388:	ldur	w8, [x29, #-76]
  40338c:	cmp	w8, #0x65
  403390:	b.eq	403514 <ferror@plt+0xab4>  // b.none
  403394:	b	403398 <ferror@plt+0x938>
  403398:	ldur	w8, [x29, #-76]
  40339c:	cmp	w8, #0x66
  4033a0:	b.eq	40351c <ferror@plt+0xabc>  // b.none
  4033a4:	b	4033a8 <ferror@plt+0x948>
  4033a8:	ldur	w8, [x29, #-76]
  4033ac:	cmp	w8, #0x68
  4033b0:	b.eq	403534 <ferror@plt+0xad4>  // b.none
  4033b4:	b	4033b8 <ferror@plt+0x958>
  4033b8:	ldur	w8, [x29, #-76]
  4033bc:	cmp	w8, #0x6b
  4033c0:	b.eq	40355c <ferror@plt+0xafc>  // b.none
  4033c4:	b	4033c8 <ferror@plt+0x968>
  4033c8:	ldur	w8, [x29, #-76]
  4033cc:	cmp	w8, #0x6c
  4033d0:	b.eq	40354c <ferror@plt+0xaec>  // b.none
  4033d4:	b	4033d8 <ferror@plt+0x978>
  4033d8:	ldur	w8, [x29, #-76]
  4033dc:	cmp	w8, #0x71
  4033e0:	b.eq	403570 <ferror@plt+0xb10>  // b.none
  4033e4:	b	4033e8 <ferror@plt+0x988>
  4033e8:	ldur	w8, [x29, #-76]
  4033ec:	cmp	w8, #0x74
  4033f0:	b.eq	403580 <ferror@plt+0xb20>  // b.none
  4033f4:	b	4033f8 <ferror@plt+0x998>
  4033f8:	ldur	w8, [x29, #-76]
  4033fc:	cmp	w8, #0x76
  403400:	b.eq	403590 <ferror@plt+0xb30>  // b.none
  403404:	b	403408 <ferror@plt+0x9a8>
  403408:	ldur	w8, [x29, #-76]
  40340c:	cmp	w8, #0x7a
  403410:	b.eq	4035bc <ferror@plt+0xb5c>  // b.none
  403414:	b	4039e4 <ferror@plt+0xf84>
  403418:	ldur	w8, [x29, #-28]
  40341c:	subs	w0, w8, #0x30
  403420:	bl	403d30 <ferror@plt+0x12d0>
  403424:	b	403a00 <ferror@plt+0xfa0>
  403428:	ldur	x8, [x29, #-56]
  40342c:	ldr	x2, [x8]
  403430:	adrp	x0, 40e000 <ferror@plt+0xb5a0>
  403434:	add	x0, x0, #0xf7b
  403438:	adrp	x1, 40f000 <ferror@plt+0xc5a0>
  40343c:	add	x1, x1, #0x36
  403440:	mov	w9, #0x1                   	// #1
  403444:	and	w3, w9, #0x1
  403448:	mov	w9, wzr
  40344c:	and	w4, w9, #0x1
  403450:	bl	403a10 <ferror@plt+0xfb0>
  403454:	b	403a00 <ferror@plt+0xfa0>
  403458:	ldur	x8, [x29, #-56]
  40345c:	ldr	x2, [x8]
  403460:	adrp	x0, 40e000 <ferror@plt+0xb5a0>
  403464:	add	x0, x0, #0xf8d
  403468:	adrp	x1, 40f000 <ferror@plt+0xc5a0>
  40346c:	add	x1, x1, #0x49
  403470:	mov	w9, #0x1                   	// #1
  403474:	mov	w10, wzr
  403478:	and	w3, w10, #0x1
  40347c:	and	w4, w9, #0x1
  403480:	bl	403a10 <ferror@plt+0xfb0>
  403484:	b	403a00 <ferror@plt+0xfa0>
  403488:	ldur	x8, [x29, #-56]
  40348c:	ldr	x2, [x8]
  403490:	adrp	x0, 40e000 <ferror@plt+0xb5a0>
  403494:	add	x0, x0, #0xfa1
  403498:	adrp	x1, 40f000 <ferror@plt+0xc5a0>
  40349c:	add	x1, x1, #0x5e
  4034a0:	mov	w9, #0x1                   	// #1
  4034a4:	and	w3, w9, #0x1
  4034a8:	and	w4, w9, #0x1
  4034ac:	bl	403a10 <ferror@plt+0xfb0>
  4034b0:	b	403a00 <ferror@plt+0xfa0>
  4034b4:	ldur	x8, [x29, #-56]
  4034b8:	ldr	x0, [x8]
  4034bc:	bl	40ac44 <ferror@plt+0x81e4>
  4034c0:	b	403a00 <ferror@plt+0xfa0>
  4034c4:	ldur	x8, [x29, #-56]
  4034c8:	ldr	x1, [x8]
  4034cc:	adrp	x0, 40e000 <ferror@plt+0xb5a0>
  4034d0:	add	x0, x0, #0xfb4
  4034d4:	mov	x9, xzr
  4034d8:	mov	x2, x9
  4034dc:	mov	x3, #0x4000                	// #16384
  4034e0:	bl	40aecc <ferror@plt+0x846c>
  4034e4:	bl	407050 <ferror@plt+0x45f0>
  4034e8:	b	403a00 <ferror@plt+0xfa0>
  4034ec:	bl	4096dc <ferror@plt+0x6c7c>
  4034f0:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4034f4:	add	x8, x8, #0x499
  4034f8:	mov	w9, #0x1                   	// #1
  4034fc:	strb	w9, [x8]
  403500:	b	403a00 <ferror@plt+0xfa0>
  403504:	mov	w8, #0x1                   	// #1
  403508:	ldur	x9, [x29, #-72]
  40350c:	str	w8, [x9]
  403510:	b	403a00 <ferror@plt+0xfa0>
  403514:	bl	403e10 <ferror@plt+0x13b0>
  403518:	b	403a00 <ferror@plt+0xfa0>
  40351c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403520:	add	x8, x8, #0x49a
  403524:	mov	w9, #0x1                   	// #1
  403528:	strb	w9, [x8]
  40352c:	b	403a00 <ferror@plt+0xfa0>
  403530:	bl	4071bc <ferror@plt+0x475c>
  403534:	mov	w8, wzr
  403538:	and	w0, w8, #0x1
  40353c:	bl	409774 <ferror@plt+0x6d14>
  403540:	mov	w8, #0x1                   	// #1
  403544:	and	w0, w8, #0x1
  403548:	bl	409774 <ferror@plt+0x6d14>
  40354c:	mov	w8, #0x3                   	// #3
  403550:	ldur	x9, [x29, #-72]
  403554:	str	w8, [x9]
  403558:	b	403a00 <ferror@plt+0xfa0>
  40355c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403560:	add	x8, x8, #0x49b
  403564:	mov	w9, #0x1                   	// #1
  403568:	strb	w9, [x8]
  40356c:	b	403a00 <ferror@plt+0xfa0>
  403570:	bl	407a90 <ferror@plt+0x5030>
  403574:	b	403a00 <ferror@plt+0xfa0>
  403578:	bl	4073d4 <ferror@plt+0x4974>
  40357c:	b	403a00 <ferror@plt+0xfa0>
  403580:	mov	w8, #0x2                   	// #2
  403584:	ldur	x9, [x29, #-72]
  403588:	str	w8, [x9]
  40358c:	b	403a00 <ferror@plt+0xfa0>
  403590:	bl	407a5c <ferror@plt+0x4ffc>
  403594:	b	403a00 <ferror@plt+0xfa0>
  403598:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40359c:	add	x8, x8, #0x49c
  4035a0:	mov	w9, #0x1                   	// #1
  4035a4:	strb	w9, [x8]
  4035a8:	mov	w0, #0x1                   	// #1
  4035ac:	adrp	x1, 40f000 <ferror@plt+0xc5a0>
  4035b0:	add	x1, x1, #0x68
  4035b4:	bl	402a50 <setlocale@plt>
  4035b8:	b	403a00 <ferror@plt+0xfa0>
  4035bc:	ldur	x8, [x29, #-72]
  4035c0:	str	wzr, [x8]
  4035c4:	b	403a00 <ferror@plt+0xfa0>
  4035c8:	ldur	x8, [x29, #-56]
  4035cc:	ldr	x0, [x8]
  4035d0:	bl	40a17c <ferror@plt+0x771c>
  4035d4:	mov	x8, #0x4                   	// #4
  4035d8:	str	x0, [sp, #88]
  4035dc:	mov	x0, x8
  4035e0:	ldr	x1, [sp, #88]
  4035e4:	bl	403e38 <ferror@plt+0x13d8>
  4035e8:	b	403a00 <ferror@plt+0xfa0>
  4035ec:	ldur	x8, [x29, #-56]
  4035f0:	ldr	x0, [x8]
  4035f4:	bl	40a17c <ferror@plt+0x771c>
  4035f8:	mov	x8, #0x5                   	// #5
  4035fc:	str	x0, [sp, #80]
  403600:	mov	x0, x8
  403604:	ldr	x1, [sp, #80]
  403608:	bl	403e38 <ferror@plt+0x13d8>
  40360c:	b	403a00 <ferror@plt+0xfa0>
  403610:	ldur	x8, [x29, #-56]
  403614:	ldr	x0, [x8]
  403618:	bl	40a17c <ferror@plt+0x771c>
  40361c:	mov	x8, #0x6                   	// #6
  403620:	str	x0, [sp, #72]
  403624:	mov	x0, x8
  403628:	ldr	x1, [sp, #72]
  40362c:	bl	403e38 <ferror@plt+0x13d8>
  403630:	b	403a00 <ferror@plt+0xfa0>
  403634:	ldur	x8, [x29, #-56]
  403638:	ldr	x0, [x8]
  40363c:	bl	40a17c <ferror@plt+0x771c>
  403640:	mov	x8, #0x7                   	// #7
  403644:	str	x0, [sp, #64]
  403648:	mov	x0, x8
  40364c:	ldr	x1, [sp, #64]
  403650:	bl	403e38 <ferror@plt+0x13d8>
  403654:	b	403a00 <ferror@plt+0xfa0>
  403658:	ldur	x8, [x29, #-56]
  40365c:	ldr	x0, [x8]
  403660:	bl	40a17c <ferror@plt+0x771c>
  403664:	mov	x8, #0x8                   	// #8
  403668:	str	x0, [sp, #56]
  40366c:	mov	x0, x8
  403670:	ldr	x1, [sp, #56]
  403674:	bl	403e38 <ferror@plt+0x13d8>
  403678:	b	403a00 <ferror@plt+0xfa0>
  40367c:	ldur	x8, [x29, #-56]
  403680:	ldr	x0, [x8]
  403684:	bl	40a17c <ferror@plt+0x771c>
  403688:	mov	x8, #0x9                   	// #9
  40368c:	str	x0, [sp, #48]
  403690:	mov	x0, x8
  403694:	ldr	x1, [sp, #48]
  403698:	bl	403e38 <ferror@plt+0x13d8>
  40369c:	b	403a00 <ferror@plt+0xfa0>
  4036a0:	ldur	x8, [x29, #-56]
  4036a4:	ldr	x0, [x8]
  4036a8:	bl	409cfc <ferror@plt+0x729c>
  4036ac:	mov	x8, #0x3                   	// #3
  4036b0:	str	x0, [sp, #40]
  4036b4:	mov	x0, x8
  4036b8:	ldr	x1, [sp, #40]
  4036bc:	bl	403e38 <ferror@plt+0x13d8>
  4036c0:	b	403a00 <ferror@plt+0xfa0>
  4036c4:	ldur	x8, [x29, #-56]
  4036c8:	ldr	x0, [x8]
  4036cc:	bl	40a234 <ferror@plt+0x77d4>
  4036d0:	mov	x8, #0x1                   	// #1
  4036d4:	movk	x8, #0x4000, lsl #48
  4036d8:	str	x0, [sp, #32]
  4036dc:	mov	x0, x8
  4036e0:	ldr	x1, [sp, #32]
  4036e4:	bl	403e38 <ferror@plt+0x13d8>
  4036e8:	b	403a00 <ferror@plt+0xfa0>
  4036ec:	ldur	x8, [x29, #-56]
  4036f0:	ldr	x0, [x8]
  4036f4:	bl	40a234 <ferror@plt+0x77d4>
  4036f8:	mov	x8, #0x21                  	// #33
  4036fc:	str	x0, [sp, #24]
  403700:	mov	x0, x8
  403704:	ldr	x1, [sp, #24]
  403708:	bl	403e38 <ferror@plt+0x13d8>
  40370c:	b	403a00 <ferror@plt+0xfa0>
  403710:	stur	xzr, [x29, #-40]
  403714:	ldur	x8, [x29, #-40]
  403718:	mov	x9, #0xc                   	// #12
  40371c:	mul	x8, x9, x8
  403720:	adrp	x9, 40e000 <ferror@plt+0xb5a0>
  403724:	add	x9, x9, #0xe50
  403728:	add	x0, x9, x8
  40372c:	ldur	x8, [x29, #-56]
  403730:	ldr	x1, [x8]
  403734:	bl	402800 <strcmp@plt>
  403738:	cbz	w0, 40376c <ferror@plt+0xd0c>
  40373c:	ldur	x8, [x29, #-40]
  403740:	add	x8, x8, #0x1
  403744:	stur	x8, [x29, #-40]
  403748:	cmp	x8, #0x5
  40374c:	b.ne	403768 <ferror@plt+0xd08>  // b.any
  403750:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  403754:	add	x0, x0, #0x6a
  403758:	bl	402a10 <gettext@plt>
  40375c:	ldur	x8, [x29, #-56]
  403760:	ldr	x1, [x8]
  403764:	bl	408e3c <ferror@plt+0x63dc>
  403768:	b	403714 <ferror@plt+0xcb4>
  40376c:	ldur	x8, [x29, #-40]
  403770:	mov	x9, #0xc                   	// #12
  403774:	mul	x8, x9, x8
  403778:	adrp	x9, 40e000 <ferror@plt+0xb5a0>
  40377c:	add	x9, x9, #0xe50
  403780:	add	x8, x9, x8
  403784:	ldr	w10, [x8, #8]
  403788:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40378c:	add	x8, x8, #0x4a4
  403790:	str	w10, [x8]
  403794:	b	403a00 <ferror@plt+0xfa0>
  403798:	stur	xzr, [x29, #-48]
  40379c:	ldur	x8, [x29, #-48]
  4037a0:	mov	x9, #0xc                   	// #12
  4037a4:	mul	x8, x9, x8
  4037a8:	ldur	x9, [x29, #-64]
  4037ac:	add	x0, x9, x8
  4037b0:	ldur	x8, [x29, #-56]
  4037b4:	ldr	x1, [x8]
  4037b8:	bl	402800 <strcmp@plt>
  4037bc:	cbz	w0, 4037f0 <ferror@plt+0xd90>
  4037c0:	ldur	x8, [x29, #-48]
  4037c4:	add	x8, x8, #0x1
  4037c8:	stur	x8, [x29, #-48]
  4037cc:	cmp	x8, #0x4
  4037d0:	b.ne	4037ec <ferror@plt+0xd8c>  // b.any
  4037d4:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4037d8:	add	x0, x0, #0x87
  4037dc:	bl	402a10 <gettext@plt>
  4037e0:	ldur	x8, [x29, #-56]
  4037e4:	ldr	x1, [x8]
  4037e8:	bl	408e3c <ferror@plt+0x63dc>
  4037ec:	b	40379c <ferror@plt+0xd3c>
  4037f0:	ldur	x8, [x29, #-48]
  4037f4:	mov	x9, #0xc                   	// #12
  4037f8:	mul	x8, x9, x8
  4037fc:	ldur	x9, [x29, #-64]
  403800:	add	x8, x9, x8
  403804:	ldr	w0, [x8, #8]
  403808:	bl	402930 <lzma_check_is_supported@plt>
  40380c:	and	w10, w0, #0xff
  403810:	cbnz	w10, 40382c <ferror@plt+0xdcc>
  403814:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  403818:	add	x0, x0, #0x87
  40381c:	bl	402a10 <gettext@plt>
  403820:	ldur	x8, [x29, #-56]
  403824:	ldr	x1, [x8]
  403828:	bl	408e3c <ferror@plt+0x63dc>
  40382c:	ldur	x8, [x29, #-48]
  403830:	mov	x9, #0xc                   	// #12
  403834:	mul	x8, x9, x8
  403838:	ldur	x9, [x29, #-64]
  40383c:	add	x8, x9, x8
  403840:	ldr	w0, [x8, #8]
  403844:	bl	403d00 <ferror@plt+0x12a0>
  403848:	b	403a00 <ferror@plt+0xfa0>
  40384c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403850:	add	x8, x8, #0x49d
  403854:	mov	w9, #0x1                   	// #1
  403858:	strb	w9, [x8]
  40385c:	b	403a00 <ferror@plt+0xfa0>
  403860:	ldur	x8, [x29, #-56]
  403864:	ldr	x1, [x8]
  403868:	adrp	x0, 40e000 <ferror@plt+0xb5a0>
  40386c:	add	x0, x0, #0xf70
  403870:	mov	x9, xzr
  403874:	mov	x2, x9
  403878:	mov	x3, #0x7fffffffffffffff    	// #9223372036854775807
  40387c:	bl	40aecc <ferror@plt+0x846c>
  403880:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403884:	add	x8, x8, #0x4b0
  403888:	str	x0, [x8]
  40388c:	b	403a00 <ferror@plt+0xfa0>
  403890:	ldur	x8, [x29, #-56]
  403894:	ldr	x0, [x8]
  403898:	bl	403afc <ferror@plt+0x109c>
  40389c:	b	403a00 <ferror@plt+0xfa0>
  4038a0:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4038a4:	add	x8, x8, #0x4a8
  4038a8:	mov	w9, #0x1                   	// #1
  4038ac:	strb	w9, [x8]
  4038b0:	b	403a00 <ferror@plt+0xfa0>
  4038b4:	bl	405728 <ferror@plt+0x2cc8>
  4038b8:	b	403a00 <ferror@plt+0xfa0>
  4038bc:	ldur	x8, [x29, #-8]
  4038c0:	mov	w9, #0xa                   	// #10
  4038c4:	strb	w9, [x8, #32]
  4038c8:	ldur	x8, [x29, #-8]
  4038cc:	ldr	x8, [x8, #16]
  4038d0:	cbz	x8, 4038e4 <ferror@plt+0xe84>
  4038d4:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4038d8:	add	x0, x0, #0xac
  4038dc:	bl	402a10 <gettext@plt>
  4038e0:	bl	408e3c <ferror@plt+0x63dc>
  4038e4:	ldur	x8, [x29, #-56]
  4038e8:	ldr	x9, [x8]
  4038ec:	cbnz	x9, 403918 <ferror@plt+0xeb8>
  4038f0:	ldur	x8, [x29, #-8]
  4038f4:	adrp	x9, 40e000 <ferror@plt+0xb5a0>
  4038f8:	add	x9, x9, #0x840
  4038fc:	str	x9, [x8, #16]
  403900:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403904:	add	x8, x8, #0x490
  403908:	ldr	x8, [x8]
  40390c:	ldur	x9, [x29, #-8]
  403910:	str	x8, [x9, #24]
  403914:	b	40399c <ferror@plt+0xf3c>
  403918:	ldur	x8, [x29, #-56]
  40391c:	ldr	x9, [x8]
  403920:	ldur	x10, [x29, #-8]
  403924:	str	x9, [x10, #16]
  403928:	ldr	x0, [x8]
  40392c:	ldur	w11, [x29, #-28]
  403930:	mov	w12, #0xb                   	// #11
  403934:	movk	w12, #0x8000, lsl #16
  403938:	adrp	x9, 40f000 <ferror@plt+0xc5a0>
  40393c:	add	x9, x9, #0xe9
  403940:	adrp	x10, 411000 <ferror@plt+0xe5a0>
  403944:	add	x10, x10, #0x804
  403948:	cmp	w11, w12
  40394c:	csel	x1, x10, x9, eq  // eq = none
  403950:	bl	4025a0 <fopen@plt>
  403954:	ldur	x8, [x29, #-8]
  403958:	str	x0, [x8, #24]
  40395c:	ldur	x8, [x29, #-8]
  403960:	ldr	x8, [x8, #24]
  403964:	cbnz	x8, 40399c <ferror@plt+0xf3c>
  403968:	ldur	x8, [x29, #-56]
  40396c:	ldr	x1, [x8]
  403970:	str	x1, [sp, #16]
  403974:	bl	402990 <__errno_location@plt>
  403978:	ldr	w0, [x0]
  40397c:	bl	4026b0 <strerror@plt>
  403980:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  403984:	add	x8, x8, #0xec
  403988:	str	x0, [sp, #8]
  40398c:	mov	x0, x8
  403990:	ldr	x1, [sp, #16]
  403994:	ldr	x2, [sp, #8]
  403998:	bl	408e3c <ferror@plt+0x63dc>
  40399c:	b	403a00 <ferror@plt+0xfa0>
  4039a0:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4039a4:	add	x8, x8, #0x380
  4039a8:	mov	w9, #0x0                   	// #0
  4039ac:	strb	w9, [x8]
  4039b0:	b	403a00 <ferror@plt+0xfa0>
  4039b4:	ldur	x8, [x29, #-56]
  4039b8:	ldr	x1, [x8]
  4039bc:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4039c0:	add	x0, x0, #0x2c1
  4039c4:	mov	x9, xzr
  4039c8:	mov	x2, x9
  4039cc:	mov	x3, #0xffffffffffffffff    	// #-1
  4039d0:	bl	40aecc <ferror@plt+0x846c>
  4039d4:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4039d8:	add	x8, x8, #0x880
  4039dc:	str	x0, [x8]
  4039e0:	b	403a00 <ferror@plt+0xfa0>
  4039e4:	bl	409688 <ferror@plt+0x6c28>
  4039e8:	mov	w8, #0x1                   	// #1
  4039ec:	mov	w0, w8
  4039f0:	mov	w1, w8
  4039f4:	mov	w8, wzr
  4039f8:	mov	w2, w8
  4039fc:	bl	40b928 <ferror@plt+0x8ec8>
  403a00:	b	4030a0 <ferror@plt+0x640>
  403a04:	ldp	x29, x30, [sp, #176]
  403a08:	add	sp, sp, #0xc0
  403a0c:	ret
  403a10:	sub	sp, sp, #0x40
  403a14:	stp	x29, x30, [sp, #48]
  403a18:	add	x29, sp, #0x30
  403a1c:	mov	w8, #0x0                   	// #0
  403a20:	stur	x0, [x29, #-8]
  403a24:	stur	x1, [x29, #-16]
  403a28:	str	x2, [sp, #24]
  403a2c:	mov	w9, #0x1                   	// #1
  403a30:	and	w9, w3, w9
  403a34:	strb	w9, [sp, #23]
  403a38:	and	w9, w4, #0x1
  403a3c:	strb	w9, [sp, #22]
  403a40:	strb	w8, [sp, #21]
  403a44:	ldr	x0, [sp, #24]
  403a48:	bl	402450 <strlen@plt>
  403a4c:	str	x0, [sp]
  403a50:	ldr	x10, [sp]
  403a54:	cmp	x10, #0x0
  403a58:	cset	w8, ls  // ls = plast
  403a5c:	tbnz	w8, #0, 403ab4 <ferror@plt+0x1054>
  403a60:	ldr	x8, [sp, #24]
  403a64:	ldr	x9, [sp]
  403a68:	subs	x9, x9, #0x1
  403a6c:	ldrb	w10, [x8, x9]
  403a70:	cmp	w10, #0x25
  403a74:	b.ne	403ab4 <ferror@plt+0x1054>  // b.any
  403a78:	ldr	x8, [sp, #24]
  403a7c:	ldr	x9, [sp]
  403a80:	mov	x2, #0x1                   	// #1
  403a84:	subs	x9, x9, #0x1
  403a88:	add	x8, x8, x9
  403a8c:	mov	w10, #0x0                   	// #0
  403a90:	strb	w10, [x8]
  403a94:	mov	w10, #0x1                   	// #1
  403a98:	strb	w10, [sp, #21]
  403a9c:	ldur	x0, [x29, #-16]
  403aa0:	ldr	x1, [sp, #24]
  403aa4:	mov	x3, #0x64                  	// #100
  403aa8:	bl	40aecc <ferror@plt+0x846c>
  403aac:	str	x0, [sp, #8]
  403ab0:	b	403ad0 <ferror@plt+0x1070>
  403ab4:	ldur	x0, [x29, #-8]
  403ab8:	ldr	x1, [sp, #24]
  403abc:	mov	x8, xzr
  403ac0:	mov	x2, x8
  403ac4:	mov	x3, #0xffffffffffffffff    	// #-1
  403ac8:	bl	40aecc <ferror@plt+0x846c>
  403acc:	str	x0, [sp, #8]
  403ad0:	ldr	x0, [sp, #8]
  403ad4:	ldrb	w8, [sp, #23]
  403ad8:	ldrb	w9, [sp, #22]
  403adc:	ldrb	w10, [sp, #21]
  403ae0:	and	w1, w8, #0x1
  403ae4:	and	w2, w9, #0x1
  403ae8:	and	w3, w10, #0x1
  403aec:	bl	4070c0 <ferror@plt+0x4660>
  403af0:	ldp	x29, x30, [sp, #48]
  403af4:	add	sp, sp, #0x40
  403af8:	ret
  403afc:	sub	sp, sp, #0x40
  403b00:	stp	x29, x30, [sp, #48]
  403b04:	add	x29, sp, #0x30
  403b08:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403b0c:	add	x8, x8, #0x4b8
  403b10:	stur	x0, [x29, #-8]
  403b14:	ldur	x9, [x29, #-8]
  403b18:	ldrb	w10, [x9]
  403b1c:	str	x8, [sp]
  403b20:	cbz	w10, 403b34 <ferror@plt+0x10d4>
  403b24:	ldur	x8, [x29, #-8]
  403b28:	ldrb	w9, [x8]
  403b2c:	cmp	w9, #0x2c
  403b30:	b.ne	403b48 <ferror@plt+0x10e8>  // b.any
  403b34:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  403b38:	add	x0, x0, #0xf3
  403b3c:	bl	402a10 <gettext@plt>
  403b40:	ldur	x1, [x29, #-8]
  403b44:	bl	408e3c <ferror@plt+0x63dc>
  403b48:	mov	x8, #0x1                   	// #1
  403b4c:	stur	x8, [x29, #-16]
  403b50:	str	xzr, [sp, #24]
  403b54:	ldur	x8, [x29, #-8]
  403b58:	ldr	x9, [sp, #24]
  403b5c:	ldrb	w10, [x8, x9]
  403b60:	cbz	w10, 403b94 <ferror@plt+0x1134>
  403b64:	ldur	x8, [x29, #-8]
  403b68:	ldr	x9, [sp, #24]
  403b6c:	ldrb	w10, [x8, x9]
  403b70:	cmp	w10, #0x2c
  403b74:	b.ne	403b84 <ferror@plt+0x1124>  // b.any
  403b78:	ldur	x8, [x29, #-16]
  403b7c:	add	x8, x8, #0x1
  403b80:	stur	x8, [x29, #-16]
  403b84:	ldr	x8, [sp, #24]
  403b88:	add	x8, x8, #0x1
  403b8c:	str	x8, [sp, #24]
  403b90:	b	403b54 <ferror@plt+0x10f4>
  403b94:	ldur	x8, [x29, #-16]
  403b98:	mov	x9, #0x1ffffffffffffffe    	// #2305843009213693950
  403b9c:	cmp	x8, x9
  403ba0:	b.ls	403bb8 <ferror@plt+0x1158>  // b.plast
  403ba4:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  403ba8:	add	x0, x0, #0x118
  403bac:	bl	402a10 <gettext@plt>
  403bb0:	ldur	x1, [x29, #-8]
  403bb4:	bl	408e3c <ferror@plt+0x63dc>
  403bb8:	ldr	x8, [sp]
  403bbc:	ldr	x0, [x8]
  403bc0:	bl	402820 <free@plt>
  403bc4:	ldur	x8, [x29, #-16]
  403bc8:	add	x8, x8, #0x1
  403bcc:	mov	x9, #0x8                   	// #8
  403bd0:	mul	x1, x8, x9
  403bd4:	mov	x8, xzr
  403bd8:	mov	x0, x8
  403bdc:	bl	40adf4 <ferror@plt+0x8394>
  403be0:	ldr	x8, [sp]
  403be4:	str	x0, [x8]
  403be8:	str	xzr, [sp, #16]
  403bec:	ldr	x8, [sp, #16]
  403bf0:	ldur	x9, [x29, #-16]
  403bf4:	cmp	x8, x9
  403bf8:	b.cs	403ce0 <ferror@plt+0x1280>  // b.hs, b.nlast
  403bfc:	ldur	x0, [x29, #-8]
  403c00:	mov	w1, #0x2c                  	// #44
  403c04:	bl	402840 <strchr@plt>
  403c08:	str	x0, [sp, #8]
  403c0c:	ldr	x8, [sp, #8]
  403c10:	cbz	x8, 403c20 <ferror@plt+0x11c0>
  403c14:	ldr	x8, [sp, #8]
  403c18:	mov	w9, #0x0                   	// #0
  403c1c:	strb	w9, [x8]
  403c20:	ldur	x8, [x29, #-8]
  403c24:	ldrb	w9, [x8]
  403c28:	cbnz	w9, 403c50 <ferror@plt+0x11f0>
  403c2c:	ldr	x8, [sp]
  403c30:	ldr	x9, [x8]
  403c34:	ldr	x10, [sp, #16]
  403c38:	subs	x10, x10, #0x1
  403c3c:	ldr	x9, [x9, x10, lsl #3]
  403c40:	ldr	x10, [x8]
  403c44:	ldr	x11, [sp, #16]
  403c48:	str	x9, [x10, x11, lsl #3]
  403c4c:	b	403cc4 <ferror@plt+0x1264>
  403c50:	ldur	x1, [x29, #-8]
  403c54:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  403c58:	add	x0, x0, #0x16b
  403c5c:	mov	x8, xzr
  403c60:	mov	x2, x8
  403c64:	mov	x3, #0xffffffffffffffff    	// #-1
  403c68:	bl	40aecc <ferror@plt+0x846c>
  403c6c:	ldr	x8, [sp]
  403c70:	ldr	x9, [x8]
  403c74:	ldr	x10, [sp, #16]
  403c78:	str	x0, [x9, x10, lsl #3]
  403c7c:	ldr	x9, [x8]
  403c80:	ldr	x10, [sp, #16]
  403c84:	ldr	x9, [x9, x10, lsl #3]
  403c88:	cbnz	x9, 403cc4 <ferror@plt+0x1264>
  403c8c:	ldr	x8, [sp, #16]
  403c90:	add	x8, x8, #0x1
  403c94:	ldur	x9, [x29, #-16]
  403c98:	cmp	x8, x9
  403c9c:	b.eq	403cb0 <ferror@plt+0x1250>  // b.none
  403ca0:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  403ca4:	add	x0, x0, #0x13f
  403ca8:	bl	402a10 <gettext@plt>
  403cac:	bl	408e3c <ferror@plt+0x63dc>
  403cb0:	ldr	x8, [sp]
  403cb4:	ldr	x9, [x8]
  403cb8:	ldr	x10, [sp, #16]
  403cbc:	mov	x11, #0xffffffffffffffff    	// #-1
  403cc0:	str	x11, [x9, x10, lsl #3]
  403cc4:	ldr	x8, [sp, #8]
  403cc8:	add	x8, x8, #0x1
  403ccc:	stur	x8, [x29, #-8]
  403cd0:	ldr	x8, [sp, #16]
  403cd4:	add	x8, x8, #0x1
  403cd8:	str	x8, [sp, #16]
  403cdc:	b	403bec <ferror@plt+0x118c>
  403ce0:	ldr	x8, [sp]
  403ce4:	ldr	x9, [x8]
  403ce8:	ldur	x10, [x29, #-16]
  403cec:	mov	x11, xzr
  403cf0:	str	x11, [x9, x10, lsl #3]
  403cf4:	ldp	x29, x30, [sp, #48]
  403cf8:	add	sp, sp, #0x40
  403cfc:	ret
  403d00:	sub	sp, sp, #0x10
  403d04:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403d08:	add	x8, x8, #0x4c0
  403d0c:	mov	w9, #0x0                   	// #0
  403d10:	adrp	x10, 423000 <ferror@plt+0x205a0>
  403d14:	add	x10, x10, #0x381
  403d18:	str	w0, [sp, #12]
  403d1c:	ldr	w11, [sp, #12]
  403d20:	str	w11, [x8]
  403d24:	strb	w9, [x10]
  403d28:	add	sp, sp, #0x10
  403d2c:	ret
  403d30:	sub	sp, sp, #0x20
  403d34:	stp	x29, x30, [sp, #16]
  403d38:	add	x29, sp, #0x10
  403d3c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403d40:	add	x8, x8, #0x384
  403d44:	stur	w0, [x29, #-4]
  403d48:	ldr	w9, [x8]
  403d4c:	and	w9, w9, #0xffffffe0
  403d50:	str	w9, [x8]
  403d54:	ldur	w9, [x29, #-4]
  403d58:	ldr	w10, [x8]
  403d5c:	orr	w9, w10, w9
  403d60:	str	w9, [x8]
  403d64:	bl	403d74 <ferror@plt+0x1314>
  403d68:	ldp	x29, x30, [sp, #16]
  403d6c:	add	sp, sp, #0x20
  403d70:	ret
  403d74:	sub	sp, sp, #0x30
  403d78:	stp	x29, x30, [sp, #32]
  403d7c:	add	x29, sp, #0x20
  403d80:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403d84:	add	x8, x8, #0x4c4
  403d88:	stur	x8, [x29, #-8]
  403d8c:	ldur	x8, [x29, #-8]
  403d90:	ldr	w9, [x8]
  403d94:	cmp	w9, #0x0
  403d98:	cset	w9, ls  // ls = plast
  403d9c:	tbnz	w9, #0, 403e04 <ferror@plt+0x13a4>
  403da0:	ldur	x8, [x29, #-8]
  403da4:	ldr	w9, [x8]
  403da8:	subs	w9, w9, #0x1
  403dac:	str	w9, [x8]
  403db0:	ldr	w9, [x8]
  403db4:	mov	w10, w9
  403db8:	mov	x11, #0x10                  	// #16
  403dbc:	mul	x10, x11, x10
  403dc0:	adrp	x12, 423000 <ferror@plt+0x205a0>
  403dc4:	add	x12, x12, #0x4c8
  403dc8:	add	x10, x12, x10
  403dcc:	ldr	x0, [x10, #8]
  403dd0:	str	x11, [sp, #16]
  403dd4:	str	x12, [sp, #8]
  403dd8:	bl	402820 <free@plt>
  403ddc:	ldur	x8, [x29, #-8]
  403de0:	ldr	w9, [x8]
  403de4:	mov	w10, w9
  403de8:	ldr	x11, [sp, #16]
  403dec:	mul	x10, x11, x10
  403df0:	ldr	x12, [sp, #8]
  403df4:	add	x10, x12, x10
  403df8:	mov	x13, xzr
  403dfc:	str	x13, [x10, #8]
  403e00:	b	403d8c <ferror@plt+0x132c>
  403e04:	ldp	x29, x30, [sp, #32]
  403e08:	add	sp, sp, #0x30
  403e0c:	ret
  403e10:	stp	x29, x30, [sp, #-16]!
  403e14:	mov	x29, sp
  403e18:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403e1c:	add	x8, x8, #0x384
  403e20:	ldr	w9, [x8]
  403e24:	orr	w9, w9, #0x80000000
  403e28:	str	w9, [x8]
  403e2c:	bl	403d74 <ferror@plt+0x1314>
  403e30:	ldp	x29, x30, [sp], #16
  403e34:	ret
  403e38:	sub	sp, sp, #0x30
  403e3c:	stp	x29, x30, [sp, #32]
  403e40:	add	x29, sp, #0x20
  403e44:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403e48:	add	x8, x8, #0x4c4
  403e4c:	stur	x0, [x29, #-8]
  403e50:	str	x1, [sp, #16]
  403e54:	ldr	w9, [x8]
  403e58:	cmp	w9, #0x4
  403e5c:	str	x8, [sp, #8]
  403e60:	b.ne	403e74 <ferror@plt+0x1414>  // b.any
  403e64:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  403e68:	add	x0, x0, #0x1ae
  403e6c:	bl	402a10 <gettext@plt>
  403e70:	bl	408e3c <ferror@plt+0x63dc>
  403e74:	ldur	x8, [x29, #-8]
  403e78:	ldr	x9, [sp, #8]
  403e7c:	ldr	w10, [x9]
  403e80:	mov	w11, w10
  403e84:	mov	x12, #0x10                  	// #16
  403e88:	mul	x11, x12, x11
  403e8c:	adrp	x13, 423000 <ferror@plt+0x205a0>
  403e90:	add	x13, x13, #0x4c8
  403e94:	str	x8, [x13, x11]
  403e98:	ldr	x8, [sp, #16]
  403e9c:	ldr	w10, [x9]
  403ea0:	mov	w11, w10
  403ea4:	mul	x11, x12, x11
  403ea8:	add	x11, x13, x11
  403eac:	str	x8, [x11, #8]
  403eb0:	ldr	w10, [x9]
  403eb4:	add	w10, w10, #0x1
  403eb8:	str	w10, [x9]
  403ebc:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403ec0:	add	x8, x8, #0x384
  403ec4:	mov	w10, #0x6                   	// #6
  403ec8:	str	w10, [x8]
  403ecc:	ldp	x29, x30, [sp, #32]
  403ed0:	add	sp, sp, #0x30
  403ed4:	ret
  403ed8:	sub	sp, sp, #0x140
  403edc:	stp	x29, x30, [sp, #288]
  403ee0:	str	x28, [sp, #304]
  403ee4:	add	x29, sp, #0x120
  403ee8:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403eec:	add	x8, x8, #0x381
  403ef0:	adrp	x9, 423000 <ferror@plt+0x205a0>
  403ef4:	add	x9, x9, #0x4c0
  403ef8:	adrp	x10, 423000 <ferror@plt+0x205a0>
  403efc:	add	x10, x10, #0x4c4
  403f00:	adrp	x11, 423000 <ferror@plt+0x205a0>
  403f04:	add	x11, x11, #0x4a4
  403f08:	adrp	x12, 423000 <ferror@plt+0x205a0>
  403f0c:	add	x12, x12, #0x4c8
  403f10:	adrp	x13, 423000 <ferror@plt+0x205a0>
  403f14:	add	x13, x13, #0x4a0
  403f18:	adrp	x14, 423000 <ferror@plt+0x205a0>
  403f1c:	add	x14, x14, #0x388
  403f20:	ldrb	w15, [x8]
  403f24:	stur	x9, [x29, #-72]
  403f28:	stur	x10, [x29, #-80]
  403f2c:	stur	x11, [x29, #-88]
  403f30:	stur	x12, [x29, #-96]
  403f34:	stur	x13, [x29, #-104]
  403f38:	stur	x14, [x29, #-112]
  403f3c:	tbnz	w15, #0, 403f44 <ferror@plt+0x14e4>
  403f40:	b	403f6c <ferror@plt+0x150c>
  403f44:	mov	w8, #0x4                   	// #4
  403f48:	ldur	x9, [x29, #-72]
  403f4c:	str	w8, [x9]
  403f50:	ldr	w0, [x9]
  403f54:	bl	402930 <lzma_check_is_supported@plt>
  403f58:	and	w8, w0, #0xff
  403f5c:	cbnz	w8, 403f6c <ferror@plt+0x150c>
  403f60:	mov	w8, #0x1                   	// #1
  403f64:	ldur	x9, [x29, #-72]
  403f68:	str	w8, [x9]
  403f6c:	ldur	x8, [x29, #-80]
  403f70:	ldr	w9, [x8]
  403f74:	cbnz	w9, 40402c <ferror@plt+0x15cc>
  403f78:	ldur	x8, [x29, #-88]
  403f7c:	ldr	w9, [x8]
  403f80:	cmp	w9, #0x3
  403f84:	b.ne	403fcc <ferror@plt+0x156c>  // b.any
  403f88:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  403f8c:	add	x0, x0, #0x1d0
  403f90:	bl	402a10 <gettext@plt>
  403f94:	mov	w8, #0x2                   	// #2
  403f98:	stur	x0, [x29, #-120]
  403f9c:	mov	w0, w8
  403fa0:	ldur	x1, [x29, #-120]
  403fa4:	stur	w8, [x29, #-124]
  403fa8:	bl	408b2c <ferror@plt+0x60cc>
  403fac:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  403fb0:	add	x0, x0, #0x1fb
  403fb4:	bl	402a10 <gettext@plt>
  403fb8:	ldur	w8, [x29, #-124]
  403fbc:	stur	x0, [x29, #-136]
  403fc0:	mov	w0, w8
  403fc4:	ldur	x1, [x29, #-136]
  403fc8:	bl	408b2c <ferror@plt+0x60cc>
  403fcc:	adrp	x8, 423000 <ferror@plt+0x205a0>
  403fd0:	add	x8, x8, #0x384
  403fd4:	ldr	w1, [x8]
  403fd8:	adrp	x0, 423000 <ferror@plt+0x205a0>
  403fdc:	add	x0, x0, #0x518
  403fe0:	bl	4029e0 <lzma_lzma_preset@plt>
  403fe4:	and	w9, w0, #0xff
  403fe8:	cbz	w9, 403ff0 <ferror@plt+0x1590>
  403fec:	bl	408f04 <ferror@plt+0x64a4>
  403ff0:	ldur	x8, [x29, #-88]
  403ff4:	ldr	w9, [x8]
  403ff8:	mov	x10, #0x21                  	// #33
  403ffc:	mov	x11, #0x1                   	// #1
  404000:	movk	x11, #0x4000, lsl #48
  404004:	cmp	w9, #0x2
  404008:	csel	x10, x11, x10, eq  // eq = none
  40400c:	ldur	x11, [x29, #-96]
  404010:	str	x10, [x11]
  404014:	adrp	x10, 423000 <ferror@plt+0x205a0>
  404018:	add	x10, x10, #0x518
  40401c:	str	x10, [x11, #8]
  404020:	mov	w9, #0x1                   	// #1
  404024:	ldur	x10, [x29, #-80]
  404028:	str	w9, [x10]
  40402c:	ldur	x8, [x29, #-80]
  404030:	ldr	w9, [x8]
  404034:	mov	w10, w9
  404038:	mov	x11, #0x10                  	// #16
  40403c:	mul	x10, x11, x10
  404040:	mov	x11, #0xffffffffffffffff    	// #-1
  404044:	ldur	x12, [x29, #-96]
  404048:	str	x11, [x12, x10]
  40404c:	ldur	x10, [x29, #-88]
  404050:	ldr	w9, [x10]
  404054:	cmp	w9, #0x2
  404058:	b.ne	404094 <ferror@plt+0x1634>  // b.any
  40405c:	ldur	x8, [x29, #-80]
  404060:	ldr	w9, [x8]
  404064:	cmp	w9, #0x1
  404068:	b.ne	404084 <ferror@plt+0x1624>  // b.any
  40406c:	ldur	x8, [x29, #-96]
  404070:	ldr	x9, [x8]
  404074:	mov	x10, #0x1                   	// #1
  404078:	movk	x10, #0x4000, lsl #48
  40407c:	cmp	x9, x10
  404080:	b.eq	404094 <ferror@plt+0x1634>  // b.none
  404084:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  404088:	add	x0, x0, #0x240
  40408c:	bl	402a10 <gettext@plt>
  404090:	bl	408e3c <ferror@plt+0x63dc>
  404094:	ldur	x8, [x29, #-88]
  404098:	ldr	w9, [x8]
  40409c:	cmp	w9, #0x1
  4040a0:	b.ne	404104 <ferror@plt+0x16a4>  // b.any
  4040a4:	stur	xzr, [x29, #-8]
  4040a8:	ldur	x8, [x29, #-8]
  4040ac:	ldur	x9, [x29, #-80]
  4040b0:	ldr	w10, [x9]
  4040b4:	mov	w11, w10
  4040b8:	cmp	x8, x11
  4040bc:	b.cs	404104 <ferror@plt+0x16a4>  // b.hs, b.nlast
  4040c0:	ldur	x8, [x29, #-8]
  4040c4:	mov	x9, #0x10                  	// #16
  4040c8:	mul	x8, x9, x8
  4040cc:	ldur	x9, [x29, #-96]
  4040d0:	ldr	x8, [x9, x8]
  4040d4:	mov	x10, #0x1                   	// #1
  4040d8:	movk	x10, #0x4000, lsl #48
  4040dc:	cmp	x8, x10
  4040e0:	b.ne	4040f4 <ferror@plt+0x1694>  // b.any
  4040e4:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4040e8:	add	x0, x0, #0x270
  4040ec:	bl	402a10 <gettext@plt>
  4040f0:	bl	408e3c <ferror@plt+0x63dc>
  4040f4:	ldur	x8, [x29, #-8]
  4040f8:	add	x8, x8, #0x1
  4040fc:	stur	x8, [x29, #-8]
  404100:	b	4040a8 <ferror@plt+0x1648>
  404104:	mov	w0, #0x4                   	// #4
  404108:	ldur	x1, [x29, #-96]
  40410c:	bl	4095e4 <ferror@plt+0x6b84>
  404110:	ldur	x8, [x29, #-104]
  404114:	ldr	w9, [x8]
  404118:	cbnz	w9, 4041dc <ferror@plt+0x177c>
  40411c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  404120:	add	x8, x8, #0x880
  404124:	ldr	x8, [x8]
  404128:	cbz	x8, 4041dc <ferror@plt+0x177c>
  40412c:	stur	xzr, [x29, #-16]
  404130:	ldur	x8, [x29, #-16]
  404134:	ldur	x9, [x29, #-80]
  404138:	ldr	w10, [x9]
  40413c:	mov	w11, w10
  404140:	cmp	x8, x11
  404144:	b.cs	4041a8 <ferror@plt+0x1748>  // b.hs, b.nlast
  404148:	ldur	x8, [x29, #-16]
  40414c:	mov	x9, #0x10                  	// #16
  404150:	mul	x8, x9, x8
  404154:	ldur	x9, [x29, #-96]
  404158:	ldr	x8, [x9, x8]
  40415c:	cmp	x8, #0x3
  404160:	str	x8, [sp, #144]
  404164:	b.eq	404184 <ferror@plt+0x1724>  // b.none
  404168:	b	40416c <ferror@plt+0x170c>
  40416c:	ldr	x8, [sp, #144]
  404170:	cmp	x8, #0x21
  404174:	cset	w9, eq  // eq = none
  404178:	eor	w9, w9, #0x1
  40417c:	tbnz	w9, #0, 404188 <ferror@plt+0x1728>
  404180:	b	404184 <ferror@plt+0x1724>
  404184:	b	404198 <ferror@plt+0x1738>
  404188:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  40418c:	add	x0, x0, #0x299
  404190:	bl	402a10 <gettext@plt>
  404194:	bl	408e3c <ferror@plt+0x63dc>
  404198:	ldur	x8, [x29, #-16]
  40419c:	add	x8, x8, #0x1
  4041a0:	stur	x8, [x29, #-16]
  4041a4:	b	404130 <ferror@plt+0x16d0>
  4041a8:	bl	4070b0 <ferror@plt+0x4650>
  4041ac:	cmp	w0, #0x1
  4041b0:	b.ls	4041dc <ferror@plt+0x177c>  // b.plast
  4041b4:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4041b8:	add	x0, x0, #0x2cf
  4041bc:	bl	402a10 <gettext@plt>
  4041c0:	mov	w8, #0x2                   	// #2
  4041c4:	str	x0, [sp, #136]
  4041c8:	mov	w0, w8
  4041cc:	ldr	x1, [sp, #136]
  4041d0:	bl	408b2c <ferror@plt+0x60cc>
  4041d4:	mov	w0, #0x1                   	// #1
  4041d8:	bl	407050 <ferror@plt+0x45f0>
  4041dc:	ldur	x8, [x29, #-104]
  4041e0:	ldr	w0, [x8]
  4041e4:	bl	407154 <ferror@plt+0x46f4>
  4041e8:	stur	x0, [x29, #-24]
  4041ec:	mov	x8, #0xffffffffffffffff    	// #-1
  4041f0:	stur	x8, [x29, #-32]
  4041f4:	ldur	x8, [x29, #-104]
  4041f8:	ldr	w9, [x8]
  4041fc:	cbnz	w9, 40429c <ferror@plt+0x183c>
  404200:	ldur	x8, [x29, #-88]
  404204:	ldr	w9, [x8]
  404208:	cmp	w9, #0x1
  40420c:	b.ne	40428c <ferror@plt+0x182c>  // b.any
  404210:	bl	4070b0 <ferror@plt+0x4650>
  404214:	cmp	w0, #0x1
  404218:	b.ls	40428c <ferror@plt+0x182c>  // b.plast
  40421c:	bl	4070b0 <ferror@plt+0x4650>
  404220:	ldur	x8, [x29, #-112]
  404224:	str	w0, [x8, #4]
  404228:	adrp	x9, 423000 <ferror@plt+0x205a0>
  40422c:	add	x9, x9, #0x4b0
  404230:	ldr	x9, [x9]
  404234:	str	x9, [x8, #8]
  404238:	ldur	x9, [x29, #-72]
  40423c:	ldr	w10, [x9]
  404240:	str	w10, [x8, #32]
  404244:	mov	x0, x8
  404248:	bl	402550 <lzma_stream_encoder_mt_memusage@plt>
  40424c:	stur	x0, [x29, #-32]
  404250:	ldur	x8, [x29, #-32]
  404254:	mov	x9, #0xffffffffffffffff    	// #-1
  404258:	cmp	x8, x9
  40425c:	b.eq	404288 <ferror@plt+0x1828>  // b.none
  404260:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  404264:	add	x0, x0, #0x308
  404268:	bl	402a10 <gettext@plt>
  40426c:	ldur	x8, [x29, #-112]
  404270:	ldr	w2, [x8, #4]
  404274:	mov	w9, #0x4                   	// #4
  404278:	str	x0, [sp, #128]
  40427c:	mov	w0, w9
  404280:	ldr	x1, [sp, #128]
  404284:	bl	408b2c <ferror@plt+0x60cc>
  404288:	b	404298 <ferror@plt+0x1838>
  40428c:	ldur	x0, [x29, #-96]
  404290:	bl	4029f0 <lzma_raw_encoder_memusage@plt>
  404294:	stur	x0, [x29, #-32]
  404298:	b	4042a8 <ferror@plt+0x1848>
  40429c:	ldur	x0, [x29, #-96]
  4042a0:	bl	402690 <lzma_raw_decoder_memusage@plt>
  4042a4:	stur	x0, [x29, #-32]
  4042a8:	ldur	x8, [x29, #-32]
  4042ac:	mov	x9, #0xffffffffffffffff    	// #-1
  4042b0:	cmp	x8, x9
  4042b4:	b.ne	4042c8 <ferror@plt+0x1868>  // b.any
  4042b8:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4042bc:	add	x0, x0, #0x320
  4042c0:	bl	402a10 <gettext@plt>
  4042c4:	bl	408e3c <ferror@plt+0x63dc>
  4042c8:	ldur	x1, [x29, #-32]
  4042cc:	mov	w0, #0x4                   	// #4
  4042d0:	bl	40901c <ferror@plt+0x65bc>
  4042d4:	ldur	x8, [x29, #-104]
  4042d8:	ldr	w9, [x8]
  4042dc:	cbnz	w9, 40433c <ferror@plt+0x18dc>
  4042e0:	ldur	x0, [x29, #-96]
  4042e4:	bl	402690 <lzma_raw_decoder_memusage@plt>
  4042e8:	stur	x0, [x29, #-40]
  4042ec:	ldur	x8, [x29, #-40]
  4042f0:	mov	x9, #0xffffffffffffffff    	// #-1
  4042f4:	cmp	x8, x9
  4042f8:	b.eq	40433c <ferror@plt+0x18dc>  // b.none
  4042fc:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  404300:	add	x0, x0, #0x34b
  404304:	bl	402a10 <gettext@plt>
  404308:	ldur	x8, [x29, #-40]
  40430c:	str	x0, [sp, #120]
  404310:	mov	x0, x8
  404314:	bl	40b1e8 <ferror@plt+0x8788>
  404318:	mov	w9, wzr
  40431c:	mov	w1, w9
  404320:	bl	40b214 <ferror@plt+0x87b4>
  404324:	mov	w9, #0x4                   	// #4
  404328:	str	x0, [sp, #112]
  40432c:	mov	w0, w9
  404330:	ldr	x1, [sp, #120]
  404334:	ldr	x2, [sp, #112]
  404338:	bl	408b2c <ferror@plt+0x60cc>
  40433c:	ldur	x8, [x29, #-32]
  404340:	ldur	x9, [x29, #-24]
  404344:	cmp	x8, x9
  404348:	b.hi	404350 <ferror@plt+0x18f0>  // b.pmore
  40434c:	b	404678 <ferror@plt+0x1c18>
  404350:	adrp	x8, 423000 <ferror@plt+0x205a0>
  404354:	add	x8, x8, #0x380
  404358:	ldrb	w9, [x8]
  40435c:	tbnz	w9, #0, 404364 <ferror@plt+0x1904>
  404360:	b	404374 <ferror@plt+0x1914>
  404364:	ldur	x8, [x29, #-88]
  404368:	ldr	w9, [x8]
  40436c:	cmp	w9, #0x3
  404370:	b.ne	40437c <ferror@plt+0x191c>  // b.any
  404374:	ldur	x0, [x29, #-32]
  404378:	bl	404688 <ferror@plt+0x1c28>
  40437c:	ldur	x8, [x29, #-88]
  404380:	ldr	w9, [x8]
  404384:	cmp	w9, #0x1
  404388:	b.ne	40446c <ferror@plt+0x1a0c>  // b.any
  40438c:	ldur	x8, [x29, #-112]
  404390:	ldr	w9, [x8, #4]
  404394:	cmp	w9, #0x1
  404398:	b.ls	40446c <ferror@plt+0x1a0c>  // b.plast
  40439c:	ldur	x8, [x29, #-112]
  4043a0:	ldr	w9, [x8, #4]
  4043a4:	subs	w9, w9, #0x1
  4043a8:	str	w9, [x8, #4]
  4043ac:	cbnz	w9, 4043b8 <ferror@plt+0x1958>
  4043b0:	ldur	x0, [x29, #-32]
  4043b4:	bl	404688 <ferror@plt+0x1c28>
  4043b8:	ldur	x0, [x29, #-112]
  4043bc:	bl	402550 <lzma_stream_encoder_mt_memusage@plt>
  4043c0:	stur	x0, [x29, #-32]
  4043c4:	ldur	x8, [x29, #-32]
  4043c8:	mov	x9, #0xffffffffffffffff    	// #-1
  4043cc:	cmp	x8, x9
  4043d0:	b.ne	4043d8 <ferror@plt+0x1978>  // b.any
  4043d4:	bl	408f04 <ferror@plt+0x64a4>
  4043d8:	ldur	x8, [x29, #-32]
  4043dc:	ldur	x9, [x29, #-24]
  4043e0:	cmp	x8, x9
  4043e4:	b.hi	40439c <ferror@plt+0x193c>  // b.pmore
  4043e8:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4043ec:	add	x0, x0, #0x375
  4043f0:	bl	402a10 <gettext@plt>
  4043f4:	str	x0, [sp, #104]
  4043f8:	bl	4070b0 <ferror@plt+0x4650>
  4043fc:	mov	w8, w0
  404400:	ubfx	x0, x8, #0, #32
  404404:	mov	w9, wzr
  404408:	mov	w1, w9
  40440c:	bl	40b214 <ferror@plt+0x87b4>
  404410:	ldur	x8, [x29, #-112]
  404414:	ldr	w9, [x8, #4]
  404418:	mov	w2, w9
  40441c:	str	x0, [sp, #96]
  404420:	mov	x0, x2
  404424:	mov	w1, #0x1                   	// #1
  404428:	bl	40b214 <ferror@plt+0x87b4>
  40442c:	ldur	x8, [x29, #-24]
  404430:	str	x0, [sp, #88]
  404434:	mov	x0, x8
  404438:	bl	40b1e8 <ferror@plt+0x8788>
  40443c:	mov	w9, #0x2                   	// #2
  404440:	mov	w1, w9
  404444:	str	w9, [sp, #84]
  404448:	bl	40b214 <ferror@plt+0x87b4>
  40444c:	ldr	w9, [sp, #84]
  404450:	str	x0, [sp, #72]
  404454:	mov	w0, w9
  404458:	ldr	x1, [sp, #104]
  40445c:	ldr	x2, [sp, #96]
  404460:	ldr	x3, [sp, #88]
  404464:	ldr	x4, [sp, #72]
  404468:	bl	408b2c <ferror@plt+0x60cc>
  40446c:	ldur	x8, [x29, #-32]
  404470:	ldur	x9, [x29, #-24]
  404474:	cmp	x8, x9
  404478:	b.hi	404480 <ferror@plt+0x1a20>  // b.pmore
  40447c:	b	404678 <ferror@plt+0x1c18>
  404480:	stur	xzr, [x29, #-48]
  404484:	ldur	x8, [x29, #-48]
  404488:	mov	x9, #0x10                  	// #16
  40448c:	mul	x8, x9, x8
  404490:	ldur	x9, [x29, #-96]
  404494:	ldr	x8, [x9, x8]
  404498:	mov	w10, #0x0                   	// #0
  40449c:	cmp	x8, #0x21
  4044a0:	str	w10, [sp, #68]
  4044a4:	b.eq	4044d0 <ferror@plt+0x1a70>  // b.none
  4044a8:	ldur	x8, [x29, #-48]
  4044ac:	mov	x9, #0x10                  	// #16
  4044b0:	mul	x8, x9, x8
  4044b4:	ldur	x9, [x29, #-96]
  4044b8:	ldr	x8, [x9, x8]
  4044bc:	mov	x10, #0x1                   	// #1
  4044c0:	movk	x10, #0x4000, lsl #48
  4044c4:	cmp	x8, x10
  4044c8:	cset	w11, ne  // ne = any
  4044cc:	str	w11, [sp, #68]
  4044d0:	ldr	w8, [sp, #68]
  4044d4:	tbnz	w8, #0, 4044dc <ferror@plt+0x1a7c>
  4044d8:	b	404514 <ferror@plt+0x1ab4>
  4044dc:	ldur	x8, [x29, #-48]
  4044e0:	mov	x9, #0x10                  	// #16
  4044e4:	mul	x8, x9, x8
  4044e8:	ldur	x9, [x29, #-96]
  4044ec:	ldr	x8, [x9, x8]
  4044f0:	mov	x10, #0xffffffffffffffff    	// #-1
  4044f4:	cmp	x8, x10
  4044f8:	b.ne	404504 <ferror@plt+0x1aa4>  // b.any
  4044fc:	ldur	x0, [x29, #-32]
  404500:	bl	404688 <ferror@plt+0x1c28>
  404504:	ldur	x8, [x29, #-48]
  404508:	add	x8, x8, #0x1
  40450c:	stur	x8, [x29, #-48]
  404510:	b	404484 <ferror@plt+0x1a24>
  404514:	ldur	x8, [x29, #-48]
  404518:	mov	x9, #0x10                  	// #16
  40451c:	mul	x8, x9, x8
  404520:	ldur	x9, [x29, #-96]
  404524:	add	x8, x9, x8
  404528:	ldr	x8, [x8, #8]
  40452c:	stur	x8, [x29, #-56]
  404530:	ldur	x8, [x29, #-56]
  404534:	ldr	w10, [x8]
  404538:	stur	w10, [x29, #-60]
  40453c:	ldur	x8, [x29, #-56]
  404540:	ldr	w10, [x8]
  404544:	and	w10, w10, #0xfff00000
  404548:	str	w10, [x8]
  40454c:	ldur	x8, [x29, #-56]
  404550:	ldr	w9, [x8]
  404554:	cmp	w9, #0x100, lsl #12
  404558:	b.cs	404564 <ferror@plt+0x1b04>  // b.hs, b.nlast
  40455c:	ldur	x0, [x29, #-32]
  404560:	bl	404688 <ferror@plt+0x1c28>
  404564:	ldur	x0, [x29, #-96]
  404568:	bl	4029f0 <lzma_raw_encoder_memusage@plt>
  40456c:	stur	x0, [x29, #-32]
  404570:	ldur	x8, [x29, #-32]
  404574:	mov	x9, #0xffffffffffffffff    	// #-1
  404578:	cmp	x8, x9
  40457c:	b.ne	404584 <ferror@plt+0x1b24>  // b.any
  404580:	bl	408f04 <ferror@plt+0x64a4>
  404584:	ldur	x8, [x29, #-32]
  404588:	ldur	x9, [x29, #-24]
  40458c:	cmp	x8, x9
  404590:	b.hi	404598 <ferror@plt+0x1b38>  // b.pmore
  404594:	b	4045ac <ferror@plt+0x1b4c>
  404598:	ldur	x8, [x29, #-56]
  40459c:	ldr	w9, [x8]
  4045a0:	subs	w9, w9, #0x100, lsl #12
  4045a4:	str	w9, [x8]
  4045a8:	b	40454c <ferror@plt+0x1aec>
  4045ac:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4045b0:	add	x0, x0, #0x3d1
  4045b4:	bl	402a10 <gettext@plt>
  4045b8:	ldur	x8, [x29, #-48]
  4045bc:	mov	x9, #0x10                  	// #16
  4045c0:	mul	x8, x9, x8
  4045c4:	ldur	x9, [x29, #-96]
  4045c8:	ldr	x8, [x9, x8]
  4045cc:	mov	w10, #0x31                  	// #49
  4045d0:	mov	w11, #0x32                  	// #50
  4045d4:	cmp	x8, #0x21
  4045d8:	csel	w2, w11, w10, eq  // eq = none
  4045dc:	ldur	w10, [x29, #-60]
  4045e0:	mov	x8, #0x14                  	// #20
  4045e4:	lsr	w10, w10, #20
  4045e8:	mov	w12, w10
  4045ec:	ubfx	x12, x12, #0, #32
  4045f0:	str	x0, [sp, #56]
  4045f4:	mov	x0, x12
  4045f8:	mov	w10, wzr
  4045fc:	mov	w1, w10
  404600:	str	w2, [sp, #52]
  404604:	str	x8, [sp, #40]
  404608:	bl	40b214 <ferror@plt+0x87b4>
  40460c:	ldur	x8, [x29, #-56]
  404610:	ldr	w10, [x8]
  404614:	ldr	x8, [sp, #40]
  404618:	lsr	w8, w10, w8
  40461c:	mov	w9, w8
  404620:	ubfx	x9, x9, #0, #32
  404624:	str	x0, [sp, #32]
  404628:	mov	x0, x9
  40462c:	mov	w1, #0x1                   	// #1
  404630:	bl	40b214 <ferror@plt+0x87b4>
  404634:	ldur	x9, [x29, #-24]
  404638:	str	x0, [sp, #24]
  40463c:	mov	x0, x9
  404640:	bl	40b1e8 <ferror@plt+0x8788>
  404644:	mov	w8, #0x2                   	// #2
  404648:	mov	w1, w8
  40464c:	str	w8, [sp, #20]
  404650:	bl	40b214 <ferror@plt+0x87b4>
  404654:	ldr	w8, [sp, #20]
  404658:	str	x0, [sp, #8]
  40465c:	mov	w0, w8
  404660:	ldr	x1, [sp, #56]
  404664:	ldr	w2, [sp, #52]
  404668:	ldr	x3, [sp, #32]
  40466c:	ldr	x4, [sp, #24]
  404670:	ldr	x5, [sp, #8]
  404674:	bl	408b2c <ferror@plt+0x60cc>
  404678:	ldr	x28, [sp, #304]
  40467c:	ldp	x29, x30, [sp, #288]
  404680:	add	sp, sp, #0x140
  404684:	ret
  404688:	sub	sp, sp, #0x30
  40468c:	stp	x29, x30, [sp, #32]
  404690:	add	x29, sp, #0x20
  404694:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  404698:	add	x8, x8, #0x436
  40469c:	mov	w9, #0x1                   	// #1
  4046a0:	mov	w10, wzr
  4046a4:	stur	x0, [x29, #-8]
  4046a8:	mov	x0, x8
  4046ac:	stur	w9, [x29, #-12]
  4046b0:	str	w10, [sp, #16]
  4046b4:	bl	402a10 <gettext@plt>
  4046b8:	ldur	w9, [x29, #-12]
  4046bc:	str	x0, [sp, #8]
  4046c0:	mov	w0, w9
  4046c4:	ldr	x1, [sp, #8]
  4046c8:	bl	408b2c <ferror@plt+0x60cc>
  4046cc:	ldur	x1, [x29, #-8]
  4046d0:	ldur	w0, [x29, #-12]
  4046d4:	bl	40901c <ferror@plt+0x65bc>
  4046d8:	ldur	w0, [x29, #-12]
  4046dc:	ldur	w1, [x29, #-12]
  4046e0:	ldr	w2, [sp, #16]
  4046e4:	bl	40b928 <ferror@plt+0x8ec8>
  4046e8:	sub	sp, sp, #0x40
  4046ec:	stp	x29, x30, [sp, #48]
  4046f0:	add	x29, sp, #0x30
  4046f4:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4046f8:	add	x8, x8, #0x588
  4046fc:	stur	x0, [x29, #-8]
  404700:	ldur	x0, [x29, #-8]
  404704:	str	x8, [sp, #8]
  404708:	bl	407af8 <ferror@plt+0x5098>
  40470c:	ldur	x0, [x29, #-8]
  404710:	bl	40573c <ferror@plt+0x2cdc>
  404714:	stur	x0, [x29, #-16]
  404718:	ldur	x8, [x29, #-16]
  40471c:	cbnz	x8, 404724 <ferror@plt+0x1cc4>
  404720:	b	404860 <ferror@plt+0x1e00>
  404724:	mov	w8, #0x0                   	// #0
  404728:	sturb	w8, [x29, #-17]
  40472c:	adrp	x9, 423000 <ferror@plt+0x205a0>
  404730:	add	x9, x9, #0x4a0
  404734:	ldr	w8, [x9]
  404738:	cbnz	w8, 404750 <ferror@plt+0x1cf0>
  40473c:	mov	x8, xzr
  404740:	ldr	x9, [sp, #8]
  404744:	str	x8, [x9]
  404748:	str	xzr, [x9, #8]
  40474c:	b	404778 <ferror@plt+0x1d18>
  404750:	adrp	x8, 423000 <ferror@plt+0x205a0>
  404754:	add	x8, x8, #0x610
  404758:	ldr	x9, [sp, #8]
  40475c:	str	x8, [x9]
  404760:	ldur	x0, [x29, #-16]
  404764:	mov	x1, x8
  404768:	mov	x2, #0x2000                	// #8192
  40476c:	bl	406918 <ferror@plt+0x3eb8>
  404770:	ldr	x8, [sp, #8]
  404774:	str	x0, [x8, #8]
  404778:	ldr	x8, [sp, #8]
  40477c:	ldr	x9, [x8, #8]
  404780:	mov	x10, #0xffffffffffffffff    	// #-1
  404784:	cmp	x9, x10
  404788:	b.eq	404850 <ferror@plt+0x1df0>  // b.none
  40478c:	ldur	x0, [x29, #-16]
  404790:	bl	40486c <ferror@plt+0x1e0c>
  404794:	str	w0, [sp, #24]
  404798:	ldr	w8, [sp, #24]
  40479c:	cmp	w8, #0x2
  4047a0:	b.eq	404850 <ferror@plt+0x1df0>  // b.none
  4047a4:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4047a8:	add	x8, x8, #0x898
  4047ac:	ldr	w9, [x8]
  4047b0:	cbnz	w9, 404850 <ferror@plt+0x1df0>
  4047b4:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4047b8:	add	x8, x8, #0x4a0
  4047bc:	ldr	w9, [x8]
  4047c0:	cmp	w9, #0x2
  4047c4:	b.eq	4047d4 <ferror@plt+0x1d74>  // b.none
  4047c8:	ldur	x0, [x29, #-16]
  4047cc:	bl	405d50 <ferror@plt+0x32f0>
  4047d0:	tbnz	w0, #0, 404850 <ferror@plt+0x1df0>
  4047d4:	bl	409acc <ferror@plt+0x706c>
  4047d8:	ldur	x8, [x29, #-16]
  4047dc:	ldr	x8, [x8, #88]
  4047e0:	cmp	x8, #0x0
  4047e4:	cset	w9, gt
  4047e8:	tbnz	w9, #0, 4047f8 <ferror@plt+0x1d98>
  4047ec:	mov	x8, xzr
  4047f0:	str	x8, [sp]
  4047f4:	b	404804 <ferror@plt+0x1da4>
  4047f8:	ldur	x8, [x29, #-16]
  4047fc:	ldr	x8, [x8, #88]
  404800:	str	x8, [sp]
  404804:	ldr	x8, [sp]
  404808:	str	x8, [sp, #16]
  40480c:	ldr	x1, [sp, #16]
  404810:	ldr	x0, [sp, #8]
  404814:	bl	407cd4 <ferror@plt+0x5274>
  404818:	ldr	w9, [sp, #24]
  40481c:	cbnz	w9, 404834 <ferror@plt+0x1dd4>
  404820:	ldur	x0, [x29, #-16]
  404824:	bl	404bf0 <ferror@plt+0x2190>
  404828:	and	w8, w0, #0x1
  40482c:	sturb	w8, [x29, #-17]
  404830:	b	404844 <ferror@plt+0x1de4>
  404834:	ldur	x0, [x29, #-16]
  404838:	bl	405130 <ferror@plt+0x26d0>
  40483c:	and	w8, w0, #0x1
  404840:	sturb	w8, [x29, #-17]
  404844:	ldurb	w8, [x29, #-17]
  404848:	and	w0, w8, #0x1
  40484c:	bl	40879c <ferror@plt+0x5d3c>
  404850:	ldur	x0, [x29, #-16]
  404854:	ldurb	w8, [x29, #-17]
  404858:	and	w1, w8, #0x1
  40485c:	bl	406188 <ferror@plt+0x3728>
  404860:	ldp	x29, x30, [sp, #48]
  404864:	add	sp, sp, #0x40
  404868:	ret
  40486c:	sub	sp, sp, #0x80
  404870:	stp	x29, x30, [sp, #112]
  404874:	add	x29, sp, #0x70
  404878:	mov	w8, #0xb                   	// #11
  40487c:	adrp	x9, 423000 <ferror@plt+0x205a0>
  404880:	add	x9, x9, #0x4a0
  404884:	adrp	x10, 423000 <ferror@plt+0x205a0>
  404888:	add	x10, x10, #0x588
  40488c:	adrp	x11, 423000 <ferror@plt+0x205a0>
  404890:	add	x11, x11, #0x4c8
  404894:	stur	x0, [x29, #-16]
  404898:	stur	w8, [x29, #-20]
  40489c:	ldr	w8, [x9]
  4048a0:	stur	x10, [x29, #-40]
  4048a4:	stur	x11, [x29, #-48]
  4048a8:	cbnz	w8, 40495c <ferror@plt+0x1efc>
  4048ac:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4048b0:	add	x8, x8, #0x4a4
  4048b4:	ldr	w9, [x8]
  4048b8:	subs	w9, w9, #0x0
  4048bc:	mov	w8, w9
  4048c0:	ubfx	x8, x8, #0, #32
  4048c4:	cmp	x8, #0x3
  4048c8:	str	x8, [sp, #56]
  4048cc:	b.hi	404958 <ferror@plt+0x1ef8>  // b.pmore
  4048d0:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  4048d4:	add	x8, x8, #0x198
  4048d8:	ldr	x11, [sp, #56]
  4048dc:	ldrsw	x10, [x8, x11, lsl #2]
  4048e0:	add	x9, x8, x10
  4048e4:	br	x9
  4048e8:	b	404958 <ferror@plt+0x1ef8>
  4048ec:	bl	4070b0 <ferror@plt+0x4650>
  4048f0:	cmp	w0, #0x1
  4048f4:	b.ls	404910 <ferror@plt+0x1eb0>  // b.plast
  4048f8:	ldur	x0, [x29, #-40]
  4048fc:	adrp	x1, 423000 <ferror@plt+0x205a0>
  404900:	add	x1, x1, #0x388
  404904:	bl	402850 <lzma_stream_encoder_mt@plt>
  404908:	stur	w0, [x29, #-20]
  40490c:	b	40492c <ferror@plt+0x1ecc>
  404910:	adrp	x8, 423000 <ferror@plt+0x205a0>
  404914:	add	x8, x8, #0x4c0
  404918:	ldr	w2, [x8]
  40491c:	ldur	x0, [x29, #-40]
  404920:	ldur	x1, [x29, #-48]
  404924:	bl	402950 <lzma_stream_encoder@plt>
  404928:	stur	w0, [x29, #-20]
  40492c:	b	404958 <ferror@plt+0x1ef8>
  404930:	ldur	x8, [x29, #-48]
  404934:	ldr	x1, [x8, #8]
  404938:	ldur	x0, [x29, #-40]
  40493c:	bl	402860 <lzma_alone_encoder@plt>
  404940:	stur	w0, [x29, #-20]
  404944:	b	404958 <ferror@plt+0x1ef8>
  404948:	ldur	x0, [x29, #-40]
  40494c:	ldur	x1, [x29, #-48]
  404950:	bl	4025e0 <lzma_raw_encoder@plt>
  404954:	stur	w0, [x29, #-20]
  404958:	b	404b70 <ferror@plt+0x2110>
  40495c:	stur	wzr, [x29, #-24]
  404960:	adrp	x8, 423000 <ferror@plt+0x205a0>
  404964:	add	x8, x8, #0x49d
  404968:	ldrb	w9, [x8]
  40496c:	tbnz	w9, #0, 404974 <ferror@plt+0x1f14>
  404970:	b	404984 <ferror@plt+0x1f24>
  404974:	ldur	w8, [x29, #-24]
  404978:	orr	w8, w8, #0x10
  40497c:	stur	w8, [x29, #-24]
  404980:	b	404990 <ferror@plt+0x1f30>
  404984:	ldur	w8, [x29, #-24]
  404988:	orr	w8, w8, #0x2
  40498c:	stur	w8, [x29, #-24]
  404990:	adrp	x8, 423000 <ferror@plt+0x205a0>
  404994:	add	x8, x8, #0x4a8
  404998:	ldrb	w9, [x8]
  40499c:	tbnz	w9, #0, 4049ac <ferror@plt+0x1f4c>
  4049a0:	ldur	w8, [x29, #-24]
  4049a4:	orr	w8, w8, #0x8
  4049a8:	stur	w8, [x29, #-24]
  4049ac:	stur	wzr, [x29, #-28]
  4049b0:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4049b4:	add	x8, x8, #0x4a4
  4049b8:	ldr	w9, [x8]
  4049bc:	subs	w9, w9, #0x0
  4049c0:	mov	w8, w9
  4049c4:	ubfx	x8, x8, #0, #32
  4049c8:	cmp	x8, #0x3
  4049cc:	str	x8, [sp, #48]
  4049d0:	b.hi	404a54 <ferror@plt+0x1ff4>  // b.pmore
  4049d4:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  4049d8:	add	x8, x8, #0x178
  4049dc:	ldr	x11, [sp, #48]
  4049e0:	ldrsw	x10, [x8, x11, lsl #2]
  4049e4:	add	x9, x8, x10
  4049e8:	br	x9
  4049ec:	bl	405228 <ferror@plt+0x27c8>
  4049f0:	tbnz	w0, #0, 4049f8 <ferror@plt+0x1f98>
  4049f4:	b	404a04 <ferror@plt+0x1fa4>
  4049f8:	mov	w8, #0x1                   	// #1
  4049fc:	stur	w8, [x29, #-28]
  404a00:	b	404a18 <ferror@plt+0x1fb8>
  404a04:	bl	405288 <ferror@plt+0x2828>
  404a08:	tbnz	w0, #0, 404a10 <ferror@plt+0x1fb0>
  404a0c:	b	404a18 <ferror@plt+0x1fb8>
  404a10:	mov	w8, #0x2                   	// #2
  404a14:	stur	w8, [x29, #-28]
  404a18:	b	404a54 <ferror@plt+0x1ff4>
  404a1c:	bl	405228 <ferror@plt+0x27c8>
  404a20:	tbnz	w0, #0, 404a28 <ferror@plt+0x1fc8>
  404a24:	b	404a30 <ferror@plt+0x1fd0>
  404a28:	mov	w8, #0x1                   	// #1
  404a2c:	stur	w8, [x29, #-28]
  404a30:	b	404a54 <ferror@plt+0x1ff4>
  404a34:	bl	405288 <ferror@plt+0x2828>
  404a38:	tbnz	w0, #0, 404a40 <ferror@plt+0x1fe0>
  404a3c:	b	404a48 <ferror@plt+0x1fe8>
  404a40:	mov	w8, #0x2                   	// #2
  404a44:	stur	w8, [x29, #-28]
  404a48:	b	404a54 <ferror@plt+0x1ff4>
  404a4c:	mov	w8, #0x3                   	// #3
  404a50:	stur	w8, [x29, #-28]
  404a54:	ldur	w8, [x29, #-28]
  404a58:	subs	w8, w8, #0x0
  404a5c:	mov	w9, w8
  404a60:	ubfx	x9, x9, #0, #32
  404a64:	cmp	x9, #0x3
  404a68:	str	x9, [sp, #40]
  404a6c:	b.hi	404b38 <ferror@plt+0x20d8>  // b.pmore
  404a70:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  404a74:	add	x8, x8, #0x188
  404a78:	ldr	x11, [sp, #40]
  404a7c:	ldrsw	x10, [x8, x11, lsl #2]
  404a80:	add	x9, x8, x10
  404a84:	br	x9
  404a88:	adrp	x8, 423000 <ferror@plt+0x205a0>
  404a8c:	add	x8, x8, #0x4a0
  404a90:	ldr	w9, [x8]
  404a94:	cmp	w9, #0x1
  404a98:	b.ne	404ad0 <ferror@plt+0x2070>  // b.any
  404a9c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  404aa0:	add	x8, x8, #0x499
  404aa4:	ldrb	w9, [x8]
  404aa8:	tbnz	w9, #0, 404ab0 <ferror@plt+0x2050>
  404aac:	b	404ad0 <ferror@plt+0x2070>
  404ab0:	adrp	x8, 423000 <ferror@plt+0x205a0>
  404ab4:	add	x8, x8, #0x49a
  404ab8:	ldrb	w9, [x8]
  404abc:	tbnz	w9, #0, 404ac4 <ferror@plt+0x2064>
  404ac0:	b	404ad0 <ferror@plt+0x2070>
  404ac4:	mov	w8, #0x1                   	// #1
  404ac8:	stur	w8, [x29, #-4]
  404acc:	b	404be0 <ferror@plt+0x2180>
  404ad0:	mov	w8, #0x7                   	// #7
  404ad4:	stur	w8, [x29, #-20]
  404ad8:	b	404b38 <ferror@plt+0x20d8>
  404adc:	mov	w0, #0x1                   	// #1
  404ae0:	bl	407154 <ferror@plt+0x46f4>
  404ae4:	ldur	w2, [x29, #-24]
  404ae8:	ldur	x8, [x29, #-40]
  404aec:	str	x0, [sp, #32]
  404af0:	mov	x0, x8
  404af4:	ldr	x1, [sp, #32]
  404af8:	bl	402790 <lzma_stream_decoder@plt>
  404afc:	stur	w0, [x29, #-20]
  404b00:	b	404b38 <ferror@plt+0x20d8>
  404b04:	mov	w0, #0x1                   	// #1
  404b08:	bl	407154 <ferror@plt+0x46f4>
  404b0c:	ldur	x8, [x29, #-40]
  404b10:	str	x0, [sp, #24]
  404b14:	mov	x0, x8
  404b18:	ldr	x1, [sp, #24]
  404b1c:	bl	4027b0 <lzma_alone_decoder@plt>
  404b20:	stur	w0, [x29, #-20]
  404b24:	b	404b38 <ferror@plt+0x20d8>
  404b28:	ldur	x0, [x29, #-40]
  404b2c:	ldur	x1, [x29, #-48]
  404b30:	bl	402830 <lzma_raw_decoder@plt>
  404b34:	stur	w0, [x29, #-20]
  404b38:	ldur	w8, [x29, #-20]
  404b3c:	cbnz	w8, 404b70 <ferror@plt+0x2110>
  404b40:	ldur	w8, [x29, #-28]
  404b44:	cmp	w8, #0x3
  404b48:	b.eq	404b70 <ferror@plt+0x2110>  // b.none
  404b4c:	mov	x8, xzr
  404b50:	ldur	x9, [x29, #-40]
  404b54:	str	x8, [x9, #24]
  404b58:	str	xzr, [x9, #32]
  404b5c:	mov	x0, x9
  404b60:	mov	w10, wzr
  404b64:	mov	w1, w10
  404b68:	bl	402480 <lzma_code@plt>
  404b6c:	stur	w0, [x29, #-20]
  404b70:	ldur	w8, [x29, #-20]
  404b74:	cbz	w8, 404bdc <ferror@plt+0x217c>
  404b78:	ldur	x8, [x29, #-16]
  404b7c:	ldr	x1, [x8]
  404b80:	ldur	w0, [x29, #-20]
  404b84:	str	x1, [sp, #16]
  404b88:	bl	408f1c <ferror@plt+0x64bc>
  404b8c:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  404b90:	add	x8, x8, #0xec
  404b94:	str	x0, [sp, #8]
  404b98:	mov	x0, x8
  404b9c:	ldr	x1, [sp, #16]
  404ba0:	ldr	x2, [sp, #8]
  404ba4:	bl	408d78 <ferror@plt+0x6318>
  404ba8:	ldur	w9, [x29, #-20]
  404bac:	cmp	w9, #0x6
  404bb0:	b.ne	404bd0 <ferror@plt+0x2170>  // b.any
  404bb4:	ldur	x0, [x29, #-40]
  404bb8:	bl	4025b0 <lzma_memusage@plt>
  404bbc:	mov	w8, #0x1                   	// #1
  404bc0:	str	x0, [sp]
  404bc4:	mov	w0, w8
  404bc8:	ldr	x1, [sp]
  404bcc:	bl	40901c <ferror@plt+0x65bc>
  404bd0:	mov	w8, #0x2                   	// #2
  404bd4:	stur	w8, [x29, #-4]
  404bd8:	b	404be0 <ferror@plt+0x2180>
  404bdc:	stur	wzr, [x29, #-4]
  404be0:	ldur	w0, [x29, #-4]
  404be4:	ldp	x29, x30, [sp, #112]
  404be8:	add	sp, sp, #0x80
  404bec:	ret
  404bf0:	sub	sp, sp, #0xc0
  404bf4:	stp	x29, x30, [sp, #176]
  404bf8:	add	x29, sp, #0xb0
  404bfc:	mov	w8, #0x3                   	// #3
  404c00:	mov	w9, wzr
  404c04:	mov	w10, #0x0                   	// #0
  404c08:	mov	x11, #0xffffffffffffffff    	// #-1
  404c0c:	adrp	x12, 423000 <ferror@plt+0x205a0>
  404c10:	add	x12, x12, #0x4a0
  404c14:	adrp	x13, 423000 <ferror@plt+0x205a0>
  404c18:	add	x13, x13, #0x4b0
  404c1c:	adrp	x14, 423000 <ferror@plt+0x205a0>
  404c20:	add	x14, x14, #0x4b8
  404c24:	adrp	x15, 425000 <stdin@@GLIBC_2.17+0x1b70>
  404c28:	add	x15, x15, #0x610
  404c2c:	adrp	x16, 423000 <ferror@plt+0x205a0>
  404c30:	add	x16, x16, #0x588
  404c34:	adrp	x17, 423000 <ferror@plt+0x205a0>
  404c38:	add	x17, x17, #0x610
  404c3c:	stur	x0, [x29, #-8]
  404c40:	ldur	x18, [x29, #-8]
  404c44:	ldrb	w1, [x18, #24]
  404c48:	tst	w1, #0x1
  404c4c:	csel	w8, w8, w9, ne  // ne = any
  404c50:	stur	w8, [x29, #-12]
  404c54:	sturb	w10, [x29, #-17]
  404c58:	stur	x11, [x29, #-32]
  404c5c:	stur	xzr, [x29, #-40]
  404c60:	stur	xzr, [x29, #-48]
  404c64:	ldr	w8, [x12]
  404c68:	stur	x12, [x29, #-64]
  404c6c:	stur	x13, [x29, #-72]
  404c70:	stur	x14, [x29, #-80]
  404c74:	str	x15, [sp, #88]
  404c78:	str	x16, [sp, #80]
  404c7c:	str	x17, [sp, #72]
  404c80:	cbnz	w8, 404d20 <ferror@plt+0x22c0>
  404c84:	adrp	x8, 423000 <ferror@plt+0x205a0>
  404c88:	add	x8, x8, #0x4a4
  404c8c:	ldr	w9, [x8]
  404c90:	cmp	w9, #0x1
  404c94:	b.ne	404d20 <ferror@plt+0x22c0>  // b.any
  404c98:	bl	4070b0 <ferror@plt+0x4650>
  404c9c:	cmp	w0, #0x1
  404ca0:	b.ne	404cc4 <ferror@plt+0x2264>  // b.any
  404ca4:	ldur	x8, [x29, #-72]
  404ca8:	ldr	x9, [x8]
  404cac:	cmp	x9, #0x0
  404cb0:	cset	w10, ls  // ls = plast
  404cb4:	tbnz	w10, #0, 404cc4 <ferror@plt+0x2264>
  404cb8:	ldur	x8, [x29, #-72]
  404cbc:	ldr	x9, [x8]
  404cc0:	stur	x9, [x29, #-32]
  404cc4:	ldur	x8, [x29, #-80]
  404cc8:	ldr	x9, [x8]
  404ccc:	cbz	x9, 404d20 <ferror@plt+0x22c0>
  404cd0:	ldur	x8, [x29, #-32]
  404cd4:	ldur	x9, [x29, #-80]
  404cd8:	ldr	x10, [x9]
  404cdc:	ldur	x11, [x29, #-48]
  404ce0:	ldr	x10, [x10, x11, lsl #3]
  404ce4:	cmp	x8, x10
  404ce8:	b.cs	404d0c <ferror@plt+0x22ac>  // b.hs, b.nlast
  404cec:	ldur	x8, [x29, #-80]
  404cf0:	ldr	x9, [x8]
  404cf4:	ldur	x10, [x29, #-48]
  404cf8:	ldr	x9, [x9, x10, lsl #3]
  404cfc:	ldur	x10, [x29, #-32]
  404d00:	subs	x9, x9, x10
  404d04:	stur	x9, [x29, #-40]
  404d08:	b	404d20 <ferror@plt+0x22c0>
  404d0c:	ldur	x8, [x29, #-80]
  404d10:	ldr	x9, [x8]
  404d14:	ldur	x10, [x29, #-48]
  404d18:	ldr	x9, [x9, x10, lsl #3]
  404d1c:	stur	x9, [x29, #-32]
  404d20:	ldr	x8, [sp, #88]
  404d24:	ldr	x9, [sp, #80]
  404d28:	str	x8, [x9, #24]
  404d2c:	mov	x10, #0x2000                	// #8192
  404d30:	str	x10, [x9, #32]
  404d34:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  404d38:	add	x8, x8, #0x898
  404d3c:	ldr	w9, [x8]
  404d40:	cmp	w9, #0x0
  404d44:	cset	w9, ne  // ne = any
  404d48:	eor	w9, w9, #0x1
  404d4c:	tbnz	w9, #0, 404d54 <ferror@plt+0x22f4>
  404d50:	b	40511c <ferror@plt+0x26bc>
  404d54:	ldr	x8, [sp, #80]
  404d58:	ldr	x9, [x8, #8]
  404d5c:	cbnz	x9, 404e40 <ferror@plt+0x23e0>
  404d60:	ldur	w8, [x29, #-12]
  404d64:	cbnz	w8, 404e40 <ferror@plt+0x23e0>
  404d68:	ldr	x8, [sp, #72]
  404d6c:	ldr	x9, [sp, #80]
  404d70:	str	x8, [x9]
  404d74:	ldur	x0, [x29, #-8]
  404d78:	ldur	x10, [x29, #-32]
  404d7c:	cmp	x10, #0x2, lsl #12
  404d80:	str	x0, [sp, #64]
  404d84:	b.cs	404d94 <ferror@plt+0x2334>  // b.hs, b.nlast
  404d88:	ldur	x8, [x29, #-32]
  404d8c:	str	x8, [sp, #56]
  404d90:	b	404d9c <ferror@plt+0x233c>
  404d94:	mov	x8, #0x2000                	// #8192
  404d98:	str	x8, [sp, #56]
  404d9c:	ldr	x8, [sp, #56]
  404da0:	ldr	x0, [sp, #64]
  404da4:	ldr	x1, [sp, #72]
  404da8:	mov	x2, x8
  404dac:	bl	406918 <ferror@plt+0x3eb8>
  404db0:	ldr	x8, [sp, #80]
  404db4:	str	x0, [x8, #8]
  404db8:	ldr	x9, [x8, #8]
  404dbc:	mov	x10, #0xffffffffffffffff    	// #-1
  404dc0:	cmp	x9, x10
  404dc4:	b.ne	404dcc <ferror@plt+0x236c>  // b.any
  404dc8:	b	40511c <ferror@plt+0x26bc>
  404dcc:	ldur	x8, [x29, #-8]
  404dd0:	ldrb	w9, [x8, #24]
  404dd4:	tbnz	w9, #0, 404ddc <ferror@plt+0x237c>
  404dd8:	b	404de8 <ferror@plt+0x2388>
  404ddc:	mov	w8, #0x3                   	// #3
  404de0:	stur	w8, [x29, #-12]
  404de4:	b	404e1c <ferror@plt+0x23bc>
  404de8:	ldur	x8, [x29, #-32]
  404dec:	mov	x9, #0xffffffffffffffff    	// #-1
  404df0:	cmp	x8, x9
  404df4:	b.eq	404e1c <ferror@plt+0x23bc>  // b.none
  404df8:	ldr	x8, [sp, #80]
  404dfc:	ldr	x9, [x8, #8]
  404e00:	ldur	x10, [x29, #-32]
  404e04:	subs	x9, x10, x9
  404e08:	stur	x9, [x29, #-32]
  404e0c:	ldur	x9, [x29, #-32]
  404e10:	cbnz	x9, 404e1c <ferror@plt+0x23bc>
  404e14:	mov	w8, #0x4                   	// #4
  404e18:	stur	w8, [x29, #-12]
  404e1c:	ldur	w8, [x29, #-12]
  404e20:	cbnz	w8, 404e40 <ferror@plt+0x23e0>
  404e24:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  404e28:	add	x8, x8, #0xbf6
  404e2c:	ldrb	w9, [x8]
  404e30:	tbnz	w9, #0, 404e38 <ferror@plt+0x23d8>
  404e34:	b	404e40 <ferror@plt+0x23e0>
  404e38:	mov	w8, #0x1                   	// #1
  404e3c:	stur	w8, [x29, #-12]
  404e40:	ldur	w1, [x29, #-12]
  404e44:	ldr	x0, [sp, #80]
  404e48:	bl	402480 <lzma_code@plt>
  404e4c:	stur	w0, [x29, #-16]
  404e50:	ldr	x8, [sp, #80]
  404e54:	ldr	x9, [x8, #32]
  404e58:	cbnz	x9, 404ea8 <ferror@plt+0x2448>
  404e5c:	ldur	x8, [x29, #-64]
  404e60:	ldr	w9, [x8]
  404e64:	cmp	w9, #0x2
  404e68:	b.eq	404e94 <ferror@plt+0x2434>  // b.none
  404e6c:	ldur	x0, [x29, #-8]
  404e70:	ldr	x8, [sp, #80]
  404e74:	ldr	x9, [x8, #32]
  404e78:	mov	x10, #0x2000                	// #8192
  404e7c:	subs	x2, x10, x9
  404e80:	ldr	x1, [sp, #88]
  404e84:	bl	406d98 <ferror@plt+0x4338>
  404e88:	tbnz	w0, #0, 404e90 <ferror@plt+0x2430>
  404e8c:	b	404e94 <ferror@plt+0x2434>
  404e90:	b	40511c <ferror@plt+0x26bc>
  404e94:	ldr	x8, [sp, #88]
  404e98:	ldr	x9, [sp, #80]
  404e9c:	str	x8, [x9, #24]
  404ea0:	mov	x10, #0x2000                	// #8192
  404ea4:	str	x10, [x9, #32]
  404ea8:	ldur	w8, [x29, #-16]
  404eac:	cmp	w8, #0x1
  404eb0:	b.ne	404f50 <ferror@plt+0x24f0>  // b.any
  404eb4:	ldur	w8, [x29, #-12]
  404eb8:	cmp	w8, #0x1
  404ebc:	b.eq	404ecc <ferror@plt+0x246c>  // b.none
  404ec0:	ldur	w8, [x29, #-12]
  404ec4:	cmp	w8, #0x4
  404ec8:	b.ne	404f50 <ferror@plt+0x24f0>  // b.any
  404ecc:	ldur	w8, [x29, #-12]
  404ed0:	cmp	w8, #0x1
  404ed4:	b.ne	404f1c <ferror@plt+0x24bc>  // b.any
  404ed8:	ldur	x0, [x29, #-8]
  404edc:	ldr	x8, [sp, #80]
  404ee0:	ldr	x9, [x8, #32]
  404ee4:	mov	x10, #0x2000                	// #8192
  404ee8:	subs	x2, x10, x9
  404eec:	ldr	x1, [sp, #88]
  404ef0:	bl	406d98 <ferror@plt+0x4338>
  404ef4:	tbnz	w0, #0, 404efc <ferror@plt+0x249c>
  404ef8:	b	404f00 <ferror@plt+0x24a0>
  404efc:	b	40511c <ferror@plt+0x26bc>
  404f00:	ldr	x8, [sp, #88]
  404f04:	ldr	x9, [sp, #80]
  404f08:	str	x8, [x9, #24]
  404f0c:	mov	x10, #0x2000                	// #8192
  404f10:	str	x10, [x9, #32]
  404f14:	bl	409be0 <ferror@plt+0x7180>
  404f18:	b	404f48 <ferror@plt+0x24e8>
  404f1c:	ldur	x8, [x29, #-80]
  404f20:	ldr	x9, [x8]
  404f24:	cbnz	x9, 404f38 <ferror@plt+0x24d8>
  404f28:	ldur	x8, [x29, #-72]
  404f2c:	ldr	x9, [x8]
  404f30:	stur	x9, [x29, #-32]
  404f34:	b	404f48 <ferror@plt+0x24e8>
  404f38:	sub	x0, x29, #0x20
  404f3c:	sub	x1, x29, #0x28
  404f40:	sub	x2, x29, #0x30
  404f44:	bl	405460 <ferror@plt+0x2a00>
  404f48:	stur	wzr, [x29, #-12]
  404f4c:	b	405114 <ferror@plt+0x26b4>
  404f50:	ldur	w8, [x29, #-16]
  404f54:	cbz	w8, 405114 <ferror@plt+0x26b4>
  404f58:	ldur	w8, [x29, #-16]
  404f5c:	mov	w9, #0x0                   	// #0
  404f60:	cmp	w8, #0x2
  404f64:	str	w9, [sp, #52]
  404f68:	b.eq	404f7c <ferror@plt+0x251c>  // b.none
  404f6c:	ldur	w8, [x29, #-16]
  404f70:	cmp	w8, #0x3
  404f74:	cset	w8, ne  // ne = any
  404f78:	str	w8, [sp, #52]
  404f7c:	ldr	w8, [sp, #52]
  404f80:	and	w8, w8, #0x1
  404f84:	sturb	w8, [x29, #-49]
  404f88:	ldurb	w8, [x29, #-49]
  404f8c:	tbnz	w8, #0, 404f94 <ferror@plt+0x2534>
  404f90:	b	404fcc <ferror@plt+0x256c>
  404f94:	ldur	x8, [x29, #-64]
  404f98:	ldr	w9, [x8]
  404f9c:	cmp	w9, #0x2
  404fa0:	b.eq	404fcc <ferror@plt+0x256c>  // b.none
  404fa4:	ldur	x0, [x29, #-8]
  404fa8:	ldr	x8, [sp, #80]
  404fac:	ldr	x9, [x8, #32]
  404fb0:	mov	x10, #0x2000                	// #8192
  404fb4:	subs	x2, x10, x9
  404fb8:	ldr	x1, [sp, #88]
  404fbc:	bl	406d98 <ferror@plt+0x4338>
  404fc0:	tbnz	w0, #0, 404fc8 <ferror@plt+0x2568>
  404fc4:	b	404fcc <ferror@plt+0x256c>
  404fc8:	b	40511c <ferror@plt+0x26bc>
  404fcc:	ldur	w8, [x29, #-16]
  404fd0:	cmp	w8, #0x1
  404fd4:	b.ne	40506c <ferror@plt+0x260c>  // b.any
  404fd8:	adrp	x8, 423000 <ferror@plt+0x205a0>
  404fdc:	add	x8, x8, #0x4a8
  404fe0:	ldrb	w9, [x8]
  404fe4:	tbnz	w9, #0, 404fec <ferror@plt+0x258c>
  404fe8:	b	405008 <ferror@plt+0x25a8>
  404fec:	ldur	x0, [x29, #-8]
  404ff0:	ldr	x8, [sp, #80]
  404ff4:	ldr	x1, [x8, #8]
  404ff8:	bl	4068cc <ferror@plt+0x3e6c>
  404ffc:	mov	w9, #0x1                   	// #1
  405000:	sturb	w9, [x29, #-17]
  405004:	b	40511c <ferror@plt+0x26bc>
  405008:	ldr	x8, [sp, #80]
  40500c:	ldr	x9, [x8, #8]
  405010:	cbnz	x9, 40504c <ferror@plt+0x25ec>
  405014:	ldur	x8, [x29, #-8]
  405018:	ldrb	w9, [x8, #24]
  40501c:	tbnz	w9, #0, 40504c <ferror@plt+0x25ec>
  405020:	ldur	x0, [x29, #-8]
  405024:	ldr	x1, [sp, #72]
  405028:	mov	x2, #0x1                   	// #1
  40502c:	bl	406918 <ferror@plt+0x3eb8>
  405030:	ldr	x8, [sp, #80]
  405034:	str	x0, [x8, #8]
  405038:	ldr	x9, [x8, #8]
  40503c:	mov	x10, #0xffffffffffffffff    	// #-1
  405040:	cmp	x9, x10
  405044:	b.ne	40504c <ferror@plt+0x25ec>  // b.any
  405048:	b	40511c <ferror@plt+0x26bc>
  40504c:	ldr	x8, [sp, #80]
  405050:	ldr	x9, [x8, #8]
  405054:	cbnz	x9, 405064 <ferror@plt+0x2604>
  405058:	mov	w8, #0x1                   	// #1
  40505c:	sturb	w8, [x29, #-17]
  405060:	b	40511c <ferror@plt+0x26bc>
  405064:	mov	w8, #0x9                   	// #9
  405068:	stur	w8, [x29, #-16]
  40506c:	ldurb	w8, [x29, #-49]
  405070:	tbnz	w8, #0, 405078 <ferror@plt+0x2618>
  405074:	b	4050ac <ferror@plt+0x264c>
  405078:	ldur	x8, [x29, #-8]
  40507c:	ldr	x1, [x8]
  405080:	ldur	w0, [x29, #-16]
  405084:	str	x1, [sp, #40]
  405088:	bl	408f1c <ferror@plt+0x64bc>
  40508c:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  405090:	add	x8, x8, #0xec
  405094:	str	x0, [sp, #32]
  405098:	mov	x0, x8
  40509c:	ldr	x1, [sp, #40]
  4050a0:	ldr	x2, [sp, #32]
  4050a4:	bl	408d78 <ferror@plt+0x6318>
  4050a8:	b	4050dc <ferror@plt+0x267c>
  4050ac:	ldur	x8, [x29, #-8]
  4050b0:	ldr	x1, [x8]
  4050b4:	ldur	w0, [x29, #-16]
  4050b8:	str	x1, [sp, #24]
  4050bc:	bl	408f1c <ferror@plt+0x64bc>
  4050c0:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  4050c4:	add	x8, x8, #0xec
  4050c8:	str	x0, [sp, #16]
  4050cc:	mov	x0, x8
  4050d0:	ldr	x1, [sp, #24]
  4050d4:	ldr	x2, [sp, #16]
  4050d8:	bl	408cb4 <ferror@plt+0x6254>
  4050dc:	ldur	w8, [x29, #-16]
  4050e0:	cmp	w8, #0x6
  4050e4:	b.ne	405104 <ferror@plt+0x26a4>  // b.any
  4050e8:	ldr	x0, [sp, #80]
  4050ec:	bl	4025b0 <lzma_memusage@plt>
  4050f0:	mov	w8, #0x1                   	// #1
  4050f4:	str	x0, [sp, #8]
  4050f8:	mov	w0, w8
  4050fc:	ldr	x1, [sp, #8]
  405100:	bl	40901c <ferror@plt+0x65bc>
  405104:	ldurb	w8, [x29, #-49]
  405108:	tbnz	w8, #0, 405110 <ferror@plt+0x26b0>
  40510c:	b	405114 <ferror@plt+0x26b4>
  405110:	b	40511c <ferror@plt+0x26bc>
  405114:	bl	407d70 <ferror@plt+0x5310>
  405118:	b	404d34 <ferror@plt+0x22d4>
  40511c:	ldurb	w8, [x29, #-17]
  405120:	and	w0, w8, #0x1
  405124:	ldp	x29, x30, [sp, #176]
  405128:	add	sp, sp, #0xc0
  40512c:	ret
  405130:	sub	sp, sp, #0x30
  405134:	stp	x29, x30, [sp, #32]
  405138:	add	x29, sp, #0x20
  40513c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  405140:	add	x8, x8, #0x588
  405144:	str	x0, [sp, #16]
  405148:	str	x8, [sp, #8]
  40514c:	ldr	x8, [sp, #8]
  405150:	ldr	x9, [x8, #8]
  405154:	cbz	x9, 405208 <ferror@plt+0x27a8>
  405158:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40515c:	add	x8, x8, #0x898
  405160:	ldr	w9, [x8]
  405164:	cbz	w9, 405178 <ferror@plt+0x2718>
  405168:	mov	w8, wzr
  40516c:	and	w8, w8, #0x1
  405170:	sturb	w8, [x29, #-1]
  405174:	b	405214 <ferror@plt+0x27b4>
  405178:	ldr	x0, [sp, #16]
  40517c:	ldr	x8, [sp, #8]
  405180:	ldr	x2, [x8, #8]
  405184:	adrp	x1, 423000 <ferror@plt+0x205a0>
  405188:	add	x1, x1, #0x610
  40518c:	bl	406d98 <ferror@plt+0x4338>
  405190:	tbnz	w0, #0, 405198 <ferror@plt+0x2738>
  405194:	b	4051a8 <ferror@plt+0x2748>
  405198:	mov	w8, wzr
  40519c:	and	w8, w8, #0x1
  4051a0:	sturb	w8, [x29, #-1]
  4051a4:	b	405214 <ferror@plt+0x27b4>
  4051a8:	ldr	x8, [sp, #8]
  4051ac:	ldr	x9, [x8, #8]
  4051b0:	ldr	x10, [x8, #16]
  4051b4:	add	x9, x10, x9
  4051b8:	str	x9, [x8, #16]
  4051bc:	ldr	x9, [x8, #16]
  4051c0:	str	x9, [x8, #40]
  4051c4:	bl	407d70 <ferror@plt+0x5310>
  4051c8:	ldr	x0, [sp, #16]
  4051cc:	adrp	x1, 423000 <ferror@plt+0x205a0>
  4051d0:	add	x1, x1, #0x610
  4051d4:	mov	x2, #0x2000                	// #8192
  4051d8:	bl	406918 <ferror@plt+0x3eb8>
  4051dc:	ldr	x8, [sp, #8]
  4051e0:	str	x0, [x8, #8]
  4051e4:	ldr	x9, [x8, #8]
  4051e8:	mov	x10, #0xffffffffffffffff    	// #-1
  4051ec:	cmp	x9, x10
  4051f0:	b.ne	405204 <ferror@plt+0x27a4>  // b.any
  4051f4:	mov	w8, wzr
  4051f8:	and	w8, w8, #0x1
  4051fc:	sturb	w8, [x29, #-1]
  405200:	b	405214 <ferror@plt+0x27b4>
  405204:	b	40514c <ferror@plt+0x26ec>
  405208:	mov	w8, #0x1                   	// #1
  40520c:	and	w8, w8, #0x1
  405210:	sturb	w8, [x29, #-1]
  405214:	ldurb	w8, [x29, #-1]
  405218:	and	w0, w8, #0x1
  40521c:	ldp	x29, x30, [sp, #32]
  405220:	add	sp, sp, #0x30
  405224:	ret
  405228:	sub	sp, sp, #0x20
  40522c:	stp	x29, x30, [sp, #16]
  405230:	add	x29, sp, #0x10
  405234:	adrp	x8, 423000 <ferror@plt+0x205a0>
  405238:	add	x8, x8, #0x588
  40523c:	ldr	x8, [x8, #8]
  405240:	mov	w9, #0x0                   	// #0
  405244:	cmp	x8, #0x6
  405248:	stur	w9, [x29, #-4]
  40524c:	b.cc	405274 <ferror@plt+0x2814>  // b.lo, b.ul, b.last
  405250:	adrp	x0, 423000 <ferror@plt+0x205a0>
  405254:	add	x0, x0, #0x610
  405258:	adrp	x1, 40f000 <ferror@plt+0xc5a0>
  40525c:	add	x1, x1, #0x1a8
  405260:	mov	x2, #0x6                   	// #6
  405264:	bl	4027c0 <memcmp@plt>
  405268:	cmp	w0, #0x0
  40526c:	cset	w8, eq  // eq = none
  405270:	stur	w8, [x29, #-4]
  405274:	ldur	w8, [x29, #-4]
  405278:	and	w0, w8, #0x1
  40527c:	ldp	x29, x30, [sp, #16]
  405280:	add	sp, sp, #0x20
  405284:	ret
  405288:	sub	sp, sp, #0x50
  40528c:	stp	x29, x30, [sp, #64]
  405290:	add	x29, sp, #0x40
  405294:	adrp	x8, 423000 <ferror@plt+0x205a0>
  405298:	add	x8, x8, #0x588
  40529c:	ldr	x8, [x8, #8]
  4052a0:	cmp	x8, #0xd
  4052a4:	b.cs	4052b8 <ferror@plt+0x2858>  // b.hs, b.nlast
  4052a8:	mov	w8, wzr
  4052ac:	and	w8, w8, #0x1
  4052b0:	sturb	w8, [x29, #-1]
  4052b4:	b	40544c <ferror@plt+0x29ec>
  4052b8:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  4052bc:	add	x8, x8, #0x470
  4052c0:	ldr	q0, [x8]
  4052c4:	add	x0, sp, #0x20
  4052c8:	str	q0, [sp, #32]
  4052cc:	mov	x8, xzr
  4052d0:	mov	x1, x8
  4052d4:	adrp	x2, 423000 <ferror@plt+0x205a0>
  4052d8:	add	x2, x2, #0x610
  4052dc:	mov	x3, #0x5                   	// #5
  4052e0:	bl	402720 <lzma_properties_decode@plt>
  4052e4:	cbz	w0, 4052f8 <ferror@plt+0x2898>
  4052e8:	mov	w8, wzr
  4052ec:	and	w8, w8, #0x1
  4052f0:	sturb	w8, [x29, #-1]
  4052f4:	b	40544c <ferror@plt+0x29ec>
  4052f8:	add	x8, sp, #0x20
  4052fc:	ldr	x8, [x8, #8]
  405300:	str	x8, [sp, #24]
  405304:	ldr	x8, [sp, #24]
  405308:	ldr	w9, [x8]
  40530c:	str	w9, [sp, #20]
  405310:	ldr	x0, [sp, #24]
  405314:	bl	402820 <free@plt>
  405318:	ldr	w9, [sp, #20]
  40531c:	mov	w10, #0xffffffff            	// #-1
  405320:	cmp	w9, w10
  405324:	b.eq	4053b8 <ferror@plt+0x2958>  // b.none
  405328:	ldr	w8, [sp, #20]
  40532c:	subs	w8, w8, #0x1
  405330:	str	w8, [sp, #16]
  405334:	ldr	w8, [sp, #16]
  405338:	ldr	w9, [sp, #16]
  40533c:	orr	w8, w9, w8, lsr #2
  405340:	str	w8, [sp, #16]
  405344:	ldr	w8, [sp, #16]
  405348:	ldr	w9, [sp, #16]
  40534c:	orr	w8, w9, w8, lsr #3
  405350:	str	w8, [sp, #16]
  405354:	ldr	w8, [sp, #16]
  405358:	ldr	w9, [sp, #16]
  40535c:	orr	w8, w9, w8, lsr #4
  405360:	str	w8, [sp, #16]
  405364:	ldr	w8, [sp, #16]
  405368:	ldr	w9, [sp, #16]
  40536c:	orr	w8, w9, w8, lsr #8
  405370:	str	w8, [sp, #16]
  405374:	ldr	w8, [sp, #16]
  405378:	ldr	w9, [sp, #16]
  40537c:	orr	w8, w9, w8, lsr #16
  405380:	str	w8, [sp, #16]
  405384:	ldr	w8, [sp, #16]
  405388:	add	w8, w8, #0x1
  40538c:	str	w8, [sp, #16]
  405390:	ldr	w8, [sp, #16]
  405394:	ldr	w9, [sp, #20]
  405398:	cmp	w8, w9
  40539c:	b.ne	4053a8 <ferror@plt+0x2948>  // b.any
  4053a0:	ldr	w8, [sp, #20]
  4053a4:	cbnz	w8, 4053b8 <ferror@plt+0x2958>
  4053a8:	mov	w8, wzr
  4053ac:	and	w8, w8, #0x1
  4053b0:	sturb	w8, [x29, #-1]
  4053b4:	b	40544c <ferror@plt+0x29ec>
  4053b8:	str	xzr, [sp, #8]
  4053bc:	str	xzr, [sp]
  4053c0:	ldr	x8, [sp]
  4053c4:	cmp	x8, #0x8
  4053c8:	b.cs	405410 <ferror@plt+0x29b0>  // b.hs, b.nlast
  4053cc:	ldr	x8, [sp]
  4053d0:	add	x8, x8, #0x5
  4053d4:	adrp	x9, 423000 <ferror@plt+0x205a0>
  4053d8:	add	x9, x9, #0x610
  4053dc:	ldrb	w10, [x9, x8]
  4053e0:	mov	w8, w10
  4053e4:	ldr	x9, [sp]
  4053e8:	mov	x11, #0x8                   	// #8
  4053ec:	mul	x9, x9, x11
  4053f0:	lsl	x8, x8, x9
  4053f4:	ldr	x9, [sp, #8]
  4053f8:	orr	x8, x9, x8
  4053fc:	str	x8, [sp, #8]
  405400:	ldr	x8, [sp]
  405404:	add	x8, x8, #0x1
  405408:	str	x8, [sp]
  40540c:	b	4053c0 <ferror@plt+0x2960>
  405410:	ldr	x8, [sp, #8]
  405414:	mov	x9, #0xffffffffffffffff    	// #-1
  405418:	cmp	x8, x9
  40541c:	b.eq	405440 <ferror@plt+0x29e0>  // b.none
  405420:	ldr	x8, [sp, #8]
  405424:	mov	x9, #0x4000000000          	// #274877906944
  405428:	cmp	x8, x9
  40542c:	b.ls	405440 <ferror@plt+0x29e0>  // b.plast
  405430:	mov	w8, wzr
  405434:	and	w8, w8, #0x1
  405438:	sturb	w8, [x29, #-1]
  40543c:	b	40544c <ferror@plt+0x29ec>
  405440:	mov	w8, #0x1                   	// #1
  405444:	and	w8, w8, #0x1
  405448:	sturb	w8, [x29, #-1]
  40544c:	ldurb	w8, [x29, #-1]
  405450:	and	w0, w8, #0x1
  405454:	ldp	x29, x30, [sp, #64]
  405458:	add	sp, sp, #0x50
  40545c:	ret
  405460:	sub	sp, sp, #0x30
  405464:	stp	x29, x30, [sp, #32]
  405468:	add	x29, sp, #0x20
  40546c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  405470:	add	x8, x8, #0x4b0
  405474:	stur	x0, [x29, #-8]
  405478:	str	x1, [sp, #16]
  40547c:	str	x2, [sp, #8]
  405480:	ldr	x9, [sp, #16]
  405484:	ldr	x9, [x9]
  405488:	cmp	x9, #0x0
  40548c:	cset	w10, ls  // ls = plast
  405490:	str	x8, [sp]
  405494:	tbnz	w10, #0, 4054f0 <ferror@plt+0x2a90>
  405498:	ldr	x8, [sp, #16]
  40549c:	ldr	x8, [x8]
  4054a0:	ldr	x9, [sp]
  4054a4:	ldr	x10, [x9]
  4054a8:	cmp	x8, x10
  4054ac:	b.ls	4054c4 <ferror@plt+0x2a64>  // b.plast
  4054b0:	ldr	x8, [sp]
  4054b4:	ldr	x9, [x8]
  4054b8:	ldur	x10, [x29, #-8]
  4054bc:	str	x9, [x10]
  4054c0:	b	4054d4 <ferror@plt+0x2a74>
  4054c4:	ldr	x8, [sp, #16]
  4054c8:	ldr	x8, [x8]
  4054cc:	ldur	x9, [x29, #-8]
  4054d0:	str	x8, [x9]
  4054d4:	ldur	x8, [x29, #-8]
  4054d8:	ldr	x8, [x8]
  4054dc:	ldr	x9, [sp, #16]
  4054e0:	ldr	x10, [x9]
  4054e4:	subs	x8, x10, x8
  4054e8:	str	x8, [x9]
  4054ec:	b	4055a0 <ferror@plt+0x2b40>
  4054f0:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4054f4:	add	x8, x8, #0x4b8
  4054f8:	ldr	x8, [x8]
  4054fc:	ldr	x9, [sp, #8]
  405500:	ldr	x9, [x9]
  405504:	add	x9, x9, #0x1
  405508:	ldr	x8, [x8, x9, lsl #3]
  40550c:	cbz	x8, 405520 <ferror@plt+0x2ac0>
  405510:	ldr	x8, [sp, #8]
  405514:	ldr	x9, [x8]
  405518:	add	x9, x9, #0x1
  40551c:	str	x9, [x8]
  405520:	adrp	x8, 423000 <ferror@plt+0x205a0>
  405524:	add	x8, x8, #0x4b8
  405528:	ldr	x8, [x8]
  40552c:	ldr	x9, [sp, #8]
  405530:	ldr	x9, [x9]
  405534:	ldr	x8, [x8, x9, lsl #3]
  405538:	ldur	x9, [x29, #-8]
  40553c:	str	x8, [x9]
  405540:	bl	4070b0 <ferror@plt+0x4650>
  405544:	cmp	w0, #0x1
  405548:	b.ne	4055a0 <ferror@plt+0x2b40>  // b.any
  40554c:	ldr	x8, [sp]
  405550:	ldr	x9, [x8]
  405554:	cmp	x9, #0x0
  405558:	cset	w10, ls  // ls = plast
  40555c:	tbnz	w10, #0, 4055a0 <ferror@plt+0x2b40>
  405560:	ldur	x8, [x29, #-8]
  405564:	ldr	x8, [x8]
  405568:	ldr	x9, [sp]
  40556c:	ldr	x10, [x9]
  405570:	cmp	x8, x10
  405574:	b.ls	4055a0 <ferror@plt+0x2b40>  // b.plast
  405578:	ldur	x8, [x29, #-8]
  40557c:	ldr	x8, [x8]
  405580:	ldr	x9, [sp]
  405584:	ldr	x10, [x9]
  405588:	subs	x8, x8, x10
  40558c:	ldr	x10, [sp, #16]
  405590:	str	x8, [x10]
  405594:	ldr	x8, [x9]
  405598:	ldur	x10, [x29, #-8]
  40559c:	str	x8, [x10]
  4055a0:	ldp	x29, x30, [sp, #32]
  4055a4:	add	sp, sp, #0x30
  4055a8:	ret
  4055ac:	sub	sp, sp, #0x50
  4055b0:	stp	x29, x30, [sp, #64]
  4055b4:	add	x29, sp, #0x40
  4055b8:	mov	w8, #0x1                   	// #1
  4055bc:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4055c0:	add	x9, x9, #0x610
  4055c4:	adrp	x10, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4055c8:	add	x10, x10, #0x614
  4055cc:	mov	w0, w8
  4055d0:	stur	w8, [x29, #-12]
  4055d4:	stur	x9, [x29, #-24]
  4055d8:	str	x10, [sp, #32]
  4055dc:	bl	40b844 <ferror@plt+0x8de4>
  4055e0:	bl	402490 <geteuid@plt>
  4055e4:	cmp	w0, #0x0
  4055e8:	cset	w8, eq  // eq = none
  4055ec:	ldur	w11, [x29, #-12]
  4055f0:	and	w8, w8, w11
  4055f4:	ldur	x9, [x29, #-24]
  4055f8:	strb	w8, [x9]
  4055fc:	ldr	x0, [sp, #32]
  405600:	bl	4024c0 <pipe@plt>
  405604:	cbz	w0, 405638 <ferror@plt+0x2bd8>
  405608:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  40560c:	add	x0, x0, #0x480
  405610:	bl	402a10 <gettext@plt>
  405614:	str	x0, [sp, #24]
  405618:	bl	402990 <__errno_location@plt>
  40561c:	ldr	w0, [x0]
  405620:	bl	4026b0 <strerror@plt>
  405624:	ldr	x1, [sp, #24]
  405628:	str	x0, [sp, #16]
  40562c:	mov	x0, x1
  405630:	ldr	x1, [sp, #16]
  405634:	bl	408e3c <ferror@plt+0x63dc>
  405638:	stur	wzr, [x29, #-4]
  40563c:	ldur	w8, [x29, #-4]
  405640:	cmp	w8, #0x2
  405644:	b.cs	4056e0 <ferror@plt+0x2c80>  // b.hs, b.nlast
  405648:	ldur	w8, [x29, #-4]
  40564c:	mov	w9, w8
  405650:	ldr	x10, [sp, #32]
  405654:	ldr	w0, [x10, x9, lsl #2]
  405658:	mov	w1, #0x3                   	// #3
  40565c:	bl	402870 <fcntl@plt>
  405660:	stur	w0, [x29, #-8]
  405664:	ldur	w8, [x29, #-8]
  405668:	mov	w11, #0xffffffff            	// #-1
  40566c:	cmp	w8, w11
  405670:	b.eq	4056a0 <ferror@plt+0x2c40>  // b.none
  405674:	ldur	w8, [x29, #-4]
  405678:	mov	w9, w8
  40567c:	ldr	x10, [sp, #32]
  405680:	ldr	w0, [x10, x9, lsl #2]
  405684:	ldur	w8, [x29, #-8]
  405688:	orr	w2, w8, #0x800
  40568c:	mov	w1, #0x4                   	// #4
  405690:	bl	402870 <fcntl@plt>
  405694:	mov	w8, #0xffffffff            	// #-1
  405698:	cmp	w0, w8
  40569c:	b.ne	4056d0 <ferror@plt+0x2c70>  // b.any
  4056a0:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4056a4:	add	x0, x0, #0x480
  4056a8:	bl	402a10 <gettext@plt>
  4056ac:	str	x0, [sp, #8]
  4056b0:	bl	402990 <__errno_location@plt>
  4056b4:	ldr	w0, [x0]
  4056b8:	bl	4026b0 <strerror@plt>
  4056bc:	ldr	x1, [sp, #8]
  4056c0:	str	x0, [sp]
  4056c4:	mov	x0, x1
  4056c8:	ldr	x1, [sp]
  4056cc:	bl	408e3c <ferror@plt+0x63dc>
  4056d0:	ldur	w8, [x29, #-4]
  4056d4:	add	w8, w8, #0x1
  4056d8:	stur	w8, [x29, #-4]
  4056dc:	b	40563c <ferror@plt+0x2bdc>
  4056e0:	ldp	x29, x30, [sp, #64]
  4056e4:	add	sp, sp, #0x50
  4056e8:	ret
  4056ec:	sub	sp, sp, #0x20
  4056f0:	stp	x29, x30, [sp, #16]
  4056f4:	add	x29, sp, #0x10
  4056f8:	mov	w8, #0x0                   	// #0
  4056fc:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  405700:	add	x9, x9, #0x614
  405704:	mov	x2, #0x1                   	// #1
  405708:	sub	x1, x29, #0x1
  40570c:	sturb	w8, [x29, #-1]
  405710:	ldr	w0, [x9, #4]
  405714:	bl	402710 <write@plt>
  405718:	str	w0, [sp, #8]
  40571c:	ldp	x29, x30, [sp, #16]
  405720:	add	sp, sp, #0x20
  405724:	ret
  405728:	mov	w8, #0x0                   	// #0
  40572c:	adrp	x9, 423000 <ferror@plt+0x205a0>
  405730:	add	x9, x9, #0x408
  405734:	strb	w8, [x9]
  405738:	ret
  40573c:	sub	sp, sp, #0x190
  405740:	stp	x29, x30, [sp, #368]
  405744:	str	x28, [sp, #384]
  405748:	add	x29, sp, #0x170
  40574c:	sub	x8, x29, #0x10
  405750:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  405754:	add	x9, x9, #0x620
  405758:	str	x0, [x8]
  40575c:	ldr	x0, [x8]
  405760:	str	x8, [sp, #40]
  405764:	str	x9, [sp, #32]
  405768:	bl	40b730 <ferror@plt+0x8cd0>
  40576c:	tbnz	w0, #0, 405774 <ferror@plt+0x2d14>
  405770:	b	405784 <ferror@plt+0x2d24>
  405774:	mov	x8, xzr
  405778:	ldr	x9, [sp, #40]
  40577c:	str	x8, [x9, #8]
  405780:	b	405820 <ferror@plt+0x2dc0>
  405784:	add	x8, sp, #0x38
  405788:	mov	x0, x8
  40578c:	mov	w9, wzr
  405790:	mov	w1, w9
  405794:	mov	x10, #0x128                 	// #296
  405798:	mov	x2, x10
  40579c:	str	x8, [sp, #24]
  4057a0:	str	x10, [sp, #16]
  4057a4:	bl	402650 <memset@plt>
  4057a8:	ldr	x8, [sp, #40]
  4057ac:	ldr	x10, [x8]
  4057b0:	str	x10, [sp, #56]
  4057b4:	mov	w9, #0xffffffff            	// #-1
  4057b8:	str	w9, [sp, #72]
  4057bc:	str	w9, [sp, #76]
  4057c0:	mov	w9, #0x0                   	// #0
  4057c4:	ldr	x10, [sp, #24]
  4057c8:	strb	w9, [x10, #24]
  4057cc:	strb	w9, [x10, #25]
  4057d0:	mov	x11, xzr
  4057d4:	str	xzr, [sp, #88]
  4057d8:	ldr	x0, [sp, #32]
  4057dc:	mov	x1, x10
  4057e0:	ldr	x2, [sp, #16]
  4057e4:	str	x11, [sp, #8]
  4057e8:	bl	4023d0 <memcpy@plt>
  4057ec:	bl	40a64c <ferror@plt+0x7bec>
  4057f0:	ldr	x0, [sp, #32]
  4057f4:	bl	405838 <ferror@plt+0x2dd8>
  4057f8:	and	w9, w0, #0x1
  4057fc:	strb	w9, [sp, #55]
  405800:	bl	40a704 <ferror@plt+0x7ca4>
  405804:	ldrb	w9, [sp, #55]
  405808:	tst	w9, #0x1
  40580c:	ldr	x8, [sp, #8]
  405810:	ldr	x10, [sp, #32]
  405814:	csel	x11, x8, x10, ne  // ne = any
  405818:	ldr	x12, [sp, #40]
  40581c:	str	x11, [x12, #8]
  405820:	ldr	x8, [sp, #40]
  405824:	ldr	x0, [x8, #8]
  405828:	ldr	x28, [sp, #384]
  40582c:	ldp	x29, x30, [sp, #368]
  405830:	add	sp, sp, #0x190
  405834:	ret
  405838:	sub	sp, sp, #0x100
  40583c:	stp	x29, x30, [sp, #240]
  405840:	add	x29, sp, #0xf0
  405844:	sub	x8, x29, #0x10
  405848:	adrp	x9, 40e000 <ferror@plt+0xb5a0>
  40584c:	add	x9, x9, #0x840
  405850:	adrp	x10, 427000 <stdin@@GLIBC_2.17+0x3b70>
  405854:	add	x10, x10, #0x748
  405858:	str	x0, [x8]
  40585c:	ldr	x11, [x8]
  405860:	ldr	x11, [x11]
  405864:	cmp	x11, x9
  405868:	str	x8, [sp, #64]
  40586c:	str	x10, [sp, #56]
  405870:	b.ne	405974 <ferror@plt+0x2f14>  // b.any
  405874:	ldr	x8, [sp, #64]
  405878:	ldr	x9, [x8]
  40587c:	mov	w10, wzr
  405880:	str	wzr, [x9, #16]
  405884:	mov	w0, w10
  405888:	mov	w1, #0x3                   	// #3
  40588c:	bl	402870 <fcntl@plt>
  405890:	ldr	x8, [sp, #56]
  405894:	str	w0, [x8]
  405898:	ldr	w10, [x8]
  40589c:	mov	w11, #0xffffffff            	// #-1
  4058a0:	cmp	w10, w11
  4058a4:	b.ne	4058e8 <ferror@plt+0x2e88>  // b.any
  4058a8:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4058ac:	add	x0, x0, #0x522
  4058b0:	bl	402a10 <gettext@plt>
  4058b4:	str	x0, [sp, #48]
  4058b8:	bl	402990 <__errno_location@plt>
  4058bc:	ldr	w0, [x0]
  4058c0:	bl	4026b0 <strerror@plt>
  4058c4:	ldr	x1, [sp, #48]
  4058c8:	str	x0, [sp, #40]
  4058cc:	mov	x0, x1
  4058d0:	ldr	x1, [sp, #40]
  4058d4:	bl	408d78 <ferror@plt+0x6318>
  4058d8:	mov	w8, #0x1                   	// #1
  4058dc:	and	w8, w8, #0x1
  4058e0:	sturb	w8, [x29, #-1]
  4058e4:	b	405d3c <ferror@plt+0x32dc>
  4058e8:	ldr	x8, [sp, #56]
  4058ec:	ldr	w9, [x8]
  4058f0:	and	w9, w9, #0x800
  4058f4:	cbnz	w9, 405930 <ferror@plt+0x2ed0>
  4058f8:	ldr	x8, [sp, #56]
  4058fc:	ldr	w9, [x8]
  405900:	orr	w2, w9, #0x800
  405904:	mov	w9, wzr
  405908:	mov	w0, w9
  40590c:	mov	w1, #0x4                   	// #4
  405910:	bl	402870 <fcntl@plt>
  405914:	mov	w9, #0xffffffff            	// #-1
  405918:	cmp	w0, w9
  40591c:	b.eq	405930 <ferror@plt+0x2ed0>  // b.none
  405920:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  405924:	add	x8, x8, #0x74c
  405928:	mov	w9, #0x1                   	// #1
  40592c:	strb	w9, [x8]
  405930:	adrp	x8, 423000 <ferror@plt+0x205a0>
  405934:	add	x8, x8, #0x4a0
  405938:	ldr	w9, [x8]
  40593c:	mov	w10, #0x2                   	// #2
  405940:	mov	w11, #0x1                   	// #1
  405944:	cmp	w9, #0x3
  405948:	csel	w3, w11, w10, eq  // eq = none
  40594c:	mov	w9, wzr
  405950:	mov	w0, w9
  405954:	mov	x8, xzr
  405958:	mov	x1, x8
  40595c:	mov	x2, x8
  405960:	bl	402740 <posix_fadvise@plt>
  405964:	mov	w9, wzr
  405968:	and	w9, w9, #0x1
  40596c:	sturb	w9, [x29, #-1]
  405970:	b	405d3c <ferror@plt+0x32dc>
  405974:	adrp	x8, 423000 <ferror@plt+0x205a0>
  405978:	add	x8, x8, #0x499
  40597c:	ldrb	w9, [x8]
  405980:	mov	w10, #0x1                   	// #1
  405984:	str	w10, [sp, #36]
  405988:	tbnz	w9, #0, 40599c <ferror@plt+0x2f3c>
  40598c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  405990:	add	x8, x8, #0x49a
  405994:	ldrb	w9, [x8]
  405998:	str	w9, [sp, #36]
  40599c:	ldr	w8, [sp, #36]
  4059a0:	mov	w9, #0x1                   	// #1
  4059a4:	and	w8, w8, w9
  4059a8:	sturb	w8, [x29, #-17]
  4059ac:	adrp	x10, 423000 <ferror@plt+0x205a0>
  4059b0:	add	x10, x10, #0x499
  4059b4:	ldrb	w8, [x10]
  4059b8:	eor	w8, w8, #0x1
  4059bc:	and	w8, w8, w9
  4059c0:	sturb	w8, [x29, #-18]
  4059c4:	mov	w8, #0x100                 	// #256
  4059c8:	stur	w8, [x29, #-24]
  4059cc:	ldur	w8, [x29, #-24]
  4059d0:	orr	w8, w8, #0x800
  4059d4:	stur	w8, [x29, #-24]
  4059d8:	ldurb	w8, [x29, #-17]
  4059dc:	tbnz	w8, #0, 4059ec <ferror@plt+0x2f8c>
  4059e0:	ldur	w8, [x29, #-24]
  4059e4:	orr	w8, w8, #0x8000
  4059e8:	stur	w8, [x29, #-24]
  4059ec:	ldr	x8, [sp, #64]
  4059f0:	ldr	x9, [x8]
  4059f4:	ldr	x0, [x9]
  4059f8:	ldur	w1, [x29, #-24]
  4059fc:	bl	4025d0 <open@plt>
  405a00:	ldr	x8, [sp, #64]
  405a04:	ldr	x9, [x8]
  405a08:	str	w0, [x9, #16]
  405a0c:	ldr	x9, [x8]
  405a10:	ldr	w10, [x9, #16]
  405a14:	mov	w11, #0xffffffff            	// #-1
  405a18:	cmp	w10, w11
  405a1c:	b.ne	405b04 <ferror@plt+0x30a4>  // b.any
  405a20:	mov	w8, #0x0                   	// #0
  405a24:	sturb	w8, [x29, #-25]
  405a28:	bl	402990 <__errno_location@plt>
  405a2c:	ldr	w8, [x0]
  405a30:	cmp	w8, #0x28
  405a34:	b.ne	405a90 <ferror@plt+0x3030>  // b.any
  405a38:	ldurb	w8, [x29, #-17]
  405a3c:	tbnz	w8, #0, 405a90 <ferror@plt+0x3030>
  405a40:	bl	402990 <__errno_location@plt>
  405a44:	ldr	w8, [x0]
  405a48:	stur	w8, [x29, #-32]
  405a4c:	ldr	x9, [sp, #64]
  405a50:	ldr	x10, [x9]
  405a54:	ldr	x0, [x10]
  405a58:	add	x1, sp, #0x50
  405a5c:	bl	40e808 <ferror@plt+0xbda8>
  405a60:	cbnz	w0, 405a7c <ferror@plt+0x301c>
  405a64:	ldr	w8, [sp, #96]
  405a68:	and	w8, w8, #0xf000
  405a6c:	cmp	w8, #0xa, lsl #12
  405a70:	b.ne	405a7c <ferror@plt+0x301c>  // b.any
  405a74:	mov	w8, #0x1                   	// #1
  405a78:	sturb	w8, [x29, #-25]
  405a7c:	ldur	w8, [x29, #-32]
  405a80:	str	w8, [sp, #32]
  405a84:	bl	402990 <__errno_location@plt>
  405a88:	ldr	w8, [sp, #32]
  405a8c:	str	w8, [x0]
  405a90:	ldurb	w8, [x29, #-25]
  405a94:	tbnz	w8, #0, 405a9c <ferror@plt+0x303c>
  405a98:	b	405abc <ferror@plt+0x305c>
  405a9c:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  405aa0:	add	x0, x0, #0x55e
  405aa4:	bl	402a10 <gettext@plt>
  405aa8:	ldr	x8, [sp, #64]
  405aac:	ldr	x9, [x8]
  405ab0:	ldr	x1, [x9]
  405ab4:	bl	408cb4 <ferror@plt+0x6254>
  405ab8:	b	405af4 <ferror@plt+0x3094>
  405abc:	ldr	x8, [sp, #64]
  405ac0:	ldr	x9, [x8]
  405ac4:	ldr	x1, [x9]
  405ac8:	str	x1, [sp, #24]
  405acc:	bl	402990 <__errno_location@plt>
  405ad0:	ldr	w0, [x0]
  405ad4:	bl	4026b0 <strerror@plt>
  405ad8:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  405adc:	add	x8, x8, #0xec
  405ae0:	str	x0, [sp, #16]
  405ae4:	mov	x0, x8
  405ae8:	ldr	x1, [sp, #24]
  405aec:	ldr	x2, [sp, #16]
  405af0:	bl	408d78 <ferror@plt+0x6318>
  405af4:	mov	w8, #0x1                   	// #1
  405af8:	and	w8, w8, #0x1
  405afc:	sturb	w8, [x29, #-1]
  405b00:	b	405d3c <ferror@plt+0x32dc>
  405b04:	ldr	x8, [sp, #64]
  405b08:	ldr	x9, [x8]
  405b0c:	ldr	w0, [x9, #16]
  405b10:	ldr	x9, [x8]
  405b14:	add	x1, x9, #0x28
  405b18:	bl	40e7f8 <ferror@plt+0xbd98>
  405b1c:	cbz	w0, 405b24 <ferror@plt+0x30c4>
  405b20:	b	405ce8 <ferror@plt+0x3288>
  405b24:	ldr	x8, [sp, #64]
  405b28:	ldr	x9, [x8]
  405b2c:	ldr	w10, [x9, #56]
  405b30:	and	w10, w10, #0xf000
  405b34:	cmp	w10, #0x4, lsl #12
  405b38:	b.ne	405b5c <ferror@plt+0x30fc>  // b.any
  405b3c:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  405b40:	add	x0, x0, #0x57f
  405b44:	bl	402a10 <gettext@plt>
  405b48:	ldr	x8, [sp, #64]
  405b4c:	ldr	x9, [x8]
  405b50:	ldr	x1, [x9]
  405b54:	bl	408cb4 <ferror@plt+0x6254>
  405b58:	b	405d20 <ferror@plt+0x32c0>
  405b5c:	ldurb	w8, [x29, #-18]
  405b60:	tbnz	w8, #0, 405b68 <ferror@plt+0x3108>
  405b64:	b	405ba0 <ferror@plt+0x3140>
  405b68:	ldr	x8, [sp, #64]
  405b6c:	ldr	x9, [x8]
  405b70:	ldr	w10, [x9, #56]
  405b74:	and	w10, w10, #0xf000
  405b78:	cmp	w10, #0x8, lsl #12
  405b7c:	b.eq	405ba0 <ferror@plt+0x3140>  // b.none
  405b80:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  405b84:	add	x0, x0, #0x59c
  405b88:	bl	402a10 <gettext@plt>
  405b8c:	ldr	x8, [sp, #64]
  405b90:	ldr	x9, [x8]
  405b94:	ldr	x1, [x9]
  405b98:	bl	408cb4 <ferror@plt+0x6254>
  405b9c:	b	405d20 <ferror@plt+0x32c0>
  405ba0:	ldurb	w8, [x29, #-18]
  405ba4:	tbnz	w8, #0, 405bac <ferror@plt+0x314c>
  405ba8:	b	405c58 <ferror@plt+0x31f8>
  405bac:	adrp	x8, 423000 <ferror@plt+0x205a0>
  405bb0:	add	x8, x8, #0x49a
  405bb4:	ldrb	w9, [x8]
  405bb8:	tbnz	w9, #0, 405c58 <ferror@plt+0x31f8>
  405bbc:	ldr	x8, [sp, #64]
  405bc0:	ldr	x9, [x8]
  405bc4:	ldr	w10, [x9, #56]
  405bc8:	and	w10, w10, #0xc00
  405bcc:	cbz	w10, 405bf0 <ferror@plt+0x3190>
  405bd0:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  405bd4:	add	x0, x0, #0x5bd
  405bd8:	bl	402a10 <gettext@plt>
  405bdc:	ldr	x8, [sp, #64]
  405be0:	ldr	x9, [x8]
  405be4:	ldr	x1, [x9]
  405be8:	bl	408cb4 <ferror@plt+0x6254>
  405bec:	b	405d20 <ferror@plt+0x32c0>
  405bf0:	ldr	x8, [sp, #64]
  405bf4:	ldr	x9, [x8]
  405bf8:	ldr	w10, [x9, #56]
  405bfc:	and	w10, w10, #0x200
  405c00:	cbz	w10, 405c24 <ferror@plt+0x31c4>
  405c04:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  405c08:	add	x0, x0, #0x5ed
  405c0c:	bl	402a10 <gettext@plt>
  405c10:	ldr	x8, [sp, #64]
  405c14:	ldr	x9, [x8]
  405c18:	ldr	x1, [x9]
  405c1c:	bl	408cb4 <ferror@plt+0x6254>
  405c20:	b	405d20 <ferror@plt+0x32c0>
  405c24:	ldr	x8, [sp, #64]
  405c28:	ldr	x9, [x8]
  405c2c:	ldr	w10, [x9, #60]
  405c30:	cmp	w10, #0x1
  405c34:	b.ls	405c58 <ferror@plt+0x31f8>  // b.plast
  405c38:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  405c3c:	add	x0, x0, #0x613
  405c40:	bl	402a10 <gettext@plt>
  405c44:	ldr	x8, [sp, #64]
  405c48:	ldr	x9, [x8]
  405c4c:	ldr	x1, [x9]
  405c50:	bl	408cb4 <ferror@plt+0x6254>
  405c54:	b	405d20 <ferror@plt+0x32c0>
  405c58:	ldr	x8, [sp, #64]
  405c5c:	ldr	x9, [x8]
  405c60:	ldr	w10, [x9, #56]
  405c64:	and	w10, w10, #0xf000
  405c68:	cmp	w10, #0x8, lsl #12
  405c6c:	b.eq	405ca0 <ferror@plt+0x3240>  // b.none
  405c70:	bl	40a704 <ferror@plt+0x7ca4>
  405c74:	ldr	x8, [sp, #64]
  405c78:	ldr	x0, [x8]
  405c7c:	mov	w1, #0xffffffff            	// #-1
  405c80:	mov	w9, #0x1                   	// #1
  405c84:	and	w2, w9, #0x1
  405c88:	bl	406ae4 <ferror@plt+0x4084>
  405c8c:	str	w0, [sp, #76]
  405c90:	bl	40a64c <ferror@plt+0x7bec>
  405c94:	ldr	w9, [sp, #76]
  405c98:	cbz	w9, 405ca0 <ferror@plt+0x3240>
  405c9c:	b	405d20 <ferror@plt+0x32c0>
  405ca0:	ldr	x8, [sp, #64]
  405ca4:	ldr	x9, [x8]
  405ca8:	ldr	w0, [x9, #16]
  405cac:	adrp	x9, 423000 <ferror@plt+0x205a0>
  405cb0:	add	x9, x9, #0x4a0
  405cb4:	ldr	w10, [x9]
  405cb8:	mov	w11, #0x2                   	// #2
  405cbc:	mov	w12, #0x1                   	// #1
  405cc0:	cmp	w10, #0x3
  405cc4:	csel	w3, w12, w11, eq  // eq = none
  405cc8:	mov	x9, xzr
  405ccc:	mov	x1, x9
  405cd0:	mov	x2, x9
  405cd4:	bl	402740 <posix_fadvise@plt>
  405cd8:	mov	w10, wzr
  405cdc:	and	w10, w10, #0x1
  405ce0:	sturb	w10, [x29, #-1]
  405ce4:	b	405d3c <ferror@plt+0x32dc>
  405ce8:	ldr	x8, [sp, #64]
  405cec:	ldr	x9, [x8]
  405cf0:	ldr	x1, [x9]
  405cf4:	str	x1, [sp, #8]
  405cf8:	bl	402990 <__errno_location@plt>
  405cfc:	ldr	w0, [x0]
  405d00:	bl	4026b0 <strerror@plt>
  405d04:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  405d08:	add	x8, x8, #0xec
  405d0c:	str	x0, [sp]
  405d10:	mov	x0, x8
  405d14:	ldr	x1, [sp, #8]
  405d18:	ldr	x2, [sp]
  405d1c:	bl	408d78 <ferror@plt+0x6318>
  405d20:	ldr	x8, [sp, #64]
  405d24:	ldr	x9, [x8]
  405d28:	ldr	w0, [x9, #16]
  405d2c:	bl	4026c0 <close@plt>
  405d30:	mov	w10, #0x1                   	// #1
  405d34:	and	w10, w10, #0x1
  405d38:	sturb	w10, [x29, #-1]
  405d3c:	ldurb	w8, [x29, #-1]
  405d40:	and	w0, w8, #0x1
  405d44:	ldp	x29, x30, [sp, #240]
  405d48:	add	sp, sp, #0x100
  405d4c:	ret
  405d50:	sub	sp, sp, #0x20
  405d54:	stp	x29, x30, [sp, #16]
  405d58:	add	x29, sp, #0x10
  405d5c:	str	x0, [sp, #8]
  405d60:	bl	40a64c <ferror@plt+0x7bec>
  405d64:	ldr	x0, [sp, #8]
  405d68:	bl	405d90 <ferror@plt+0x3330>
  405d6c:	mov	w8, #0x1                   	// #1
  405d70:	and	w8, w0, w8
  405d74:	strb	w8, [sp, #7]
  405d78:	bl	40a704 <ferror@plt+0x7ca4>
  405d7c:	ldrb	w8, [sp, #7]
  405d80:	and	w0, w8, #0x1
  405d84:	ldp	x29, x30, [sp, #16]
  405d88:	add	sp, sp, #0x20
  405d8c:	ret
  405d90:	sub	sp, sp, #0x80
  405d94:	stp	x29, x30, [sp, #112]
  405d98:	add	x29, sp, #0x70
  405d9c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  405da0:	add	x8, x8, #0x499
  405da4:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  405da8:	add	x9, x9, #0x750
  405dac:	adrp	x10, 427000 <stdin@@GLIBC_2.17+0x3b70>
  405db0:	add	x10, x10, #0x754
  405db4:	stur	x0, [x29, #-16]
  405db8:	ldrb	w11, [x8]
  405dbc:	stur	x9, [x29, #-40]
  405dc0:	stur	x10, [x29, #-48]
  405dc4:	tbnz	w11, #0, 405dd4 <ferror@plt+0x3374>
  405dc8:	ldur	x8, [x29, #-16]
  405dcc:	ldr	w9, [x8, #16]
  405dd0:	cbnz	w9, 405e98 <ferror@plt+0x3438>
  405dd4:	ldur	x8, [x29, #-16]
  405dd8:	adrp	x9, 40f000 <ferror@plt+0xc5a0>
  405ddc:	add	x9, x9, #0x648
  405de0:	str	x9, [x8, #8]
  405de4:	ldur	x8, [x29, #-16]
  405de8:	mov	w10, #0x1                   	// #1
  405dec:	str	w10, [x8, #20]
  405df0:	mov	w0, w10
  405df4:	mov	w1, #0x3                   	// #3
  405df8:	bl	402870 <fcntl@plt>
  405dfc:	ldur	x8, [x29, #-40]
  405e00:	str	w0, [x8]
  405e04:	ldr	w10, [x8]
  405e08:	mov	w11, #0xffffffff            	// #-1
  405e0c:	cmp	w10, w11
  405e10:	b.ne	405e54 <ferror@plt+0x33f4>  // b.any
  405e14:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  405e18:	add	x0, x0, #0x651
  405e1c:	bl	402a10 <gettext@plt>
  405e20:	str	x0, [sp, #56]
  405e24:	bl	402990 <__errno_location@plt>
  405e28:	ldr	w0, [x0]
  405e2c:	bl	4026b0 <strerror@plt>
  405e30:	ldr	x1, [sp, #56]
  405e34:	str	x0, [sp, #48]
  405e38:	mov	x0, x1
  405e3c:	ldr	x1, [sp, #48]
  405e40:	bl	408d78 <ferror@plt+0x6318>
  405e44:	mov	w8, #0x1                   	// #1
  405e48:	and	w8, w8, #0x1
  405e4c:	sturb	w8, [x29, #-1]
  405e50:	b	406174 <ferror@plt+0x3714>
  405e54:	ldur	x8, [x29, #-40]
  405e58:	ldr	w9, [x8]
  405e5c:	and	w9, w9, #0x800
  405e60:	cbnz	w9, 405e94 <ferror@plt+0x3434>
  405e64:	ldur	x8, [x29, #-40]
  405e68:	ldr	w9, [x8]
  405e6c:	orr	w2, w9, #0x800
  405e70:	mov	w0, #0x1                   	// #1
  405e74:	mov	w1, #0x4                   	// #4
  405e78:	bl	402870 <fcntl@plt>
  405e7c:	mov	w9, #0xffffffff            	// #-1
  405e80:	cmp	w0, w9
  405e84:	b.eq	405e94 <ferror@plt+0x3434>  // b.none
  405e88:	mov	w8, #0x1                   	// #1
  405e8c:	ldur	x9, [x29, #-48]
  405e90:	strb	w8, [x9]
  405e94:	b	405ff4 <ferror@plt+0x3594>
  405e98:	ldur	x8, [x29, #-16]
  405e9c:	ldr	x0, [x8]
  405ea0:	bl	40a7fc <ferror@plt+0x7d9c>
  405ea4:	ldur	x8, [x29, #-16]
  405ea8:	str	x0, [x8, #8]
  405eac:	ldur	x8, [x29, #-16]
  405eb0:	ldr	x8, [x8, #8]
  405eb4:	cbnz	x8, 405ec8 <ferror@plt+0x3468>
  405eb8:	mov	w8, #0x1                   	// #1
  405ebc:	and	w8, w8, #0x1
  405ec0:	sturb	w8, [x29, #-1]
  405ec4:	b	406174 <ferror@plt+0x3714>
  405ec8:	adrp	x8, 423000 <ferror@plt+0x205a0>
  405ecc:	add	x8, x8, #0x49a
  405ed0:	ldrb	w9, [x8]
  405ed4:	tbnz	w9, #0, 405edc <ferror@plt+0x347c>
  405ed8:	b	405f58 <ferror@plt+0x34f8>
  405edc:	ldur	x8, [x29, #-16]
  405ee0:	ldr	x0, [x8, #8]
  405ee4:	bl	402a00 <unlink@plt>
  405ee8:	cbz	w0, 405f58 <ferror@plt+0x34f8>
  405eec:	bl	402990 <__errno_location@plt>
  405ef0:	ldr	w8, [x0]
  405ef4:	cmp	w8, #0x2
  405ef8:	b.eq	405f58 <ferror@plt+0x34f8>  // b.none
  405efc:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  405f00:	add	x0, x0, #0x68e
  405f04:	bl	402a10 <gettext@plt>
  405f08:	ldur	x8, [x29, #-16]
  405f0c:	ldr	x1, [x8, #8]
  405f10:	str	x0, [sp, #40]
  405f14:	str	x1, [sp, #32]
  405f18:	bl	402990 <__errno_location@plt>
  405f1c:	ldr	w0, [x0]
  405f20:	bl	4026b0 <strerror@plt>
  405f24:	ldr	x1, [sp, #40]
  405f28:	str	x0, [sp, #24]
  405f2c:	mov	x0, x1
  405f30:	ldr	x1, [sp, #32]
  405f34:	ldr	x2, [sp, #24]
  405f38:	bl	408d78 <ferror@plt+0x6318>
  405f3c:	ldur	x8, [x29, #-16]
  405f40:	ldr	x0, [x8, #8]
  405f44:	bl	402820 <free@plt>
  405f48:	mov	w9, #0x1                   	// #1
  405f4c:	and	w9, w9, #0x1
  405f50:	sturb	w9, [x29, #-1]
  405f54:	b	406174 <ferror@plt+0x3714>
  405f58:	mov	w8, #0x1c1                 	// #449
  405f5c:	stur	w8, [x29, #-20]
  405f60:	ldur	w8, [x29, #-20]
  405f64:	orr	w8, w8, #0x800
  405f68:	stur	w8, [x29, #-20]
  405f6c:	mov	w8, #0x180                 	// #384
  405f70:	stur	w8, [x29, #-24]
  405f74:	ldur	x9, [x29, #-16]
  405f78:	ldr	x0, [x9, #8]
  405f7c:	ldur	w1, [x29, #-20]
  405f80:	mov	w2, w8
  405f84:	bl	4025d0 <open@plt>
  405f88:	ldur	x9, [x29, #-16]
  405f8c:	str	w0, [x9, #20]
  405f90:	ldur	x9, [x29, #-16]
  405f94:	ldr	w8, [x9, #20]
  405f98:	mov	w10, #0xffffffff            	// #-1
  405f9c:	cmp	w8, w10
  405fa0:	b.ne	405ff4 <ferror@plt+0x3594>  // b.any
  405fa4:	ldur	x8, [x29, #-16]
  405fa8:	ldr	x1, [x8, #8]
  405fac:	str	x1, [sp, #16]
  405fb0:	bl	402990 <__errno_location@plt>
  405fb4:	ldr	w0, [x0]
  405fb8:	bl	4026b0 <strerror@plt>
  405fbc:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  405fc0:	add	x8, x8, #0xec
  405fc4:	str	x0, [sp, #8]
  405fc8:	mov	x0, x8
  405fcc:	ldr	x1, [sp, #16]
  405fd0:	ldr	x2, [sp, #8]
  405fd4:	bl	408d78 <ferror@plt+0x6318>
  405fd8:	ldur	x8, [x29, #-16]
  405fdc:	ldr	x0, [x8, #8]
  405fe0:	bl	402820 <free@plt>
  405fe4:	mov	w9, #0x1                   	// #1
  405fe8:	and	w9, w9, #0x1
  405fec:	sturb	w9, [x29, #-1]
  405ff0:	b	406174 <ferror@plt+0x3714>
  405ff4:	ldur	x8, [x29, #-16]
  405ff8:	ldr	w0, [x8, #20]
  405ffc:	ldur	x8, [x29, #-16]
  406000:	add	x1, x8, #0xa8
  406004:	bl	40e7f8 <ferror@plt+0xbd98>
  406008:	cbz	w0, 406020 <ferror@plt+0x35c0>
  40600c:	ldur	x8, [x29, #-16]
  406010:	str	xzr, [x8, #168]
  406014:	ldur	x8, [x29, #-16]
  406018:	str	xzr, [x8, #176]
  40601c:	b	406168 <ferror@plt+0x3708>
  406020:	adrp	x8, 423000 <ferror@plt+0x205a0>
  406024:	add	x8, x8, #0x408
  406028:	ldrb	w9, [x8]
  40602c:	tbnz	w9, #0, 406034 <ferror@plt+0x35d4>
  406030:	b	406168 <ferror@plt+0x3708>
  406034:	adrp	x8, 423000 <ferror@plt+0x205a0>
  406038:	add	x8, x8, #0x4a0
  40603c:	ldr	w9, [x8]
  406040:	cmp	w9, #0x1
  406044:	b.ne	406168 <ferror@plt+0x3708>  // b.any
  406048:	ldur	x8, [x29, #-16]
  40604c:	ldr	w9, [x8, #20]
  406050:	cmp	w9, #0x1
  406054:	b.ne	40615c <ferror@plt+0x36fc>  // b.any
  406058:	ldur	x8, [x29, #-16]
  40605c:	ldr	w9, [x8, #184]
  406060:	and	w9, w9, #0xf000
  406064:	cmp	w9, #0x8, lsl #12
  406068:	b.eq	40607c <ferror@plt+0x361c>  // b.none
  40606c:	mov	w8, wzr
  406070:	and	w8, w8, #0x1
  406074:	sturb	w8, [x29, #-1]
  406078:	b	406174 <ferror@plt+0x3714>
  40607c:	ldur	x8, [x29, #-40]
  406080:	ldr	w9, [x8]
  406084:	and	w9, w9, #0x400
  406088:	cbz	w9, 406124 <ferror@plt+0x36c4>
  40608c:	mov	w0, #0x1                   	// #1
  406090:	mov	x8, xzr
  406094:	mov	x1, x8
  406098:	mov	w2, #0x2                   	// #2
  40609c:	bl	402500 <lseek@plt>
  4060a0:	mov	x8, #0xffffffffffffffff    	// #-1
  4060a4:	cmp	x0, x8
  4060a8:	b.ne	4060bc <ferror@plt+0x365c>  // b.any
  4060ac:	mov	w8, wzr
  4060b0:	and	w8, w8, #0x1
  4060b4:	sturb	w8, [x29, #-1]
  4060b8:	b	406174 <ferror@plt+0x3714>
  4060bc:	ldur	x8, [x29, #-40]
  4060c0:	ldr	w9, [x8]
  4060c4:	and	w9, w9, #0xfffffbff
  4060c8:	stur	w9, [x29, #-28]
  4060cc:	ldur	x10, [x29, #-48]
  4060d0:	ldrb	w9, [x10]
  4060d4:	tbnz	w9, #0, 4060dc <ferror@plt+0x367c>
  4060d8:	b	4060e8 <ferror@plt+0x3688>
  4060dc:	ldur	w8, [x29, #-28]
  4060e0:	orr	w8, w8, #0x800
  4060e4:	stur	w8, [x29, #-28]
  4060e8:	ldur	w2, [x29, #-28]
  4060ec:	mov	w0, #0x1                   	// #1
  4060f0:	mov	w1, #0x4                   	// #4
  4060f4:	bl	402870 <fcntl@plt>
  4060f8:	mov	w8, #0xffffffff            	// #-1
  4060fc:	cmp	w0, w8
  406100:	b.ne	406114 <ferror@plt+0x36b4>  // b.any
  406104:	mov	w8, wzr
  406108:	and	w8, w8, #0x1
  40610c:	sturb	w8, [x29, #-1]
  406110:	b	406174 <ferror@plt+0x3714>
  406114:	mov	w8, #0x1                   	// #1
  406118:	ldur	x9, [x29, #-48]
  40611c:	strb	w8, [x9]
  406120:	b	40615c <ferror@plt+0x36fc>
  406124:	mov	w8, #0x1                   	// #1
  406128:	mov	w0, w8
  40612c:	mov	x9, xzr
  406130:	mov	x1, x9
  406134:	mov	w2, w8
  406138:	bl	402500 <lseek@plt>
  40613c:	ldur	x9, [x29, #-16]
  406140:	ldr	x9, [x9, #216]
  406144:	cmp	x0, x9
  406148:	b.eq	40615c <ferror@plt+0x36fc>  // b.none
  40614c:	mov	w8, wzr
  406150:	and	w8, w8, #0x1
  406154:	sturb	w8, [x29, #-1]
  406158:	b	406174 <ferror@plt+0x3714>
  40615c:	ldur	x8, [x29, #-16]
  406160:	mov	w9, #0x1                   	// #1
  406164:	strb	w9, [x8, #25]
  406168:	mov	w8, wzr
  40616c:	and	w8, w8, #0x1
  406170:	sturb	w8, [x29, #-1]
  406174:	ldurb	w8, [x29, #-1]
  406178:	and	w0, w8, #0x1
  40617c:	ldp	x29, x30, [sp, #112]
  406180:	add	sp, sp, #0x80
  406184:	ret
  406188:	sub	sp, sp, #0x40
  40618c:	stp	x29, x30, [sp, #48]
  406190:	add	x29, sp, #0x30
  406194:	mov	w8, #0x1                   	// #1
  406198:	stur	x0, [x29, #-8]
  40619c:	and	w8, w1, w8
  4061a0:	sturb	w8, [x29, #-9]
  4061a4:	ldurb	w8, [x29, #-9]
  4061a8:	tbnz	w8, #0, 4061b0 <ferror@plt+0x3750>
  4061ac:	b	406270 <ferror@plt+0x3810>
  4061b0:	ldur	x8, [x29, #-8]
  4061b4:	ldrb	w9, [x8, #25]
  4061b8:	tbnz	w9, #0, 4061c0 <ferror@plt+0x3760>
  4061bc:	b	406270 <ferror@plt+0x3810>
  4061c0:	ldur	x8, [x29, #-8]
  4061c4:	ldr	x8, [x8, #32]
  4061c8:	cmp	x8, #0x0
  4061cc:	cset	w9, le
  4061d0:	tbnz	w9, #0, 406270 <ferror@plt+0x3810>
  4061d4:	ldur	x8, [x29, #-8]
  4061d8:	ldr	w0, [x8, #20]
  4061dc:	ldur	x8, [x29, #-8]
  4061e0:	ldr	x8, [x8, #32]
  4061e4:	subs	x1, x8, #0x1
  4061e8:	mov	w2, #0x1                   	// #1
  4061ec:	bl	402500 <lseek@plt>
  4061f0:	mov	x8, #0xffffffffffffffff    	// #-1
  4061f4:	cmp	x0, x8
  4061f8:	b.ne	406248 <ferror@plt+0x37e8>  // b.any
  4061fc:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  406200:	add	x0, x0, #0x49a
  406204:	bl	402a10 <gettext@plt>
  406208:	ldur	x8, [x29, #-8]
  40620c:	ldr	x1, [x8, #8]
  406210:	str	x0, [sp, #24]
  406214:	str	x1, [sp, #16]
  406218:	bl	402990 <__errno_location@plt>
  40621c:	ldr	w0, [x0]
  406220:	bl	4026b0 <strerror@plt>
  406224:	ldr	x1, [sp, #24]
  406228:	str	x0, [sp, #8]
  40622c:	mov	x0, x1
  406230:	ldr	x1, [sp, #16]
  406234:	ldr	x2, [sp, #8]
  406238:	bl	408d78 <ferror@plt+0x6318>
  40623c:	mov	w9, #0x0                   	// #0
  406240:	sturb	w9, [x29, #-9]
  406244:	b	406270 <ferror@plt+0x3810>
  406248:	mov	w8, #0x0                   	// #0
  40624c:	sub	x1, x29, #0xa
  406250:	sturb	w8, [x29, #-10]
  406254:	ldur	x0, [x29, #-8]
  406258:	mov	x2, #0x1                   	// #1
  40625c:	bl	4062ec <ferror@plt+0x388c>
  406260:	tbnz	w0, #0, 406268 <ferror@plt+0x3808>
  406264:	b	406270 <ferror@plt+0x3810>
  406268:	mov	w8, #0x0                   	// #0
  40626c:	sturb	w8, [x29, #-9]
  406270:	bl	40a64c <ferror@plt+0x7bec>
  406274:	ldurb	w8, [x29, #-9]
  406278:	tbnz	w8, #0, 406280 <ferror@plt+0x3820>
  40627c:	b	4062ac <ferror@plt+0x384c>
  406280:	ldur	x8, [x29, #-8]
  406284:	ldr	w9, [x8, #20]
  406288:	mov	w10, #0xffffffff            	// #-1
  40628c:	cmp	w9, w10
  406290:	b.eq	4062ac <ferror@plt+0x384c>  // b.none
  406294:	ldur	x8, [x29, #-8]
  406298:	ldr	w9, [x8, #20]
  40629c:	cmp	w9, #0x1
  4062a0:	b.eq	4062ac <ferror@plt+0x384c>  // b.none
  4062a4:	ldur	x0, [x29, #-8]
  4062a8:	bl	406450 <ferror@plt+0x39f0>
  4062ac:	ldur	x0, [x29, #-8]
  4062b0:	ldurb	w8, [x29, #-9]
  4062b4:	and	w1, w8, #0x1
  4062b8:	bl	406630 <ferror@plt+0x3bd0>
  4062bc:	tbnz	w0, #0, 4062c4 <ferror@plt+0x3864>
  4062c0:	b	4062cc <ferror@plt+0x386c>
  4062c4:	mov	w8, #0x0                   	// #0
  4062c8:	sturb	w8, [x29, #-9]
  4062cc:	ldur	x0, [x29, #-8]
  4062d0:	ldurb	w8, [x29, #-9]
  4062d4:	and	w1, w8, #0x1
  4062d8:	bl	4067d0 <ferror@plt+0x3d70>
  4062dc:	bl	40a704 <ferror@plt+0x7ca4>
  4062e0:	ldp	x29, x30, [sp, #48]
  4062e4:	add	sp, sp, #0x40
  4062e8:	ret
  4062ec:	sub	sp, sp, #0x50
  4062f0:	stp	x29, x30, [sp, #64]
  4062f4:	add	x29, sp, #0x40
  4062f8:	stur	x0, [x29, #-16]
  4062fc:	stur	x1, [x29, #-24]
  406300:	str	x2, [sp, #32]
  406304:	ldr	x8, [sp, #32]
  406308:	cmp	x8, #0x0
  40630c:	cset	w9, ls  // ls = plast
  406310:	tbnz	w9, #0, 406430 <ferror@plt+0x39d0>
  406314:	ldur	x8, [x29, #-16]
  406318:	ldr	w0, [x8, #20]
  40631c:	ldur	x1, [x29, #-24]
  406320:	ldr	x2, [sp, #32]
  406324:	bl	402710 <write@plt>
  406328:	str	x0, [sp, #24]
  40632c:	ldr	x8, [sp, #24]
  406330:	mov	x9, #0xffffffffffffffff    	// #-1
  406334:	cmp	x8, x9
  406338:	b.ne	40640c <ferror@plt+0x39ac>  // b.any
  40633c:	bl	402990 <__errno_location@plt>
  406340:	ldr	w8, [x0]
  406344:	cmp	w8, #0x4
  406348:	b.ne	406370 <ferror@plt+0x3910>  // b.any
  40634c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  406350:	add	x8, x8, #0x898
  406354:	ldr	w9, [x8]
  406358:	cbz	w9, 40636c <ferror@plt+0x390c>
  40635c:	mov	w8, #0x1                   	// #1
  406360:	and	w8, w8, #0x1
  406364:	sturb	w8, [x29, #-1]
  406368:	b	40643c <ferror@plt+0x39dc>
  40636c:	b	406304 <ferror@plt+0x38a4>
  406370:	bl	402990 <__errno_location@plt>
  406374:	ldr	w8, [x0]
  406378:	cmp	w8, #0xb
  40637c:	b.ne	4063ac <ferror@plt+0x394c>  // b.any
  406380:	ldur	x0, [x29, #-16]
  406384:	mov	w1, #0xffffffff            	// #-1
  406388:	mov	w8, wzr
  40638c:	and	w2, w8, #0x1
  406390:	bl	406ae4 <ferror@plt+0x4084>
  406394:	cbnz	w0, 40639c <ferror@plt+0x393c>
  406398:	b	406304 <ferror@plt+0x38a4>
  40639c:	mov	w8, #0x1                   	// #1
  4063a0:	and	w8, w8, #0x1
  4063a4:	sturb	w8, [x29, #-1]
  4063a8:	b	40643c <ferror@plt+0x39dc>
  4063ac:	bl	402990 <__errno_location@plt>
  4063b0:	ldr	w8, [x0]
  4063b4:	cmp	w8, #0x20
  4063b8:	b.eq	4063fc <ferror@plt+0x399c>  // b.none
  4063bc:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4063c0:	add	x0, x0, #0x7e6
  4063c4:	bl	402a10 <gettext@plt>
  4063c8:	ldur	x8, [x29, #-16]
  4063cc:	ldr	x1, [x8, #8]
  4063d0:	str	x0, [sp, #16]
  4063d4:	str	x1, [sp, #8]
  4063d8:	bl	402990 <__errno_location@plt>
  4063dc:	ldr	w0, [x0]
  4063e0:	bl	4026b0 <strerror@plt>
  4063e4:	ldr	x1, [sp, #16]
  4063e8:	str	x0, [sp]
  4063ec:	mov	x0, x1
  4063f0:	ldr	x1, [sp, #8]
  4063f4:	ldr	x2, [sp]
  4063f8:	bl	408d78 <ferror@plt+0x6318>
  4063fc:	mov	w8, #0x1                   	// #1
  406400:	and	w8, w8, #0x1
  406404:	sturb	w8, [x29, #-1]
  406408:	b	40643c <ferror@plt+0x39dc>
  40640c:	ldr	x8, [sp, #24]
  406410:	ldur	x9, [x29, #-24]
  406414:	add	x8, x9, x8
  406418:	stur	x8, [x29, #-24]
  40641c:	ldr	x8, [sp, #24]
  406420:	ldr	x9, [sp, #32]
  406424:	subs	x8, x9, x8
  406428:	str	x8, [sp, #32]
  40642c:	b	406304 <ferror@plt+0x38a4>
  406430:	mov	w8, wzr
  406434:	and	w8, w8, #0x1
  406438:	sturb	w8, [x29, #-1]
  40643c:	ldurb	w8, [x29, #-1]
  406440:	and	w0, w8, #0x1
  406444:	ldp	x29, x30, [sp, #64]
  406448:	add	sp, sp, #0x50
  40644c:	ret
  406450:	sub	sp, sp, #0xa0
  406454:	stp	x29, x30, [sp, #144]
  406458:	add	x29, sp, #0x90
  40645c:	mov	w2, #0xffffffff            	// #-1
  406460:	stur	x0, [x29, #-8]
  406464:	ldur	x8, [x29, #-8]
  406468:	ldr	w0, [x8, #20]
  40646c:	ldur	x8, [x29, #-8]
  406470:	ldr	w1, [x8, #64]
  406474:	bl	402a30 <fchown@plt>
  406478:	cbz	w0, 4064d0 <ferror@plt+0x3a70>
  40647c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  406480:	add	x8, x8, #0x610
  406484:	ldrb	w9, [x8]
  406488:	tbnz	w9, #0, 406490 <ferror@plt+0x3a30>
  40648c:	b	4064d0 <ferror@plt+0x3a70>
  406490:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  406494:	add	x0, x0, #0x6a4
  406498:	bl	402a10 <gettext@plt>
  40649c:	ldur	x8, [x29, #-8]
  4064a0:	ldr	x1, [x8, #8]
  4064a4:	str	x0, [sp, #72]
  4064a8:	str	x1, [sp, #64]
  4064ac:	bl	402990 <__errno_location@plt>
  4064b0:	ldr	w0, [x0]
  4064b4:	bl	4026b0 <strerror@plt>
  4064b8:	ldr	x1, [sp, #72]
  4064bc:	str	x0, [sp, #56]
  4064c0:	mov	x0, x1
  4064c4:	ldr	x1, [sp, #64]
  4064c8:	ldr	x2, [sp, #56]
  4064cc:	bl	408cb4 <ferror@plt+0x6254>
  4064d0:	ldur	x8, [x29, #-8]
  4064d4:	ldr	w0, [x8, #20]
  4064d8:	ldur	x8, [x29, #-8]
  4064dc:	ldr	w2, [x8, #68]
  4064e0:	mov	w1, #0xffffffff            	// #-1
  4064e4:	bl	402a30 <fchown@plt>
  4064e8:	cbz	w0, 406570 <ferror@plt+0x3b10>
  4064ec:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4064f0:	add	x0, x0, #0x6c6
  4064f4:	bl	402a10 <gettext@plt>
  4064f8:	ldur	x8, [x29, #-8]
  4064fc:	ldr	x1, [x8, #8]
  406500:	str	x0, [sp, #48]
  406504:	str	x1, [sp, #40]
  406508:	bl	402990 <__errno_location@plt>
  40650c:	ldr	w0, [x0]
  406510:	bl	4026b0 <strerror@plt>
  406514:	ldr	x1, [sp, #48]
  406518:	str	x0, [sp, #32]
  40651c:	mov	x0, x1
  406520:	ldr	x1, [sp, #40]
  406524:	ldr	x2, [sp, #32]
  406528:	bl	408cb4 <ferror@plt+0x6254>
  40652c:	ldur	x8, [x29, #-8]
  406530:	ldr	w9, [x8, #56]
  406534:	and	w9, w9, #0x38
  406538:	ldur	x8, [x29, #-8]
  40653c:	ldr	w10, [x8, #56]
  406540:	and	w10, w10, #0x7
  406544:	and	w9, w10, w9, lsr #3
  406548:	stur	w9, [x29, #-12]
  40654c:	ldur	x8, [x29, #-8]
  406550:	ldr	w9, [x8, #56]
  406554:	and	w9, w9, #0x1c0
  406558:	ldur	w10, [x29, #-12]
  40655c:	orr	w9, w9, w10, lsl #3
  406560:	ldur	w10, [x29, #-12]
  406564:	orr	w9, w9, w10
  406568:	stur	w9, [x29, #-12]
  40656c:	b	406580 <ferror@plt+0x3b20>
  406570:	ldur	x8, [x29, #-8]
  406574:	ldr	w9, [x8, #56]
  406578:	and	w9, w9, #0x1ff
  40657c:	stur	w9, [x29, #-12]
  406580:	ldur	x8, [x29, #-8]
  406584:	ldr	w0, [x8, #20]
  406588:	ldur	w1, [x29, #-12]
  40658c:	bl	402660 <fchmod@plt>
  406590:	cbz	w0, 4065d4 <ferror@plt+0x3b74>
  406594:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  406598:	add	x0, x0, #0x6e8
  40659c:	bl	402a10 <gettext@plt>
  4065a0:	ldur	x8, [x29, #-8]
  4065a4:	ldr	x1, [x8, #8]
  4065a8:	str	x0, [sp, #24]
  4065ac:	str	x1, [sp, #16]
  4065b0:	bl	402990 <__errno_location@plt>
  4065b4:	ldr	w0, [x0]
  4065b8:	bl	4026b0 <strerror@plt>
  4065bc:	ldr	x1, [sp, #24]
  4065c0:	str	x0, [sp, #8]
  4065c4:	mov	x0, x1
  4065c8:	ldr	x1, [sp, #16]
  4065cc:	ldr	x2, [sp, #8]
  4065d0:	bl	408cb4 <ferror@plt+0x6254>
  4065d4:	ldur	x8, [x29, #-8]
  4065d8:	ldr	x8, [x8, #120]
  4065dc:	stur	x8, [x29, #-24]
  4065e0:	ldur	x8, [x29, #-8]
  4065e4:	ldr	x8, [x8, #136]
  4065e8:	stur	x8, [x29, #-32]
  4065ec:	ldur	x8, [x29, #-8]
  4065f0:	ldr	x8, [x8, #112]
  4065f4:	sub	x1, x29, #0x40
  4065f8:	stur	x8, [x29, #-64]
  4065fc:	ldur	x8, [x29, #-24]
  406600:	stur	x8, [x29, #-56]
  406604:	ldur	x8, [x29, #-8]
  406608:	ldr	x8, [x8, #128]
  40660c:	stur	x8, [x29, #-48]
  406610:	ldur	x8, [x29, #-32]
  406614:	stur	x8, [x29, #-40]
  406618:	ldur	x8, [x29, #-8]
  40661c:	ldr	w0, [x8, #20]
  406620:	bl	402610 <futimens@plt>
  406624:	ldp	x29, x30, [sp, #144]
  406628:	add	sp, sp, #0xa0
  40662c:	ret
  406630:	sub	sp, sp, #0x50
  406634:	stp	x29, x30, [sp, #64]
  406638:	add	x29, sp, #0x40
  40663c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  406640:	add	x8, x8, #0x754
  406644:	mov	w9, #0x1                   	// #1
  406648:	stur	x0, [x29, #-16]
  40664c:	and	w9, w1, w9
  406650:	sturb	w9, [x29, #-17]
  406654:	ldrb	w9, [x8]
  406658:	tbnz	w9, #0, 406660 <ferror@plt+0x3c00>
  40665c:	b	4066d4 <ferror@plt+0x3c74>
  406660:	mov	w8, #0x0                   	// #0
  406664:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  406668:	add	x9, x9, #0x754
  40666c:	strb	w8, [x9]
  406670:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  406674:	add	x9, x9, #0x750
  406678:	ldr	w2, [x9]
  40667c:	mov	w0, #0x1                   	// #1
  406680:	mov	w1, #0x4                   	// #4
  406684:	bl	402870 <fcntl@plt>
  406688:	mov	w8, #0xffffffff            	// #-1
  40668c:	cmp	w0, w8
  406690:	b.ne	4066d4 <ferror@plt+0x3c74>  // b.any
  406694:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  406698:	add	x0, x0, #0x710
  40669c:	bl	402a10 <gettext@plt>
  4066a0:	str	x0, [sp, #32]
  4066a4:	bl	402990 <__errno_location@plt>
  4066a8:	ldr	w0, [x0]
  4066ac:	bl	4026b0 <strerror@plt>
  4066b0:	ldr	x1, [sp, #32]
  4066b4:	str	x0, [sp, #24]
  4066b8:	mov	x0, x1
  4066bc:	ldr	x1, [sp, #24]
  4066c0:	bl	408d78 <ferror@plt+0x6318>
  4066c4:	mov	w8, #0x1                   	// #1
  4066c8:	and	w8, w8, #0x1
  4066cc:	sturb	w8, [x29, #-1]
  4066d0:	b	4067bc <ferror@plt+0x3d5c>
  4066d4:	ldur	x8, [x29, #-16]
  4066d8:	ldr	w9, [x8, #20]
  4066dc:	mov	w10, #0xffffffff            	// #-1
  4066e0:	cmp	w9, w10
  4066e4:	b.eq	4066f8 <ferror@plt+0x3c98>  // b.none
  4066e8:	ldur	x8, [x29, #-16]
  4066ec:	ldr	w9, [x8, #20]
  4066f0:	cmp	w9, #0x1
  4066f4:	b.ne	406708 <ferror@plt+0x3ca8>  // b.any
  4066f8:	mov	w8, wzr
  4066fc:	and	w8, w8, #0x1
  406700:	sturb	w8, [x29, #-1]
  406704:	b	4067bc <ferror@plt+0x3d5c>
  406708:	ldur	x8, [x29, #-16]
  40670c:	ldr	w0, [x8, #20]
  406710:	bl	4026c0 <close@plt>
  406714:	cbz	w0, 406788 <ferror@plt+0x3d28>
  406718:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  40671c:	add	x0, x0, #0x749
  406720:	bl	402a10 <gettext@plt>
  406724:	ldur	x8, [x29, #-16]
  406728:	ldr	x1, [x8, #8]
  40672c:	str	x0, [sp, #16]
  406730:	str	x1, [sp, #8]
  406734:	bl	402990 <__errno_location@plt>
  406738:	ldr	w0, [x0]
  40673c:	bl	4026b0 <strerror@plt>
  406740:	ldr	x1, [sp, #16]
  406744:	str	x0, [sp]
  406748:	mov	x0, x1
  40674c:	ldr	x1, [sp, #8]
  406750:	ldr	x2, [sp]
  406754:	bl	408d78 <ferror@plt+0x6318>
  406758:	ldur	x8, [x29, #-16]
  40675c:	ldr	x0, [x8, #8]
  406760:	ldur	x8, [x29, #-16]
  406764:	add	x1, x8, #0xa8
  406768:	bl	406f3c <ferror@plt+0x44dc>
  40676c:	ldur	x8, [x29, #-16]
  406770:	ldr	x0, [x8, #8]
  406774:	bl	402820 <free@plt>
  406778:	mov	w9, #0x1                   	// #1
  40677c:	and	w9, w9, #0x1
  406780:	sturb	w9, [x29, #-1]
  406784:	b	4067bc <ferror@plt+0x3d5c>
  406788:	ldurb	w8, [x29, #-17]
  40678c:	tbnz	w8, #0, 4067a4 <ferror@plt+0x3d44>
  406790:	ldur	x8, [x29, #-16]
  406794:	ldr	x0, [x8, #8]
  406798:	ldur	x8, [x29, #-16]
  40679c:	add	x1, x8, #0xa8
  4067a0:	bl	406f3c <ferror@plt+0x44dc>
  4067a4:	ldur	x8, [x29, #-16]
  4067a8:	ldr	x0, [x8, #8]
  4067ac:	bl	402820 <free@plt>
  4067b0:	mov	w9, wzr
  4067b4:	and	w9, w9, #0x1
  4067b8:	sturb	w9, [x29, #-1]
  4067bc:	ldurb	w8, [x29, #-1]
  4067c0:	and	w0, w8, #0x1
  4067c4:	ldp	x29, x30, [sp, #64]
  4067c8:	add	sp, sp, #0x50
  4067cc:	ret
  4067d0:	sub	sp, sp, #0x30
  4067d4:	stp	x29, x30, [sp, #32]
  4067d8:	add	x29, sp, #0x20
  4067dc:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4067e0:	add	x8, x8, #0x74c
  4067e4:	stur	x0, [x29, #-8]
  4067e8:	and	w9, w1, #0x1
  4067ec:	sturb	w9, [x29, #-9]
  4067f0:	ldrb	w9, [x8]
  4067f4:	tbnz	w9, #0, 4067fc <ferror@plt+0x3d9c>
  4067f8:	b	406864 <ferror@plt+0x3e04>
  4067fc:	mov	w8, #0x0                   	// #0
  406800:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  406804:	add	x9, x9, #0x74c
  406808:	strb	w8, [x9]
  40680c:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  406810:	add	x9, x9, #0x748
  406814:	ldr	w2, [x9]
  406818:	mov	w8, wzr
  40681c:	mov	w0, w8
  406820:	mov	w1, #0x4                   	// #4
  406824:	bl	402870 <fcntl@plt>
  406828:	mov	w8, #0xffffffff            	// #-1
  40682c:	cmp	w0, w8
  406830:	b.ne	406864 <ferror@plt+0x3e04>  // b.any
  406834:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  406838:	add	x0, x0, #0x799
  40683c:	bl	402a10 <gettext@plt>
  406840:	str	x0, [sp, #8]
  406844:	bl	402990 <__errno_location@plt>
  406848:	ldr	w0, [x0]
  40684c:	bl	4026b0 <strerror@plt>
  406850:	ldr	x1, [sp, #8]
  406854:	str	x0, [sp]
  406858:	mov	x0, x1
  40685c:	ldr	x1, [sp]
  406860:	bl	408d78 <ferror@plt+0x6318>
  406864:	ldur	x8, [x29, #-8]
  406868:	ldr	w9, [x8, #16]
  40686c:	cbz	w9, 4068c0 <ferror@plt+0x3e60>
  406870:	ldur	x8, [x29, #-8]
  406874:	ldr	w9, [x8, #16]
  406878:	mov	w10, #0xffffffff            	// #-1
  40687c:	cmp	w9, w10
  406880:	b.eq	4068c0 <ferror@plt+0x3e60>  // b.none
  406884:	ldur	x8, [x29, #-8]
  406888:	ldr	w0, [x8, #16]
  40688c:	bl	4026c0 <close@plt>
  406890:	ldurb	w9, [x29, #-9]
  406894:	tbnz	w9, #0, 40689c <ferror@plt+0x3e3c>
  406898:	b	4068c0 <ferror@plt+0x3e60>
  40689c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4068a0:	add	x8, x8, #0x49b
  4068a4:	ldrb	w9, [x8]
  4068a8:	tbnz	w9, #0, 4068c0 <ferror@plt+0x3e60>
  4068ac:	ldur	x8, [x29, #-8]
  4068b0:	ldr	x0, [x8]
  4068b4:	ldur	x8, [x29, #-8]
  4068b8:	add	x1, x8, #0x28
  4068bc:	bl	406f3c <ferror@plt+0x44dc>
  4068c0:	ldp	x29, x30, [sp, #32]
  4068c4:	add	sp, sp, #0x30
  4068c8:	ret
  4068cc:	sub	sp, sp, #0x20
  4068d0:	stp	x29, x30, [sp, #16]
  4068d4:	add	x29, sp, #0x10
  4068d8:	str	x0, [sp, #8]
  4068dc:	str	x1, [sp]
  4068e0:	ldr	x8, [sp]
  4068e4:	cmp	x8, #0x0
  4068e8:	cset	w9, ls  // ls = plast
  4068ec:	tbnz	w9, #0, 40690c <ferror@plt+0x3eac>
  4068f0:	ldr	x8, [sp, #8]
  4068f4:	ldr	w0, [x8, #16]
  4068f8:	ldr	x8, [sp]
  4068fc:	mov	x9, xzr
  406900:	subs	x1, x9, x8
  406904:	mov	w2, #0x1                   	// #1
  406908:	bl	402500 <lseek@plt>
  40690c:	ldp	x29, x30, [sp, #16]
  406910:	add	sp, sp, #0x20
  406914:	ret
  406918:	sub	sp, sp, #0x80
  40691c:	stp	x29, x30, [sp, #112]
  406920:	add	x29, sp, #0x70
  406924:	stur	x0, [x29, #-16]
  406928:	stur	x1, [x29, #-24]
  40692c:	stur	x2, [x29, #-32]
  406930:	ldur	x8, [x29, #-24]
  406934:	stur	x8, [x29, #-40]
  406938:	ldur	x8, [x29, #-32]
  40693c:	stur	x8, [x29, #-48]
  406940:	ldur	x8, [x29, #-48]
  406944:	cmp	x8, #0x0
  406948:	cset	w9, ls  // ls = plast
  40694c:	tbnz	w9, #0, 406ac4 <ferror@plt+0x4064>
  406950:	ldur	x8, [x29, #-16]
  406954:	ldr	w0, [x8, #16]
  406958:	ldur	x1, [x29, #-40]
  40695c:	ldur	x2, [x29, #-48]
  406960:	bl	402890 <read@plt>
  406964:	str	x0, [sp, #56]
  406968:	ldr	x8, [sp, #56]
  40696c:	cbnz	x8, 406980 <ferror@plt+0x3f20>
  406970:	ldur	x8, [x29, #-16]
  406974:	mov	w9, #0x1                   	// #1
  406978:	strb	w9, [x8, #24]
  40697c:	b	406ac4 <ferror@plt+0x4064>
  406980:	ldr	x8, [sp, #56]
  406984:	mov	x9, #0xffffffffffffffff    	// #-1
  406988:	cmp	x8, x9
  40698c:	b.ne	406aa0 <ferror@plt+0x4040>  // b.any
  406990:	bl	402990 <__errno_location@plt>
  406994:	ldr	w8, [x0]
  406998:	cmp	w8, #0x4
  40699c:	b.ne	4069c0 <ferror@plt+0x3f60>  // b.any
  4069a0:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4069a4:	add	x8, x8, #0x898
  4069a8:	ldr	w9, [x8]
  4069ac:	cbz	w9, 4069bc <ferror@plt+0x3f5c>
  4069b0:	mov	x8, #0xffffffffffffffff    	// #-1
  4069b4:	stur	x8, [x29, #-8]
  4069b8:	b	406ad4 <ferror@plt+0x4074>
  4069bc:	b	406940 <ferror@plt+0x3ee0>
  4069c0:	bl	402990 <__errno_location@plt>
  4069c4:	ldr	w8, [x0]
  4069c8:	cmp	w8, #0xb
  4069cc:	b.ne	406a54 <ferror@plt+0x3ff4>  // b.any
  4069d0:	ldur	x0, [x29, #-16]
  4069d4:	str	x0, [sp, #40]
  4069d8:	bl	409c48 <ferror@plt+0x71e8>
  4069dc:	ldr	x8, [sp, #40]
  4069e0:	str	w0, [sp, #36]
  4069e4:	mov	x0, x8
  4069e8:	ldr	w1, [sp, #36]
  4069ec:	mov	w9, #0x1                   	// #1
  4069f0:	and	w2, w9, #0x1
  4069f4:	bl	406ae4 <ferror@plt+0x4084>
  4069f8:	str	w0, [sp, #52]
  4069fc:	ldr	w9, [sp, #52]
  406a00:	str	w9, [sp, #32]
  406a04:	cbz	w9, 406a2c <ferror@plt+0x3fcc>
  406a08:	b	406a0c <ferror@plt+0x3fac>
  406a0c:	ldr	w8, [sp, #32]
  406a10:	cmp	w8, #0x1
  406a14:	b.eq	406a30 <ferror@plt+0x3fd0>  // b.none
  406a18:	b	406a1c <ferror@plt+0x3fbc>
  406a1c:	ldr	w8, [sp, #32]
  406a20:	cmp	w8, #0x2
  406a24:	b.eq	406a3c <ferror@plt+0x3fdc>  // b.none
  406a28:	b	406a50 <ferror@plt+0x3ff0>
  406a2c:	b	406940 <ferror@plt+0x3ee0>
  406a30:	mov	x8, #0xffffffffffffffff    	// #-1
  406a34:	stur	x8, [x29, #-8]
  406a38:	b	406ad4 <ferror@plt+0x4074>
  406a3c:	ldur	x8, [x29, #-32]
  406a40:	ldur	x9, [x29, #-48]
  406a44:	subs	x8, x8, x9
  406a48:	stur	x8, [x29, #-8]
  406a4c:	b	406ad4 <ferror@plt+0x4074>
  406a50:	bl	408f04 <ferror@plt+0x64a4>
  406a54:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  406a58:	add	x0, x0, #0x4d5
  406a5c:	bl	402a10 <gettext@plt>
  406a60:	ldur	x8, [x29, #-16]
  406a64:	ldr	x1, [x8]
  406a68:	str	x0, [sp, #24]
  406a6c:	str	x1, [sp, #16]
  406a70:	bl	402990 <__errno_location@plt>
  406a74:	ldr	w0, [x0]
  406a78:	bl	4026b0 <strerror@plt>
  406a7c:	ldr	x1, [sp, #24]
  406a80:	str	x0, [sp, #8]
  406a84:	mov	x0, x1
  406a88:	ldr	x1, [sp, #16]
  406a8c:	ldr	x2, [sp, #8]
  406a90:	bl	408d78 <ferror@plt+0x6318>
  406a94:	mov	x8, #0xffffffffffffffff    	// #-1
  406a98:	stur	x8, [x29, #-8]
  406a9c:	b	406ad4 <ferror@plt+0x4074>
  406aa0:	ldr	x8, [sp, #56]
  406aa4:	ldur	x9, [x29, #-40]
  406aa8:	add	x8, x9, x8
  406aac:	stur	x8, [x29, #-40]
  406ab0:	ldr	x8, [sp, #56]
  406ab4:	ldur	x9, [x29, #-48]
  406ab8:	subs	x8, x9, x8
  406abc:	stur	x8, [x29, #-48]
  406ac0:	b	406940 <ferror@plt+0x3ee0>
  406ac4:	ldur	x8, [x29, #-32]
  406ac8:	ldur	x9, [x29, #-48]
  406acc:	subs	x8, x8, x9
  406ad0:	stur	x8, [x29, #-8]
  406ad4:	ldur	x0, [x29, #-8]
  406ad8:	ldp	x29, x30, [sp, #112]
  406adc:	add	sp, sp, #0x80
  406ae0:	ret
  406ae4:	sub	sp, sp, #0x60
  406ae8:	stp	x29, x30, [sp, #80]
  406aec:	add	x29, sp, #0x50
  406af0:	mov	w8, #0x1                   	// #1
  406af4:	stur	x0, [x29, #-16]
  406af8:	stur	w1, [x29, #-20]
  406afc:	and	w8, w2, w8
  406b00:	sturb	w8, [x29, #-21]
  406b04:	ldurb	w8, [x29, #-21]
  406b08:	tbnz	w8, #0, 406b10 <ferror@plt+0x40b0>
  406b0c:	b	406b2c <ferror@plt+0x40cc>
  406b10:	ldur	x8, [x29, #-16]
  406b14:	ldr	w9, [x8, #16]
  406b18:	add	x8, sp, #0x28
  406b1c:	str	w9, [sp, #40]
  406b20:	mov	w9, #0x1                   	// #1
  406b24:	strh	w9, [x8, #4]
  406b28:	b	406b44 <ferror@plt+0x40e4>
  406b2c:	ldur	x8, [x29, #-16]
  406b30:	ldr	w9, [x8, #20]
  406b34:	add	x8, sp, #0x28
  406b38:	str	w9, [sp, #40]
  406b3c:	mov	w9, #0x4                   	// #4
  406b40:	strh	w9, [x8, #4]
  406b44:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  406b48:	add	x8, x8, #0x614
  406b4c:	ldr	w9, [x8]
  406b50:	add	x8, sp, #0x28
  406b54:	str	w9, [sp, #48]
  406b58:	mov	w9, #0x1                   	// #1
  406b5c:	strh	w9, [x8, #12]
  406b60:	ldur	w2, [x29, #-20]
  406b64:	add	x0, sp, #0x28
  406b68:	mov	x1, #0x2                   	// #2
  406b6c:	bl	4025f0 <poll@plt>
  406b70:	str	w0, [sp, #36]
  406b74:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  406b78:	add	x8, x8, #0x898
  406b7c:	ldr	w9, [x8]
  406b80:	cbz	w9, 406b90 <ferror@plt+0x4130>
  406b84:	mov	w8, #0x1                   	// #1
  406b88:	stur	w8, [x29, #-4]
  406b8c:	b	406c6c <ferror@plt+0x420c>
  406b90:	ldr	w8, [sp, #36]
  406b94:	mov	w9, #0xffffffff            	// #-1
  406b98:	cmp	w8, w9
  406b9c:	b.ne	406c34 <ferror@plt+0x41d4>  // b.any
  406ba0:	bl	402990 <__errno_location@plt>
  406ba4:	ldr	w8, [x0]
  406ba8:	cmp	w8, #0x4
  406bac:	b.eq	406bc0 <ferror@plt+0x4160>  // b.none
  406bb0:	bl	402990 <__errno_location@plt>
  406bb4:	ldr	w8, [x0]
  406bb8:	cmp	w8, #0xb
  406bbc:	b.ne	406bc4 <ferror@plt+0x4164>  // b.any
  406bc0:	b	406b60 <ferror@plt+0x4100>
  406bc4:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  406bc8:	add	x0, x0, #0x7d0
  406bcc:	bl	402a10 <gettext@plt>
  406bd0:	ldurb	w8, [x29, #-21]
  406bd4:	str	x0, [sp, #24]
  406bd8:	tbnz	w8, #0, 406be0 <ferror@plt+0x4180>
  406bdc:	b	406bf0 <ferror@plt+0x4190>
  406be0:	ldur	x8, [x29, #-16]
  406be4:	ldr	x8, [x8]
  406be8:	str	x8, [sp, #16]
  406bec:	b	406bfc <ferror@plt+0x419c>
  406bf0:	ldur	x8, [x29, #-16]
  406bf4:	ldr	x8, [x8, #8]
  406bf8:	str	x8, [sp, #16]
  406bfc:	ldr	x8, [sp, #16]
  406c00:	str	x8, [sp, #8]
  406c04:	bl	402990 <__errno_location@plt>
  406c08:	ldr	w0, [x0]
  406c0c:	bl	4026b0 <strerror@plt>
  406c10:	ldr	x1, [sp, #24]
  406c14:	str	x0, [sp]
  406c18:	mov	x0, x1
  406c1c:	ldr	x1, [sp, #8]
  406c20:	ldr	x2, [sp]
  406c24:	bl	408d78 <ferror@plt+0x6318>
  406c28:	mov	w9, #0x1                   	// #1
  406c2c:	stur	w9, [x29, #-4]
  406c30:	b	406c6c <ferror@plt+0x420c>
  406c34:	ldr	w8, [sp, #36]
  406c38:	cbnz	w8, 406c58 <ferror@plt+0x41f8>
  406c3c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  406c40:	add	x8, x8, #0xbf6
  406c44:	mov	w9, #0x1                   	// #1
  406c48:	strb	w9, [x8]
  406c4c:	mov	w9, #0x2                   	// #2
  406c50:	stur	w9, [x29, #-4]
  406c54:	b	406c6c <ferror@plt+0x420c>
  406c58:	ldrsh	w8, [sp, #46]
  406c5c:	cbz	w8, 406c68 <ferror@plt+0x4208>
  406c60:	stur	wzr, [x29, #-4]
  406c64:	b	406c6c <ferror@plt+0x420c>
  406c68:	b	406b60 <ferror@plt+0x4100>
  406c6c:	ldur	w0, [x29, #-4]
  406c70:	ldp	x29, x30, [sp, #80]
  406c74:	add	sp, sp, #0x60
  406c78:	ret
  406c7c:	sub	sp, sp, #0x60
  406c80:	stp	x29, x30, [sp, #80]
  406c84:	add	x29, sp, #0x50
  406c88:	mov	w8, wzr
  406c8c:	stur	x0, [x29, #-16]
  406c90:	stur	x1, [x29, #-24]
  406c94:	stur	x2, [x29, #-32]
  406c98:	str	x3, [sp, #40]
  406c9c:	ldur	x9, [x29, #-16]
  406ca0:	ldr	w0, [x9, #16]
  406ca4:	ldr	x1, [sp, #40]
  406ca8:	mov	w2, w8
  406cac:	bl	402500 <lseek@plt>
  406cb0:	ldr	x9, [sp, #40]
  406cb4:	cmp	x0, x9
  406cb8:	b.eq	406d0c <ferror@plt+0x42ac>  // b.none
  406cbc:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  406cc0:	add	x0, x0, #0x4e8
  406cc4:	bl	402a10 <gettext@plt>
  406cc8:	ldur	x8, [x29, #-16]
  406ccc:	ldr	x1, [x8]
  406cd0:	str	x0, [sp, #24]
  406cd4:	str	x1, [sp, #16]
  406cd8:	bl	402990 <__errno_location@plt>
  406cdc:	ldr	w0, [x0]
  406ce0:	bl	4026b0 <strerror@plt>
  406ce4:	ldr	x1, [sp, #24]
  406ce8:	str	x0, [sp, #8]
  406cec:	mov	x0, x1
  406cf0:	ldr	x1, [sp, #16]
  406cf4:	ldr	x2, [sp, #8]
  406cf8:	bl	408d78 <ferror@plt+0x6318>
  406cfc:	mov	w9, #0x1                   	// #1
  406d00:	and	w9, w9, #0x1
  406d04:	sturb	w9, [x29, #-1]
  406d08:	b	406d84 <ferror@plt+0x4324>
  406d0c:	ldur	x0, [x29, #-16]
  406d10:	ldur	x1, [x29, #-24]
  406d14:	ldur	x2, [x29, #-32]
  406d18:	bl	406918 <ferror@plt+0x3eb8>
  406d1c:	str	x0, [sp, #32]
  406d20:	ldr	x8, [sp, #32]
  406d24:	mov	x9, #0xffffffffffffffff    	// #-1
  406d28:	cmp	x8, x9
  406d2c:	b.ne	406d40 <ferror@plt+0x42e0>  // b.any
  406d30:	mov	w8, #0x1                   	// #1
  406d34:	and	w8, w8, #0x1
  406d38:	sturb	w8, [x29, #-1]
  406d3c:	b	406d84 <ferror@plt+0x4324>
  406d40:	ldr	x8, [sp, #32]
  406d44:	ldur	x9, [x29, #-32]
  406d48:	cmp	x8, x9
  406d4c:	b.eq	406d78 <ferror@plt+0x4318>  // b.none
  406d50:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  406d54:	add	x0, x0, #0x507
  406d58:	bl	402a10 <gettext@plt>
  406d5c:	ldur	x8, [x29, #-16]
  406d60:	ldr	x1, [x8]
  406d64:	bl	408d78 <ferror@plt+0x6318>
  406d68:	mov	w9, #0x1                   	// #1
  406d6c:	and	w9, w9, #0x1
  406d70:	sturb	w9, [x29, #-1]
  406d74:	b	406d84 <ferror@plt+0x4324>
  406d78:	mov	w8, wzr
  406d7c:	and	w8, w8, #0x1
  406d80:	sturb	w8, [x29, #-1]
  406d84:	ldurb	w8, [x29, #-1]
  406d88:	and	w0, w8, #0x1
  406d8c:	ldp	x29, x30, [sp, #80]
  406d90:	add	sp, sp, #0x60
  406d94:	ret
  406d98:	sub	sp, sp, #0x50
  406d9c:	stp	x29, x30, [sp, #64]
  406da0:	add	x29, sp, #0x40
  406da4:	stur	x0, [x29, #-16]
  406da8:	stur	x1, [x29, #-24]
  406dac:	str	x2, [sp, #32]
  406db0:	ldur	x8, [x29, #-16]
  406db4:	ldrb	w9, [x8, #25]
  406db8:	tbnz	w9, #0, 406dc0 <ferror@plt+0x4360>
  406dbc:	b	406eac <ferror@plt+0x444c>
  406dc0:	ldr	x8, [sp, #32]
  406dc4:	cmp	x8, #0x2, lsl #12
  406dc8:	b.ne	406e04 <ferror@plt+0x43a4>  // b.any
  406dcc:	ldur	x0, [x29, #-24]
  406dd0:	bl	406ed8 <ferror@plt+0x4478>
  406dd4:	tbnz	w0, #0, 406ddc <ferror@plt+0x437c>
  406dd8:	b	406e00 <ferror@plt+0x43a0>
  406ddc:	ldr	x8, [sp, #32]
  406de0:	ldur	x9, [x29, #-16]
  406de4:	ldr	x10, [x9, #32]
  406de8:	add	x8, x10, x8
  406dec:	str	x8, [x9, #32]
  406df0:	mov	w11, wzr
  406df4:	and	w11, w11, #0x1
  406df8:	sturb	w11, [x29, #-1]
  406dfc:	b	406ec4 <ferror@plt+0x4464>
  406e00:	b	406e1c <ferror@plt+0x43bc>
  406e04:	ldr	x8, [sp, #32]
  406e08:	cbnz	x8, 406e1c <ferror@plt+0x43bc>
  406e0c:	mov	w8, wzr
  406e10:	and	w8, w8, #0x1
  406e14:	sturb	w8, [x29, #-1]
  406e18:	b	406ec4 <ferror@plt+0x4464>
  406e1c:	ldur	x8, [x29, #-16]
  406e20:	ldr	x8, [x8, #32]
  406e24:	cmp	x8, #0x0
  406e28:	cset	w9, le
  406e2c:	tbnz	w9, #0, 406eac <ferror@plt+0x444c>
  406e30:	ldur	x8, [x29, #-16]
  406e34:	ldr	w0, [x8, #20]
  406e38:	ldur	x8, [x29, #-16]
  406e3c:	ldr	x1, [x8, #32]
  406e40:	mov	w2, #0x1                   	// #1
  406e44:	bl	402500 <lseek@plt>
  406e48:	mov	x8, #0xffffffffffffffff    	// #-1
  406e4c:	cmp	x0, x8
  406e50:	b.ne	406ea4 <ferror@plt+0x4444>  // b.any
  406e54:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  406e58:	add	x0, x0, #0x49a
  406e5c:	bl	402a10 <gettext@plt>
  406e60:	ldur	x8, [x29, #-16]
  406e64:	ldr	x1, [x8, #8]
  406e68:	str	x0, [sp, #24]
  406e6c:	str	x1, [sp, #16]
  406e70:	bl	402990 <__errno_location@plt>
  406e74:	ldr	w0, [x0]
  406e78:	bl	4026b0 <strerror@plt>
  406e7c:	ldr	x1, [sp, #24]
  406e80:	str	x0, [sp, #8]
  406e84:	mov	x0, x1
  406e88:	ldr	x1, [sp, #16]
  406e8c:	ldr	x2, [sp, #8]
  406e90:	bl	408d78 <ferror@plt+0x6318>
  406e94:	mov	w9, #0x1                   	// #1
  406e98:	and	w9, w9, #0x1
  406e9c:	sturb	w9, [x29, #-1]
  406ea0:	b	406ec4 <ferror@plt+0x4464>
  406ea4:	ldur	x8, [x29, #-16]
  406ea8:	str	xzr, [x8, #32]
  406eac:	ldur	x0, [x29, #-16]
  406eb0:	ldur	x1, [x29, #-24]
  406eb4:	ldr	x2, [sp, #32]
  406eb8:	bl	4062ec <ferror@plt+0x388c>
  406ebc:	and	w8, w0, #0x1
  406ec0:	sturb	w8, [x29, #-1]
  406ec4:	ldurb	w8, [x29, #-1]
  406ec8:	and	w0, w8, #0x1
  406ecc:	ldp	x29, x30, [sp, #64]
  406ed0:	add	sp, sp, #0x50
  406ed4:	ret
  406ed8:	sub	sp, sp, #0x20
  406edc:	str	x0, [sp, #16]
  406ee0:	str	xzr, [sp, #8]
  406ee4:	ldr	x8, [sp, #8]
  406ee8:	cmp	x8, #0x400
  406eec:	b.cs	406f20 <ferror@plt+0x44c0>  // b.hs, b.nlast
  406ef0:	ldr	x8, [sp, #16]
  406ef4:	ldr	x9, [sp, #8]
  406ef8:	ldr	x8, [x8, x9, lsl #3]
  406efc:	cbz	x8, 406f10 <ferror@plt+0x44b0>
  406f00:	mov	w8, wzr
  406f04:	and	w8, w8, #0x1
  406f08:	strb	w8, [sp, #31]
  406f0c:	b	406f2c <ferror@plt+0x44cc>
  406f10:	ldr	x8, [sp, #8]
  406f14:	add	x8, x8, #0x1
  406f18:	str	x8, [sp, #8]
  406f1c:	b	406ee4 <ferror@plt+0x4484>
  406f20:	mov	w8, #0x1                   	// #1
  406f24:	and	w8, w8, #0x1
  406f28:	strb	w8, [sp, #31]
  406f2c:	ldrb	w8, [sp, #31]
  406f30:	and	w0, w8, #0x1
  406f34:	add	sp, sp, #0x20
  406f38:	ret
  406f3c:	sub	sp, sp, #0xd0
  406f40:	stp	x29, x30, [sp, #192]
  406f44:	add	x29, sp, #0xc0
  406f48:	sub	x8, x29, #0x10
  406f4c:	adrp	x9, 423000 <ferror@plt+0x205a0>
  406f50:	add	x9, x9, #0x49a
  406f54:	str	x0, [x8, #8]
  406f58:	str	x1, [x8]
  406f5c:	ldrb	w10, [x9]
  406f60:	str	x8, [sp, #32]
  406f64:	tbnz	w10, #0, 406f6c <ferror@plt+0x450c>
  406f68:	b	406f84 <ferror@plt+0x4524>
  406f6c:	ldr	x8, [sp, #32]
  406f70:	ldr	x0, [x8, #8]
  406f74:	add	x1, sp, #0x30
  406f78:	bl	40e7e8 <ferror@plt+0xbd88>
  406f7c:	str	w0, [sp, #28]
  406f80:	b	406f98 <ferror@plt+0x4538>
  406f84:	ldr	x8, [sp, #32]
  406f88:	ldr	x0, [x8, #8]
  406f8c:	add	x1, sp, #0x30
  406f90:	bl	40e808 <ferror@plt+0xbda8>
  406f94:	str	w0, [sp, #28]
  406f98:	ldr	w8, [sp, #28]
  406f9c:	str	w8, [sp, #44]
  406fa0:	ldr	w8, [sp, #44]
  406fa4:	cbnz	w8, 406fd8 <ferror@plt+0x4578>
  406fa8:	ldr	x8, [sp, #48]
  406fac:	ldr	x9, [sp, #32]
  406fb0:	ldr	x10, [x9]
  406fb4:	ldr	x10, [x10]
  406fb8:	cmp	x8, x10
  406fbc:	b.ne	406fd8 <ferror@plt+0x4578>  // b.any
  406fc0:	ldr	x8, [sp, #56]
  406fc4:	ldr	x9, [sp, #32]
  406fc8:	ldr	x10, [x9]
  406fcc:	ldr	x10, [x10, #8]
  406fd0:	cmp	x8, x10
  406fd4:	b.eq	406ff4 <ferror@plt+0x4594>  // b.none
  406fd8:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  406fdc:	add	x0, x0, #0x769
  406fe0:	bl	402a10 <gettext@plt>
  406fe4:	ldr	x8, [sp, #32]
  406fe8:	ldr	x1, [x8, #8]
  406fec:	bl	408d78 <ferror@plt+0x6318>
  406ff0:	b	407044 <ferror@plt+0x45e4>
  406ff4:	ldr	x8, [sp, #32]
  406ff8:	ldr	x0, [x8, #8]
  406ffc:	bl	402a00 <unlink@plt>
  407000:	cbz	w0, 407044 <ferror@plt+0x45e4>
  407004:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  407008:	add	x0, x0, #0x68e
  40700c:	bl	402a10 <gettext@plt>
  407010:	ldr	x8, [sp, #32]
  407014:	ldr	x1, [x8, #8]
  407018:	str	x0, [sp, #16]
  40701c:	str	x1, [sp, #8]
  407020:	bl	402990 <__errno_location@plt>
  407024:	ldr	w0, [x0]
  407028:	bl	4026b0 <strerror@plt>
  40702c:	ldr	x1, [sp, #16]
  407030:	str	x0, [sp]
  407034:	mov	x0, x1
  407038:	ldr	x1, [sp, #8]
  40703c:	ldr	x2, [sp]
  407040:	bl	408d78 <ferror@plt+0x6318>
  407044:	ldp	x29, x30, [sp, #192]
  407048:	add	sp, sp, #0xd0
  40704c:	ret
  407050:	sub	sp, sp, #0x20
  407054:	stp	x29, x30, [sp, #16]
  407058:	add	x29, sp, #0x10
  40705c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  407060:	add	x8, x8, #0x40c
  407064:	stur	w0, [x29, #-4]
  407068:	ldur	w9, [x29, #-4]
  40706c:	str	x8, [sp]
  407070:	cbnz	w9, 407098 <ferror@plt+0x4638>
  407074:	bl	4028a0 <lzma_cputhreads@plt>
  407078:	ldr	x8, [sp]
  40707c:	str	w0, [x8]
  407080:	ldr	w9, [x8]
  407084:	cbnz	w9, 407094 <ferror@plt+0x4634>
  407088:	mov	w8, #0x1                   	// #1
  40708c:	ldr	x9, [sp]
  407090:	str	w8, [x9]
  407094:	b	4070a4 <ferror@plt+0x4644>
  407098:	ldur	w8, [x29, #-4]
  40709c:	ldr	x9, [sp]
  4070a0:	str	w8, [x9]
  4070a4:	ldp	x29, x30, [sp, #16]
  4070a8:	add	sp, sp, #0x20
  4070ac:	ret
  4070b0:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4070b4:	add	x8, x8, #0x40c
  4070b8:	ldr	w0, [x8]
  4070bc:	ret
  4070c0:	sub	sp, sp, #0x10
  4070c4:	str	x0, [sp, #8]
  4070c8:	mov	w8, #0x1                   	// #1
  4070cc:	and	w9, w1, w8
  4070d0:	strb	w9, [sp, #7]
  4070d4:	and	w8, w2, w8
  4070d8:	strb	w8, [sp, #6]
  4070dc:	and	w8, w3, #0x1
  4070e0:	strb	w8, [sp, #5]
  4070e4:	ldrb	w8, [sp, #5]
  4070e8:	tbnz	w8, #0, 4070f0 <ferror@plt+0x4690>
  4070ec:	b	407114 <ferror@plt+0x46b4>
  4070f0:	ldr	x8, [sp, #8]
  4070f4:	and	x8, x8, #0xffffffff
  4070f8:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4070fc:	add	x9, x9, #0x758
  407100:	ldr	x9, [x9]
  407104:	mul	x8, x8, x9
  407108:	mov	x9, #0x64                  	// #100
  40710c:	udiv	x8, x8, x9
  407110:	str	x8, [sp, #8]
  407114:	ldrb	w8, [sp, #7]
  407118:	tbnz	w8, #0, 407120 <ferror@plt+0x46c0>
  40711c:	b	407130 <ferror@plt+0x46d0>
  407120:	ldr	x8, [sp, #8]
  407124:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407128:	add	x9, x9, #0x760
  40712c:	str	x8, [x9]
  407130:	ldrb	w8, [sp, #6]
  407134:	tbnz	w8, #0, 40713c <ferror@plt+0x46dc>
  407138:	b	40714c <ferror@plt+0x46ec>
  40713c:	ldr	x8, [sp, #8]
  407140:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407144:	add	x9, x9, #0x768
  407148:	str	x8, [x9]
  40714c:	add	sp, sp, #0x10
  407150:	ret
  407154:	sub	sp, sp, #0x20
  407158:	str	w0, [sp, #28]
  40715c:	ldr	w8, [sp, #28]
  407160:	cbnz	w8, 407178 <ferror@plt+0x4718>
  407164:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407168:	add	x8, x8, #0x760
  40716c:	ldr	x8, [x8]
  407170:	str	x8, [sp, #8]
  407174:	b	407188 <ferror@plt+0x4728>
  407178:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40717c:	add	x8, x8, #0x768
  407180:	ldr	x8, [x8]
  407184:	str	x8, [sp, #8]
  407188:	ldr	x8, [sp, #8]
  40718c:	str	x8, [sp, #16]
  407190:	ldr	x8, [sp, #16]
  407194:	cbz	x8, 4071a4 <ferror@plt+0x4744>
  407198:	ldr	x8, [sp, #16]
  40719c:	str	x8, [sp]
  4071a0:	b	4071ac <ferror@plt+0x474c>
  4071a4:	mov	x8, #0xffffffffffffffff    	// #-1
  4071a8:	str	x8, [sp]
  4071ac:	ldr	x8, [sp]
  4071b0:	mov	x0, x8
  4071b4:	add	sp, sp, #0x20
  4071b8:	ret
  4071bc:	stp	x29, x30, [sp, #-16]!
  4071c0:	mov	x29, sp
  4071c4:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4071c8:	add	x8, x8, #0x49c
  4071cc:	ldrb	w9, [x8]
  4071d0:	tbnz	w9, #0, 4071d8 <ferror@plt+0x4778>
  4071d4:	b	40720c <ferror@plt+0x47ac>
  4071d8:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4071dc:	add	x8, x8, #0x758
  4071e0:	ldr	x1, [x8]
  4071e4:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4071e8:	add	x8, x8, #0x760
  4071ec:	ldr	x2, [x8]
  4071f0:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4071f4:	add	x8, x8, #0x768
  4071f8:	ldr	x3, [x8]
  4071fc:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  407200:	add	x0, x0, #0x7fa
  407204:	bl	402980 <printf@plt>
  407208:	b	407260 <ferror@plt+0x4800>
  40720c:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  407210:	add	x0, x0, #0x807
  407214:	bl	402a10 <gettext@plt>
  407218:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40721c:	add	x8, x8, #0x758
  407220:	ldr	x1, [x8]
  407224:	bl	407280 <ferror@plt+0x4820>
  407228:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  40722c:	add	x0, x0, #0x82f
  407230:	bl	402a10 <gettext@plt>
  407234:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407238:	add	x8, x8, #0x760
  40723c:	ldr	x1, [x8]
  407240:	bl	407280 <ferror@plt+0x4820>
  407244:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  407248:	add	x0, x0, #0x857
  40724c:	bl	402a10 <gettext@plt>
  407250:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407254:	add	x8, x8, #0x768
  407258:	ldr	x1, [x8]
  40725c:	bl	407280 <ferror@plt+0x4820>
  407260:	bl	407ac8 <ferror@plt+0x5068>
  407264:	mov	w8, wzr
  407268:	cmp	w0, #0x0
  40726c:	cset	w9, ne  // ne = any
  407270:	and	w2, w9, #0x1
  407274:	mov	w0, w8
  407278:	mov	w1, #0x1                   	// #1
  40727c:	bl	40b928 <ferror@plt+0x8ec8>
  407280:	sub	sp, sp, #0x50
  407284:	stp	x29, x30, [sp, #64]
  407288:	add	x29, sp, #0x40
  40728c:	stur	x0, [x29, #-8]
  407290:	stur	x1, [x29, #-16]
  407294:	ldur	x8, [x29, #-16]
  407298:	cbz	x8, 4072ac <ferror@plt+0x484c>
  40729c:	ldur	x8, [x29, #-16]
  4072a0:	mov	x9, #0xffffffffffffffff    	// #-1
  4072a4:	cmp	x8, x9
  4072a8:	b.ne	4072e0 <ferror@plt+0x4880>  // b.any
  4072ac:	ldur	x1, [x29, #-8]
  4072b0:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4072b4:	add	x0, x0, #0x886
  4072b8:	stur	x1, [x29, #-24]
  4072bc:	bl	402a10 <gettext@plt>
  4072c0:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  4072c4:	add	x8, x8, #0x87f
  4072c8:	str	x0, [sp, #32]
  4072cc:	mov	x0, x8
  4072d0:	ldur	x1, [x29, #-24]
  4072d4:	ldr	x2, [sp, #32]
  4072d8:	bl	402980 <printf@plt>
  4072dc:	b	407330 <ferror@plt+0x48d0>
  4072e0:	ldur	x1, [x29, #-8]
  4072e4:	ldur	x0, [x29, #-16]
  4072e8:	str	x1, [sp, #24]
  4072ec:	bl	40b1e8 <ferror@plt+0x8788>
  4072f0:	mov	w8, wzr
  4072f4:	mov	w1, w8
  4072f8:	bl	40b214 <ferror@plt+0x87b4>
  4072fc:	ldur	x9, [x29, #-16]
  407300:	str	x0, [sp, #16]
  407304:	mov	x0, x9
  407308:	mov	w1, #0x1                   	// #1
  40730c:	bl	40b214 <ferror@plt+0x87b4>
  407310:	adrp	x9, 40f000 <ferror@plt+0xc5a0>
  407314:	add	x9, x9, #0x88f
  407318:	str	x0, [sp, #8]
  40731c:	mov	x0, x9
  407320:	ldr	x1, [sp, #24]
  407324:	ldr	x2, [sp, #16]
  407328:	ldr	x3, [sp, #8]
  40732c:	bl	402980 <printf@plt>
  407330:	ldp	x29, x30, [sp, #64]
  407334:	add	sp, sp, #0x50
  407338:	ret
  40733c:	sub	sp, sp, #0x20
  407340:	stp	x29, x30, [sp, #16]
  407344:	add	x29, sp, #0x10
  407348:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40734c:	add	x8, x8, #0x758
  407350:	str	x8, [sp, #8]
  407354:	bl	4028d0 <lzma_physmem@plt>
  407358:	ldr	x8, [sp, #8]
  40735c:	str	x0, [x8]
  407360:	ldr	x9, [x8]
  407364:	cbnz	x9, 407374 <ferror@plt+0x4914>
  407368:	mov	x8, #0x8000000             	// #134217728
  40736c:	ldr	x9, [sp, #8]
  407370:	str	x8, [x9]
  407374:	mov	x8, xzr
  407378:	mov	x0, x8
  40737c:	mov	w9, #0x1                   	// #1
  407380:	and	w1, w9, #0x1
  407384:	and	w2, w9, #0x1
  407388:	mov	w9, wzr
  40738c:	and	w3, w9, #0x1
  407390:	bl	4070c0 <ferror@plt+0x4660>
  407394:	ldp	x29, x30, [sp, #16]
  407398:	add	sp, sp, #0x20
  40739c:	ret
  4073a0:	sub	sp, sp, #0x10
  4073a4:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4073a8:	add	x8, x8, #0x770
  4073ac:	str	w0, [sp, #12]
  4073b0:	ldr	w9, [x8]
  4073b4:	cmp	w9, #0x1
  4073b8:	b.eq	4073cc <ferror@plt+0x496c>  // b.none
  4073bc:	ldr	w8, [sp, #12]
  4073c0:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4073c4:	add	x9, x9, #0x770
  4073c8:	str	w8, [x9]
  4073cc:	add	sp, sp, #0x10
  4073d0:	ret
  4073d4:	mov	w8, #0x1                   	// #1
  4073d8:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4073dc:	add	x9, x9, #0x774
  4073e0:	strb	w8, [x9]
  4073e4:	ret
  4073e8:	sub	sp, sp, #0x90
  4073ec:	stp	x29, x30, [sp, #128]
  4073f0:	add	x29, sp, #0x80
  4073f4:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4073f8:	add	x8, x8, #0x4a0
  4073fc:	adrp	x9, 40e000 <ferror@plt+0xb5a0>
  407400:	add	x9, x9, #0x840
  407404:	stur	wzr, [x29, #-4]
  407408:	stur	w0, [x29, #-8]
  40740c:	stur	x1, [x29, #-16]
  407410:	ldur	x0, [x29, #-16]
  407414:	str	x8, [sp, #32]
  407418:	str	x9, [sp, #24]
  40741c:	bl	40b904 <ferror@plt+0x8ea4>
  407420:	bl	4055ac <ferror@plt+0x2b4c>
  407424:	mov	w0, #0x6                   	// #6
  407428:	adrp	x1, 40f000 <ferror@plt+0xc5a0>
  40742c:	add	x1, x1, #0xdd4
  407430:	bl	402a50 <setlocale@plt>
  407434:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  407438:	add	x8, x8, #0x779
  40743c:	mov	x0, x8
  407440:	adrp	x1, 40f000 <ferror@plt+0xc5a0>
  407444:	add	x1, x1, #0x8a1
  407448:	str	x8, [sp, #16]
  40744c:	bl	402620 <bindtextdomain@plt>
  407450:	ldr	x8, [sp, #16]
  407454:	mov	x0, x8
  407458:	bl	4027d0 <textdomain@plt>
  40745c:	bl	407968 <ferror@plt+0x4f08>
  407460:	bl	40733c <ferror@plt+0x48dc>
  407464:	ldur	w1, [x29, #-8]
  407468:	ldur	x2, [x29, #-16]
  40746c:	sub	x0, x29, #0x38
  407470:	bl	402b7c <ferror@plt+0x11c>
  407474:	ldr	x8, [sp, #32]
  407478:	ldr	w9, [x8]
  40747c:	cmp	w9, #0x3
  407480:	b.eq	4074a8 <ferror@plt+0x4a48>  // b.none
  407484:	adrp	x8, 423000 <ferror@plt+0x205a0>
  407488:	add	x8, x8, #0x49c
  40748c:	ldrb	w9, [x8]
  407490:	tbnz	w9, #0, 407498 <ferror@plt+0x4a38>
  407494:	b	4074a8 <ferror@plt+0x4a48>
  407498:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  40749c:	add	x0, x0, #0x8b3
  4074a0:	bl	402a10 <gettext@plt>
  4074a4:	bl	408e3c <ferror@plt+0x63dc>
  4074a8:	sub	x8, x29, #0x38
  4074ac:	ldr	x8, [x8, #16]
  4074b0:	cbz	x8, 4074c4 <ferror@plt+0x4a64>
  4074b4:	mov	w8, wzr
  4074b8:	mov	w0, w8
  4074bc:	bl	407ad8 <ferror@plt+0x5078>
  4074c0:	b	4074cc <ferror@plt+0x4a6c>
  4074c4:	ldur	w0, [x29, #-48]
  4074c8:	bl	407ad8 <ferror@plt+0x5078>
  4074cc:	ldr	x8, [sp, #32]
  4074d0:	ldr	w9, [x8]
  4074d4:	cbnz	w9, 407534 <ferror@plt+0x4ad4>
  4074d8:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4074dc:	add	x8, x8, #0x499
  4074e0:	ldrb	w9, [x8]
  4074e4:	tbnz	w9, #0, 40750c <ferror@plt+0x4aac>
  4074e8:	ldur	w8, [x29, #-48]
  4074ec:	cmp	w8, #0x1
  4074f0:	b.ne	407534 <ferror@plt+0x4ad4>  // b.any
  4074f4:	ldur	x8, [x29, #-56]
  4074f8:	ldr	x0, [x8]
  4074fc:	adrp	x1, 40f000 <ferror@plt+0xc5a0>
  407500:	add	x1, x1, #0xc86
  407504:	bl	402800 <strcmp@plt>
  407508:	cbnz	w0, 407534 <ferror@plt+0x4ad4>
  40750c:	bl	40b7e4 <ferror@plt+0x8d84>
  407510:	tbnz	w0, #0, 407518 <ferror@plt+0x4ab8>
  407514:	b	407534 <ferror@plt+0x4ad4>
  407518:	bl	409688 <ferror@plt+0x6c28>
  40751c:	mov	w8, #0x1                   	// #1
  407520:	mov	w0, w8
  407524:	mov	w1, w8
  407528:	mov	w8, wzr
  40752c:	mov	w2, w8
  407530:	bl	40b928 <ferror@plt+0x8ec8>
  407534:	ldr	x8, [sp, #32]
  407538:	ldr	w9, [x8]
  40753c:	cmp	w9, #0x3
  407540:	b.eq	407548 <ferror@plt+0x4ae8>  // b.none
  407544:	bl	40a4b0 <ferror@plt+0x7a50>
  407548:	adrp	x8, 404000 <ferror@plt+0x15a0>
  40754c:	add	x8, x8, #0x6e8
  407550:	str	x8, [sp, #64]
  407554:	ldr	x8, [sp, #32]
  407558:	ldr	w9, [x8]
  40755c:	cmp	w9, #0x3
  407560:	b.ne	407570 <ferror@plt+0x4b10>  // b.any
  407564:	adrp	x8, 40c000 <ferror@plt+0x95a0>
  407568:	add	x8, x8, #0x138
  40756c:	str	x8, [sp, #64]
  407570:	str	wzr, [sp, #60]
  407574:	ldr	w8, [sp, #60]
  407578:	ldur	w9, [x29, #-48]
  40757c:	mov	w10, #0x0                   	// #0
  407580:	cmp	w8, w9
  407584:	str	w10, [sp, #12]
  407588:	b.cs	4075a8 <ferror@plt+0x4b48>  // b.hs, b.nlast
  40758c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407590:	add	x8, x8, #0x898
  407594:	ldr	w9, [x8]
  407598:	cmp	w9, #0x0
  40759c:	cset	w9, ne  // ne = any
  4075a0:	eor	w9, w9, #0x1
  4075a4:	str	w9, [sp, #12]
  4075a8:	ldr	w8, [sp, #12]
  4075ac:	tbnz	w8, #0, 4075b4 <ferror@plt+0x4b54>
  4075b0:	b	40768c <ferror@plt+0x4c2c>
  4075b4:	ldur	x8, [x29, #-56]
  4075b8:	ldr	w9, [sp, #60]
  4075bc:	mov	w10, w9
  4075c0:	mov	x11, #0x8                   	// #8
  4075c4:	mul	x10, x11, x10
  4075c8:	add	x8, x8, x10
  4075cc:	ldr	x1, [x8]
  4075d0:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4075d4:	add	x0, x0, #0xc86
  4075d8:	bl	402800 <strcmp@plt>
  4075dc:	cbnz	w0, 407658 <ferror@plt+0x4bf8>
  4075e0:	ldr	x8, [sp, #32]
  4075e4:	ldr	w9, [x8]
  4075e8:	cbnz	w9, 407600 <ferror@plt+0x4ba0>
  4075ec:	bl	40b7e4 <ferror@plt+0x8d84>
  4075f0:	tbnz	w0, #0, 4075f8 <ferror@plt+0x4b98>
  4075f4:	b	4075fc <ferror@plt+0x4b9c>
  4075f8:	b	40767c <ferror@plt+0x4c1c>
  4075fc:	b	407610 <ferror@plt+0x4bb0>
  407600:	bl	40b78c <ferror@plt+0x8d2c>
  407604:	tbnz	w0, #0, 40760c <ferror@plt+0x4bac>
  407608:	b	407610 <ferror@plt+0x4bb0>
  40760c:	b	40767c <ferror@plt+0x4c1c>
  407610:	sub	x8, x29, #0x38
  407614:	ldr	x8, [x8, #16]
  407618:	ldr	x9, [sp, #24]
  40761c:	cmp	x8, x9
  407620:	b.ne	407638 <ferror@plt+0x4bd8>  // b.any
  407624:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  407628:	add	x0, x0, #0x8f5
  40762c:	bl	402a10 <gettext@plt>
  407630:	bl	408d78 <ferror@plt+0x6318>
  407634:	b	40767c <ferror@plt+0x4c1c>
  407638:	ldur	x8, [x29, #-56]
  40763c:	ldr	w9, [sp, #60]
  407640:	mov	w10, w9
  407644:	mov	x11, #0x8                   	// #8
  407648:	mul	x10, x11, x10
  40764c:	add	x8, x8, x10
  407650:	ldr	x10, [sp, #24]
  407654:	str	x10, [x8]
  407658:	ldr	x8, [sp, #64]
  40765c:	ldur	x9, [x29, #-56]
  407660:	ldr	w10, [sp, #60]
  407664:	mov	w11, w10
  407668:	mov	x12, #0x8                   	// #8
  40766c:	mul	x11, x12, x11
  407670:	add	x9, x9, x11
  407674:	ldr	x0, [x9]
  407678:	blr	x8
  40767c:	ldr	w8, [sp, #60]
  407680:	add	w8, w8, #0x1
  407684:	str	w8, [sp, #60]
  407688:	b	407574 <ferror@plt+0x4b14>
  40768c:	sub	x8, x29, #0x38
  407690:	ldr	x8, [x8, #16]
  407694:	cbz	x8, 4076e0 <ferror@plt+0x4c80>
  407698:	sub	x0, x29, #0x38
  40769c:	bl	407750 <ferror@plt+0x4cf0>
  4076a0:	str	x0, [sp, #48]
  4076a4:	ldr	x8, [sp, #48]
  4076a8:	cbnz	x8, 4076b0 <ferror@plt+0x4c50>
  4076ac:	b	4076c0 <ferror@plt+0x4c60>
  4076b0:	ldr	x8, [sp, #64]
  4076b4:	ldr	x0, [sp, #48]
  4076b8:	blr	x8
  4076bc:	b	407698 <ferror@plt+0x4c38>
  4076c0:	sub	x8, x29, #0x38
  4076c4:	ldr	x8, [x8, #16]
  4076c8:	ldr	x9, [sp, #24]
  4076cc:	cmp	x8, x9
  4076d0:	b.eq	4076e0 <ferror@plt+0x4c80>  // b.none
  4076d4:	sub	x8, x29, #0x38
  4076d8:	ldr	x0, [x8, #24]
  4076dc:	bl	402590 <fclose@plt>
  4076e0:	ldr	x8, [sp, #32]
  4076e4:	ldr	w9, [x8]
  4076e8:	cmp	w9, #0x3
  4076ec:	b.ne	4076f4 <ferror@plt+0x4c94>  // b.any
  4076f0:	bl	40bc30 <ferror@plt+0x91d0>
  4076f4:	bl	40a780 <ferror@plt+0x7d20>
  4076f8:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4076fc:	add	x8, x8, #0x770
  407700:	ldr	w9, [x8]
  407704:	str	w9, [sp, #44]
  407708:	ldr	w9, [sp, #44]
  40770c:	cmp	w9, #0x2
  407710:	b.ne	40772c <ferror@plt+0x4ccc>  // b.any
  407714:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407718:	add	x8, x8, #0x774
  40771c:	ldrb	w9, [x8]
  407720:	tbnz	w9, #0, 407728 <ferror@plt+0x4cc8>
  407724:	b	40772c <ferror@plt+0x4ccc>
  407728:	str	wzr, [sp, #44]
  40772c:	ldr	w0, [sp, #44]
  407730:	str	w0, [sp, #8]
  407734:	bl	407ac8 <ferror@plt+0x5068>
  407738:	cmp	w0, #0x0
  40773c:	cset	w8, ne  // ne = any
  407740:	and	w2, w8, #0x1
  407744:	ldr	w0, [sp, #8]
  407748:	mov	w1, #0x1                   	// #1
  40774c:	bl	40b928 <ferror@plt+0x8ec8>
  407750:	sub	sp, sp, #0x60
  407754:	stp	x29, x30, [sp, #80]
  407758:	add	x29, sp, #0x50
  40775c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407760:	add	x8, x8, #0x778
  407764:	adrp	x9, 423000 <ferror@plt+0x205a0>
  407768:	add	x9, x9, #0x410
  40776c:	stur	x0, [x29, #-16]
  407770:	ldr	x10, [x8]
  407774:	str	x8, [sp, #40]
  407778:	str	x9, [sp, #32]
  40777c:	cbnz	x10, 40779c <ferror@plt+0x4d3c>
  407780:	ldr	x8, [sp, #32]
  407784:	ldr	x1, [x8]
  407788:	mov	x9, xzr
  40778c:	mov	x0, x9
  407790:	bl	40adf4 <ferror@plt+0x8394>
  407794:	ldr	x8, [sp, #40]
  407798:	str	x0, [x8]
  40779c:	stur	xzr, [x29, #-24]
  4077a0:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4077a4:	add	x8, x8, #0x898
  4077a8:	ldr	w9, [x8]
  4077ac:	cmp	w9, #0x0
  4077b0:	cset	w9, ne  // ne = any
  4077b4:	eor	w9, w9, #0x1
  4077b8:	tbnz	w9, #0, 4077c0 <ferror@plt+0x4d60>
  4077bc:	b	407950 <ferror@plt+0x4ef0>
  4077c0:	ldur	x8, [x29, #-16]
  4077c4:	ldr	x0, [x8, #24]
  4077c8:	bl	402640 <fgetc@plt>
  4077cc:	stur	w0, [x29, #-28]
  4077d0:	ldur	x8, [x29, #-16]
  4077d4:	ldr	x0, [x8, #24]
  4077d8:	bl	402a60 <ferror@plt>
  4077dc:	cbz	w0, 407840 <ferror@plt+0x4de0>
  4077e0:	bl	402990 <__errno_location@plt>
  4077e4:	ldr	w8, [x0]
  4077e8:	cmp	w8, #0x4
  4077ec:	b.ne	4077f4 <ferror@plt+0x4d94>  // b.any
  4077f0:	b	4077a0 <ferror@plt+0x4d40>
  4077f4:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4077f8:	add	x0, x0, #0x945
  4077fc:	bl	402a10 <gettext@plt>
  407800:	ldur	x8, [x29, #-16]
  407804:	ldr	x1, [x8, #16]
  407808:	str	x0, [sp, #24]
  40780c:	str	x1, [sp, #16]
  407810:	bl	402990 <__errno_location@plt>
  407814:	ldr	w0, [x0]
  407818:	bl	4026b0 <strerror@plt>
  40781c:	ldr	x1, [sp, #24]
  407820:	str	x0, [sp, #8]
  407824:	mov	x0, x1
  407828:	ldr	x1, [sp, #16]
  40782c:	ldr	x2, [sp, #8]
  407830:	bl	408d78 <ferror@plt+0x6318>
  407834:	mov	x8, xzr
  407838:	stur	x8, [x29, #-8]
  40783c:	b	407958 <ferror@plt+0x4ef8>
  407840:	ldur	x8, [x29, #-16]
  407844:	ldr	x0, [x8, #24]
  407848:	bl	402770 <feof@plt>
  40784c:	cbz	w0, 40787c <ferror@plt+0x4e1c>
  407850:	ldur	x8, [x29, #-24]
  407854:	cbz	x8, 407870 <ferror@plt+0x4e10>
  407858:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  40785c:	add	x0, x0, #0x965
  407860:	bl	402a10 <gettext@plt>
  407864:	ldur	x8, [x29, #-16]
  407868:	ldr	x1, [x8, #16]
  40786c:	bl	408d78 <ferror@plt+0x6318>
  407870:	mov	x8, xzr
  407874:	stur	x8, [x29, #-8]
  407878:	b	407958 <ferror@plt+0x4ef8>
  40787c:	ldur	w8, [x29, #-28]
  407880:	ldur	x9, [x29, #-16]
  407884:	ldrb	w10, [x9, #32]
  407888:	cmp	w8, w10
  40788c:	b.ne	4078c0 <ferror@plt+0x4e60>  // b.any
  407890:	ldur	x8, [x29, #-24]
  407894:	cbnz	x8, 40789c <ferror@plt+0x4e3c>
  407898:	b	4077a0 <ferror@plt+0x4d40>
  40789c:	ldr	x8, [sp, #40]
  4078a0:	ldr	x9, [x8]
  4078a4:	ldur	x10, [x29, #-24]
  4078a8:	add	x9, x9, x10
  4078ac:	mov	w11, #0x0                   	// #0
  4078b0:	strb	w11, [x9]
  4078b4:	ldr	x9, [x8]
  4078b8:	stur	x9, [x29, #-8]
  4078bc:	b	407958 <ferror@plt+0x4ef8>
  4078c0:	ldur	w8, [x29, #-28]
  4078c4:	cbnz	w8, 4078ec <ferror@plt+0x4e8c>
  4078c8:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4078cc:	add	x0, x0, #0x998
  4078d0:	bl	402a10 <gettext@plt>
  4078d4:	ldur	x8, [x29, #-16]
  4078d8:	ldr	x1, [x8, #16]
  4078dc:	bl	408d78 <ferror@plt+0x6318>
  4078e0:	mov	x8, xzr
  4078e4:	stur	x8, [x29, #-8]
  4078e8:	b	407958 <ferror@plt+0x4ef8>
  4078ec:	ldur	w8, [x29, #-28]
  4078f0:	ldr	x9, [sp, #40]
  4078f4:	ldr	x10, [x9]
  4078f8:	ldur	x11, [x29, #-24]
  4078fc:	add	x12, x11, #0x1
  407900:	stur	x12, [x29, #-24]
  407904:	add	x10, x10, x11
  407908:	strb	w8, [x10]
  40790c:	ldur	x10, [x29, #-24]
  407910:	ldr	x11, [sp, #32]
  407914:	ldr	x12, [x11]
  407918:	cmp	x10, x12
  40791c:	b.ne	40794c <ferror@plt+0x4eec>  // b.any
  407920:	ldr	x8, [sp, #32]
  407924:	ldr	x9, [x8]
  407928:	mov	x10, #0x2                   	// #2
  40792c:	mul	x9, x9, x10
  407930:	str	x9, [x8]
  407934:	ldr	x9, [sp, #40]
  407938:	ldr	x0, [x9]
  40793c:	ldr	x1, [x8]
  407940:	bl	40adf4 <ferror@plt+0x8394>
  407944:	ldr	x8, [sp, #40]
  407948:	str	x0, [x8]
  40794c:	b	4077a0 <ferror@plt+0x4d40>
  407950:	mov	x8, xzr
  407954:	stur	x8, [x29, #-8]
  407958:	ldur	x0, [x29, #-8]
  40795c:	ldp	x29, x30, [sp, #80]
  407960:	add	sp, sp, #0x60
  407964:	ret
  407968:	sub	sp, sp, #0xd0
  40796c:	stp	x29, x30, [sp, #192]
  407970:	add	x29, sp, #0xc0
  407974:	mov	w0, #0x2                   	// #2
  407978:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40797c:	add	x8, x8, #0x780
  407980:	adrp	x9, 407000 <ferror@plt+0x45a0>
  407984:	add	x9, x9, #0xa24
  407988:	add	x10, sp, #0x28
  40798c:	str	x8, [sp, #24]
  407990:	str	x9, [sp, #16]
  407994:	str	x10, [sp, #8]
  407998:	bl	4028b0 <isatty@plt>
  40799c:	cmp	w0, #0x0
  4079a0:	cset	w11, ne  // ne = any
  4079a4:	and	w11, w11, #0x1
  4079a8:	ldr	x8, [sp, #24]
  4079ac:	strb	w11, [x8]
  4079b0:	ldr	x9, [sp, #8]
  4079b4:	add	x0, x9, #0x8
  4079b8:	bl	402600 <sigemptyset@plt>
  4079bc:	str	wzr, [sp, #176]
  4079c0:	ldr	x8, [sp, #16]
  4079c4:	str	x8, [sp, #40]
  4079c8:	str	xzr, [sp, #32]
  4079cc:	ldr	x8, [sp, #32]
  4079d0:	adrp	x9, 40f000 <ferror@plt+0xc5a0>
  4079d4:	add	x9, x9, #0xa7c
  4079d8:	ldr	w10, [x9, x8, lsl #2]
  4079dc:	cbz	w10, 407a18 <ferror@plt+0x4fb8>
  4079e0:	ldr	x8, [sp, #32]
  4079e4:	adrp	x9, 40f000 <ferror@plt+0xc5a0>
  4079e8:	add	x9, x9, #0xa7c
  4079ec:	ldr	w0, [x9, x8, lsl #2]
  4079f0:	add	x1, sp, #0x28
  4079f4:	mov	x8, xzr
  4079f8:	mov	x2, x8
  4079fc:	bl	4026d0 <sigaction@plt>
  407a00:	cbz	w0, 407a08 <ferror@plt+0x4fa8>
  407a04:	bl	407a44 <ferror@plt+0x4fe4>
  407a08:	ldr	x8, [sp, #32]
  407a0c:	add	x8, x8, #0x1
  407a10:	str	x8, [sp, #32]
  407a14:	b	4079cc <ferror@plt+0x4f6c>
  407a18:	ldp	x29, x30, [sp, #192]
  407a1c:	add	sp, sp, #0xd0
  407a20:	ret
  407a24:	sub	sp, sp, #0x10
  407a28:	mov	w8, #0x1                   	// #1
  407a2c:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407a30:	add	x9, x9, #0x7b4
  407a34:	str	w0, [sp, #12]
  407a38:	str	w8, [x9]
  407a3c:	add	sp, sp, #0x10
  407a40:	ret
  407a44:	stp	x29, x30, [sp, #-16]!
  407a48:	mov	x29, sp
  407a4c:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  407a50:	add	x0, x0, #0xb08
  407a54:	bl	402a10 <gettext@plt>
  407a58:	bl	408e3c <ferror@plt+0x63dc>
  407a5c:	sub	sp, sp, #0x10
  407a60:	adrp	x8, 423000 <ferror@plt+0x205a0>
  407a64:	add	x8, x8, #0x418
  407a68:	ldr	w9, [x8]
  407a6c:	cmp	w9, #0x4
  407a70:	str	x8, [sp, #8]
  407a74:	b.cs	407a88 <ferror@plt+0x5028>  // b.hs, b.nlast
  407a78:	ldr	x8, [sp, #8]
  407a7c:	ldr	w9, [x8]
  407a80:	add	w9, w9, #0x1
  407a84:	str	w9, [x8]
  407a88:	add	sp, sp, #0x10
  407a8c:	ret
  407a90:	sub	sp, sp, #0x10
  407a94:	adrp	x8, 423000 <ferror@plt+0x205a0>
  407a98:	add	x8, x8, #0x418
  407a9c:	ldr	w9, [x8]
  407aa0:	cmp	w9, #0x0
  407aa4:	cset	w9, ls  // ls = plast
  407aa8:	str	x8, [sp, #8]
  407aac:	tbnz	w9, #0, 407ac0 <ferror@plt+0x5060>
  407ab0:	ldr	x8, [sp, #8]
  407ab4:	ldr	w9, [x8]
  407ab8:	subs	w9, w9, #0x1
  407abc:	str	w9, [x8]
  407ac0:	add	sp, sp, #0x10
  407ac4:	ret
  407ac8:	adrp	x8, 423000 <ferror@plt+0x205a0>
  407acc:	add	x8, x8, #0x418
  407ad0:	ldr	w0, [x8]
  407ad4:	ret
  407ad8:	sub	sp, sp, #0x10
  407adc:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407ae0:	add	x8, x8, #0x784
  407ae4:	str	w0, [sp, #12]
  407ae8:	ldr	w9, [sp, #12]
  407aec:	str	w9, [x8]
  407af0:	add	sp, sp, #0x10
  407af4:	ret
  407af8:	sub	sp, sp, #0x20
  407afc:	stp	x29, x30, [sp, #16]
  407b00:	add	x29, sp, #0x10
  407b04:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407b08:	add	x8, x8, #0x788
  407b0c:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407b10:	add	x9, x9, #0x790
  407b14:	adrp	x10, 423000 <ferror@plt+0x205a0>
  407b18:	add	x10, x10, #0x418
  407b1c:	str	x0, [sp, #8]
  407b20:	ldr	w11, [x8]
  407b24:	add	w11, w11, #0x1
  407b28:	str	w11, [x8]
  407b2c:	ldr	x8, [sp, #8]
  407b30:	str	x8, [x9]
  407b34:	ldr	w11, [x10]
  407b38:	cmp	w11, #0x3
  407b3c:	b.cc	407b6c <ferror@plt+0x510c>  // b.lo, b.ul, b.last
  407b40:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407b44:	add	x8, x8, #0x780
  407b48:	ldrb	w9, [x8]
  407b4c:	tbnz	w9, #0, 407b64 <ferror@plt+0x5104>
  407b50:	adrp	x8, 423000 <ferror@plt+0x205a0>
  407b54:	add	x8, x8, #0x4a0
  407b58:	ldr	w9, [x8]
  407b5c:	cmp	w9, #0x3
  407b60:	b.ne	407b6c <ferror@plt+0x510c>  // b.any
  407b64:	bl	407b88 <ferror@plt+0x5128>
  407b68:	b	407b7c <ferror@plt+0x511c>
  407b6c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407b70:	add	x8, x8, #0x798
  407b74:	mov	w9, #0x0                   	// #0
  407b78:	strb	w9, [x8]
  407b7c:	ldp	x29, x30, [sp, #16]
  407b80:	add	sp, sp, #0x20
  407b84:	ret
  407b88:	sub	sp, sp, #0x30
  407b8c:	stp	x29, x30, [sp, #32]
  407b90:	add	x29, sp, #0x20
  407b94:	adrp	x8, 423000 <ferror@plt+0x205a0>
  407b98:	add	x8, x8, #0x49c
  407b9c:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407ba0:	add	x9, x9, #0x784
  407ba4:	adrp	x10, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407ba8:	add	x10, x10, #0x790
  407bac:	ldrb	w11, [x8]
  407bb0:	str	x9, [sp, #16]
  407bb4:	str	x10, [sp, #8]
  407bb8:	tbnz	w11, #0, 407cc8 <ferror@plt+0x5268>
  407bbc:	ldr	x8, [sp, #16]
  407bc0:	ldr	w9, [x8]
  407bc4:	cmp	w9, #0x1
  407bc8:	b.ne	407be4 <ferror@plt+0x5184>  // b.any
  407bcc:	ldr	x8, [sp, #8]
  407bd0:	ldr	x9, [x8]
  407bd4:	adrp	x10, 40e000 <ferror@plt+0xb5a0>
  407bd8:	add	x10, x10, #0x840
  407bdc:	cmp	x9, x10
  407be0:	b.eq	407cc8 <ferror@plt+0x5268>  // b.none
  407be4:	bl	40a64c <ferror@plt+0x7bec>
  407be8:	adrp	x8, 423000 <ferror@plt+0x205a0>
  407bec:	add	x8, x8, #0x4a0
  407bf0:	ldr	w9, [x8]
  407bf4:	cmp	w9, #0x3
  407bf8:	b.ne	407c10 <ferror@plt+0x51b0>  // b.any
  407bfc:	adrp	x8, 423000 <ferror@plt+0x205a0>
  407c00:	add	x8, x8, #0x488
  407c04:	ldr	x8, [x8]
  407c08:	str	x8, [sp]
  407c0c:	b	407c20 <ferror@plt+0x51c0>
  407c10:	adrp	x8, 423000 <ferror@plt+0x205a0>
  407c14:	add	x8, x8, #0x470
  407c18:	ldr	x8, [x8]
  407c1c:	str	x8, [sp]
  407c20:	ldr	x8, [sp]
  407c24:	stur	x8, [x29, #-8]
  407c28:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407c2c:	add	x8, x8, #0x7b9
  407c30:	ldrb	w9, [x8]
  407c34:	tbnz	w9, #0, 407c3c <ferror@plt+0x51dc>
  407c38:	b	407c48 <ferror@plt+0x51e8>
  407c3c:	ldur	x1, [x29, #-8]
  407c40:	mov	w0, #0xa                   	// #10
  407c44:	bl	4024e0 <fputc@plt>
  407c48:	mov	w8, #0x1                   	// #1
  407c4c:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407c50:	add	x9, x9, #0x7b9
  407c54:	strb	w8, [x9]
  407c58:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407c5c:	add	x9, x9, #0x798
  407c60:	strb	w8, [x9]
  407c64:	ldr	x9, [sp, #16]
  407c68:	ldr	w8, [x9]
  407c6c:	cbnz	w8, 407c98 <ferror@plt+0x5238>
  407c70:	ldur	x0, [x29, #-8]
  407c74:	ldr	x8, [sp, #8]
  407c78:	ldr	x2, [x8]
  407c7c:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407c80:	add	x9, x9, #0x788
  407c84:	ldr	w3, [x9]
  407c88:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  407c8c:	add	x1, x1, #0x2ed
  407c90:	bl	402a40 <fprintf@plt>
  407c94:	b	407cc4 <ferror@plt+0x5264>
  407c98:	ldur	x0, [x29, #-8]
  407c9c:	ldr	x8, [sp, #8]
  407ca0:	ldr	x2, [x8]
  407ca4:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407ca8:	add	x9, x9, #0x788
  407cac:	ldr	w3, [x9]
  407cb0:	ldr	x9, [sp, #16]
  407cb4:	ldr	w4, [x9]
  407cb8:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  407cbc:	add	x1, x1, #0x2f6
  407cc0:	bl	402a40 <fprintf@plt>
  407cc4:	bl	40a704 <ferror@plt+0x7ca4>
  407cc8:	ldp	x29, x30, [sp, #32]
  407ccc:	add	sp, sp, #0x30
  407cd0:	ret
  407cd4:	sub	sp, sp, #0x20
  407cd8:	stp	x29, x30, [sp, #16]
  407cdc:	add	x29, sp, #0x10
  407ce0:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407ce4:	add	x8, x8, #0x7a0
  407ce8:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407cec:	add	x9, x9, #0x7a8
  407cf0:	mov	w10, #0x1                   	// #1
  407cf4:	adrp	x11, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407cf8:	add	x11, x11, #0x7b0
  407cfc:	adrp	x12, 423000 <ferror@plt+0x205a0>
  407d00:	add	x12, x12, #0x418
  407d04:	str	x0, [sp, #8]
  407d08:	str	x1, [sp]
  407d0c:	ldr	x13, [sp, #8]
  407d10:	str	x13, [x8]
  407d14:	ldr	x8, [sp]
  407d18:	str	x8, [x9]
  407d1c:	strb	w10, [x11]
  407d20:	ldr	w10, [x12]
  407d24:	cmp	w10, #0x3
  407d28:	b.cc	407d64 <ferror@plt+0x5304>  // b.lo, b.ul, b.last
  407d2c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407d30:	add	x8, x8, #0x780
  407d34:	ldrb	w9, [x8]
  407d38:	tbnz	w9, #0, 407d40 <ferror@plt+0x52e0>
  407d3c:	b	407d64 <ferror@plt+0x5304>
  407d40:	mov	w8, wzr
  407d44:	mov	w0, w8
  407d48:	bl	4029d0 <alarm@plt>
  407d4c:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407d50:	add	x9, x9, #0x7b4
  407d54:	str	wzr, [x9]
  407d58:	mov	w8, #0x1                   	// #1
  407d5c:	mov	w0, w8
  407d60:	bl	4029d0 <alarm@plt>
  407d64:	ldp	x29, x30, [sp, #16]
  407d68:	add	sp, sp, #0x20
  407d6c:	ret
  407d70:	sub	sp, sp, #0xa0
  407d74:	stp	x29, x30, [sp, #144]
  407d78:	add	x29, sp, #0x90
  407d7c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407d80:	add	x8, x8, #0x7b4
  407d84:	ldr	w9, [x8]
  407d88:	cbnz	w9, 407d90 <ferror@plt+0x5330>
  407d8c:	b	407f3c <ferror@plt+0x54dc>
  407d90:	bl	409bac <ferror@plt+0x714c>
  407d94:	stur	x0, [x29, #-8]
  407d98:	sub	x0, x29, #0x10
  407d9c:	sub	x1, x29, #0x18
  407da0:	sub	x2, x29, #0x20
  407da4:	bl	407f48 <ferror@plt+0x54e8>
  407da8:	bl	40a64c <ferror@plt+0x7bec>
  407dac:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407db0:	add	x8, x8, #0x798
  407db4:	ldrb	w9, [x8]
  407db8:	tbnz	w9, #0, 407dc0 <ferror@plt+0x5360>
  407dbc:	bl	407b88 <ferror@plt+0x5128>
  407dc0:	ldur	x0, [x29, #-16]
  407dc4:	bl	407fdc <ferror@plt+0x557c>
  407dc8:	add	x8, sp, #0x48
  407dcc:	str	x0, [sp, #72]
  407dd0:	ldur	x0, [x29, #-24]
  407dd4:	ldur	x1, [x29, #-32]
  407dd8:	mov	w9, wzr
  407ddc:	and	w2, w9, #0x1
  407de0:	str	x8, [sp, #64]
  407de4:	bl	408094 <ferror@plt+0x5634>
  407de8:	ldr	x8, [sp, #64]
  407dec:	str	x0, [x8, #8]
  407df0:	ldur	x0, [x29, #-32]
  407df4:	ldur	x1, [x29, #-8]
  407df8:	bl	408224 <ferror@plt+0x57c4>
  407dfc:	ldr	x8, [sp, #64]
  407e00:	str	x0, [x8, #16]
  407e04:	ldur	x0, [x29, #-8]
  407e08:	bl	40835c <ferror@plt+0x58fc>
  407e0c:	ldr	x8, [sp, #64]
  407e10:	str	x0, [x8, #24]
  407e14:	ldur	x0, [x29, #-16]
  407e18:	ldur	x1, [x29, #-8]
  407e1c:	bl	408460 <ferror@plt+0x5a00>
  407e20:	ldr	x8, [sp, #64]
  407e24:	str	x0, [x8, #32]
  407e28:	adrp	x10, 423000 <ferror@plt+0x205a0>
  407e2c:	add	x10, x10, #0x470
  407e30:	ldr	x0, [x10]
  407e34:	ldr	x10, [sp, #72]
  407e38:	str	x0, [sp, #56]
  407e3c:	mov	x0, x10
  407e40:	mov	w1, #0x6                   	// #6
  407e44:	bl	40bb8c <ferror@plt+0x912c>
  407e48:	ldr	x3, [sp, #72]
  407e4c:	ldr	x8, [sp, #64]
  407e50:	ldr	x10, [x8, #8]
  407e54:	str	w0, [sp, #52]
  407e58:	mov	x0, x10
  407e5c:	mov	w1, #0x23                  	// #35
  407e60:	str	x3, [sp, #40]
  407e64:	bl	40bb8c <ferror@plt+0x912c>
  407e68:	ldr	x8, [sp, #64]
  407e6c:	ldr	x5, [x8, #8]
  407e70:	ldr	x10, [x8, #16]
  407e74:	str	w0, [sp, #36]
  407e78:	mov	x0, x10
  407e7c:	mov	w1, #0x9                   	// #9
  407e80:	str	x5, [sp, #24]
  407e84:	bl	40bb8c <ferror@plt+0x912c>
  407e88:	ldr	x8, [sp, #64]
  407e8c:	ldr	x7, [x8, #16]
  407e90:	ldr	x10, [x8, #24]
  407e94:	ldr	x11, [x8, #32]
  407e98:	ldr	x12, [sp, #56]
  407e9c:	str	w0, [sp, #20]
  407ea0:	mov	x0, x12
  407ea4:	adrp	x1, 40f000 <ferror@plt+0xc5a0>
  407ea8:	add	x1, x1, #0xad6
  407eac:	ldr	w2, [sp, #52]
  407eb0:	ldr	x3, [sp, #40]
  407eb4:	ldr	w4, [sp, #36]
  407eb8:	ldr	x5, [sp, #24]
  407ebc:	ldr	w6, [sp, #20]
  407ec0:	mov	x13, sp
  407ec4:	str	x10, [x13]
  407ec8:	mov	x10, sp
  407ecc:	str	x11, [x10, #8]
  407ed0:	bl	402a40 <fprintf@plt>
  407ed4:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407ed8:	add	x8, x8, #0x7b4
  407edc:	str	wzr, [x8]
  407ee0:	adrp	x8, 423000 <ferror@plt+0x205a0>
  407ee4:	add	x8, x8, #0x418
  407ee8:	ldr	w9, [x8]
  407eec:	cmp	w9, #0x3
  407ef0:	b.cc	407f24 <ferror@plt+0x54c4>  // b.lo, b.ul, b.last
  407ef4:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407ef8:	add	x8, x8, #0x780
  407efc:	ldrb	w9, [x8]
  407f00:	tbnz	w9, #0, 407f08 <ferror@plt+0x54a8>
  407f04:	b	407f24 <ferror@plt+0x54c4>
  407f08:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407f0c:	add	x8, x8, #0x7b8
  407f10:	mov	w9, #0x1                   	// #1
  407f14:	strb	w9, [x8]
  407f18:	mov	w0, #0x1                   	// #1
  407f1c:	bl	4029d0 <alarm@plt>
  407f20:	b	407f38 <ferror@plt+0x54d8>
  407f24:	adrp	x8, 423000 <ferror@plt+0x205a0>
  407f28:	add	x8, x8, #0x470
  407f2c:	ldr	x1, [x8]
  407f30:	mov	w0, #0xa                   	// #10
  407f34:	bl	4024e0 <fputc@plt>
  407f38:	bl	40a704 <ferror@plt+0x7ca4>
  407f3c:	ldp	x29, x30, [sp, #144]
  407f40:	add	sp, sp, #0xa0
  407f44:	ret
  407f48:	sub	sp, sp, #0x40
  407f4c:	stp	x29, x30, [sp, #48]
  407f50:	add	x29, sp, #0x30
  407f54:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407f58:	add	x8, x8, #0x7a0
  407f5c:	adrp	x9, 423000 <ferror@plt+0x205a0>
  407f60:	add	x9, x9, #0x4a0
  407f64:	add	x10, sp, #0x10
  407f68:	stur	x0, [x29, #-8]
  407f6c:	stur	x1, [x29, #-16]
  407f70:	str	x2, [sp, #24]
  407f74:	ldr	x0, [x8]
  407f78:	ldur	x1, [x29, #-8]
  407f7c:	mov	x2, x10
  407f80:	str	x9, [sp, #8]
  407f84:	bl	402670 <lzma_get_progress@plt>
  407f88:	ldr	x8, [sp, #8]
  407f8c:	ldr	w11, [x8]
  407f90:	cbnz	w11, 407fb4 <ferror@plt+0x5554>
  407f94:	ldr	x8, [sp, #16]
  407f98:	ldur	x9, [x29, #-16]
  407f9c:	str	x8, [x9]
  407fa0:	ldur	x8, [x29, #-8]
  407fa4:	ldr	x8, [x8]
  407fa8:	ldr	x9, [sp, #24]
  407fac:	str	x8, [x9]
  407fb0:	b	407fd0 <ferror@plt+0x5570>
  407fb4:	ldur	x8, [x29, #-8]
  407fb8:	ldr	x8, [x8]
  407fbc:	ldur	x9, [x29, #-16]
  407fc0:	str	x8, [x9]
  407fc4:	ldr	x8, [sp, #16]
  407fc8:	ldr	x9, [sp, #24]
  407fcc:	str	x8, [x9]
  407fd0:	ldp	x29, x30, [sp, #48]
  407fd4:	add	sp, sp, #0x40
  407fd8:	ret
  407fdc:	sub	sp, sp, #0x40
  407fe0:	stp	x29, x30, [sp, #48]
  407fe4:	add	x29, sp, #0x30
  407fe8:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  407fec:	add	x8, x8, #0x7a8
  407ff0:	stur	x0, [x29, #-16]
  407ff4:	ldr	x9, [x8]
  407ff8:	str	x8, [sp, #16]
  407ffc:	cbz	x9, 408014 <ferror@plt+0x55b4>
  408000:	ldur	x8, [x29, #-16]
  408004:	ldr	x9, [sp, #16]
  408008:	ldr	x10, [x9]
  40800c:	cmp	x8, x10
  408010:	b.ls	408024 <ferror@plt+0x55c4>  // b.plast
  408014:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  408018:	add	x8, x8, #0x302
  40801c:	stur	x8, [x29, #-8]
  408020:	b	408084 <ferror@plt+0x5624>
  408024:	ldur	x8, [x29, #-16]
  408028:	ucvtf	d0, x8
  40802c:	ldr	x8, [sp, #16]
  408030:	ldr	x9, [x8]
  408034:	ucvtf	d1, x9
  408038:	fdiv	d0, d0, d1
  40803c:	mov	x9, #0x999a                	// #39322
  408040:	movk	x9, #0x9999, lsl #16
  408044:	movk	x9, #0xf999, lsl #32
  408048:	movk	x9, #0x4058, lsl #48
  40804c:	fmov	d1, x9
  408050:	fmul	d0, d0, d1
  408054:	str	d0, [sp, #24]
  408058:	ldr	d0, [sp, #24]
  40805c:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  408060:	add	x9, x9, #0x7ba
  408064:	mov	x0, x9
  408068:	mov	x1, #0x10                  	// #16
  40806c:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  408070:	add	x2, x2, #0x308
  408074:	str	x9, [sp, #8]
  408078:	bl	402540 <snprintf@plt>
  40807c:	ldr	x8, [sp, #8]
  408080:	stur	x8, [x29, #-8]
  408084:	ldur	x0, [x29, #-8]
  408088:	ldp	x29, x30, [sp, #48]
  40808c:	add	sp, sp, #0x40
  408090:	ret
  408094:	sub	sp, sp, #0x90
  408098:	stp	x29, x30, [sp, #128]
  40809c:	add	x29, sp, #0x80
  4080a0:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4080a4:	add	x8, x8, #0x7ca
  4080a8:	mov	x9, #0x80                  	// #128
  4080ac:	mov	w10, wzr
  4080b0:	mov	w11, #0x2                   	// #2
  4080b4:	mov	w12, #0x4                   	// #4
  4080b8:	mov	w13, #0x1                   	// #1
  4080bc:	adrp	x14, 411000 <ferror@plt+0xe5a0>
  4080c0:	add	x14, x14, #0x310
  4080c4:	sub	x15, x29, #0x20
  4080c8:	sub	x16, x29, #0x28
  4080cc:	stur	x0, [x29, #-8]
  4080d0:	stur	x1, [x29, #-16]
  4080d4:	and	w17, w2, w13
  4080d8:	sturb	w17, [x29, #-17]
  4080dc:	stur	x8, [x29, #-32]
  4080e0:	stur	x9, [x29, #-40]
  4080e4:	ldurb	w17, [x29, #-17]
  4080e8:	tst	w17, #0x1
  4080ec:	csel	w11, w10, w11, ne  // ne = any
  4080f0:	stur	w11, [x29, #-44]
  4080f4:	ldur	x0, [x29, #-8]
  4080f8:	ldur	w1, [x29, #-44]
  4080fc:	mov	w2, w12
  408100:	and	w3, w10, #0x1
  408104:	mov	w4, w10
  408108:	stur	w10, [x29, #-60]
  40810c:	str	w12, [sp, #64]
  408110:	str	w13, [sp, #60]
  408114:	str	x14, [sp, #48]
  408118:	str	x15, [sp, #40]
  40811c:	str	x16, [sp, #32]
  408120:	bl	40b394 <ferror@plt+0x8934>
  408124:	ldur	x8, [x29, #-16]
  408128:	ldur	w1, [x29, #-44]
  40812c:	str	x0, [sp, #24]
  408130:	mov	x0, x8
  408134:	ldr	w2, [sp, #64]
  408138:	ldur	w10, [x29, #-60]
  40813c:	and	w3, w10, #0x1
  408140:	ldr	w4, [sp, #60]
  408144:	bl	40b394 <ferror@plt+0x8934>
  408148:	ldr	x8, [sp, #40]
  40814c:	str	x0, [sp, #16]
  408150:	mov	x0, x8
  408154:	ldr	x1, [sp, #32]
  408158:	ldr	x2, [sp, #48]
  40815c:	ldr	x3, [sp, #24]
  408160:	ldr	x4, [sp, #16]
  408164:	bl	40b60c <ferror@plt+0x8bac>
  408168:	ldur	x8, [x29, #-16]
  40816c:	cmp	x8, #0x0
  408170:	cset	w10, ls  // ls = plast
  408174:	tbnz	w10, #0, 408194 <ferror@plt+0x5734>
  408178:	ldur	x8, [x29, #-8]
  40817c:	ucvtf	d0, x8
  408180:	ldur	x8, [x29, #-16]
  408184:	ucvtf	d1, x8
  408188:	fdiv	d0, d0, d1
  40818c:	str	d0, [sp, #8]
  408190:	b	40819c <ferror@plt+0x573c>
  408194:	fmov	d0, #1.600000000000000000e+01
  408198:	str	d0, [sp, #8]
  40819c:	ldr	d0, [sp, #8]
  4081a0:	stur	d0, [x29, #-56]
  4081a4:	ldur	d0, [x29, #-56]
  4081a8:	mov	x8, #0x6873                	// #26739
  4081ac:	movk	x8, #0xed91, lsl #16
  4081b0:	movk	x8, #0xff7c, lsl #32
  4081b4:	movk	x8, #0x4023, lsl #48
  4081b8:	fmov	d1, x8
  4081bc:	fcmp	d0, d1
  4081c0:	cset	w9, gt
  4081c4:	tbnz	w9, #0, 4081cc <ferror@plt+0x576c>
  4081c8:	b	4081f8 <ferror@plt+0x5798>
  4081cc:	ldur	x0, [x29, #-32]
  4081d0:	ldur	x1, [x29, #-40]
  4081d4:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  4081d8:	add	x2, x2, #0x318
  4081dc:	mov	x8, #0x6873                	// #26739
  4081e0:	movk	x8, #0xed91, lsl #16
  4081e4:	movk	x8, #0xff7c, lsl #32
  4081e8:	movk	x8, #0x4023, lsl #48
  4081ec:	fmov	d0, x8
  4081f0:	bl	402540 <snprintf@plt>
  4081f4:	b	408210 <ferror@plt+0x57b0>
  4081f8:	ldur	x0, [x29, #-32]
  4081fc:	ldur	x1, [x29, #-40]
  408200:	ldur	d0, [x29, #-56]
  408204:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  408208:	add	x2, x2, #0x320
  40820c:	bl	402540 <snprintf@plt>
  408210:	adrp	x0, 427000 <stdin@@GLIBC_2.17+0x3b70>
  408214:	add	x0, x0, #0x7ca
  408218:	ldp	x29, x30, [sp, #128]
  40821c:	add	sp, sp, #0x90
  408220:	ret
  408224:	sub	sp, sp, #0x40
  408228:	stp	x29, x30, [sp, #48]
  40822c:	add	x29, sp, #0x30
  408230:	stur	x0, [x29, #-16]
  408234:	str	x1, [sp, #24]
  408238:	ldr	x8, [sp, #24]
  40823c:	cmp	x8, #0xbb8
  408240:	b.cs	408254 <ferror@plt+0x57f4>  // b.hs, b.nlast
  408244:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  408248:	add	x8, x8, #0xdd4
  40824c:	stur	x8, [x29, #-8]
  408250:	b	40834c <ferror@plt+0x58ec>
  408254:	str	xzr, [sp, #16]
  408258:	ldur	x8, [x29, #-16]
  40825c:	ucvtf	d0, x8
  408260:	ldr	x8, [sp, #24]
  408264:	ucvtf	d1, x8
  408268:	mov	x8, #0xa9fc                	// #43516
  40826c:	movk	x8, #0xd2f1, lsl #16
  408270:	movk	x8, #0x624d, lsl #32
  408274:	movk	x8, #0x3ff0, lsl #48
  408278:	fmov	d2, x8
  40827c:	fmul	d1, d1, d2
  408280:	fdiv	d0, d0, d1
  408284:	str	d0, [sp, #8]
  408288:	ldr	d0, [sp, #8]
  40828c:	mov	x8, #0x380000000000        	// #61572651155456
  408290:	movk	x8, #0x408f, lsl #48
  408294:	fmov	d1, x8
  408298:	fcmp	d0, d1
  40829c:	cset	w9, gt
  4082a0:	tbnz	w9, #0, 4082a8 <ferror@plt+0x5848>
  4082a4:	b	4082e4 <ferror@plt+0x5884>
  4082a8:	ldr	d0, [sp, #8]
  4082ac:	mov	x8, #0x4090000000000000    	// #4652218415073722368
  4082b0:	fmov	d1, x8
  4082b4:	fdiv	d0, d0, d1
  4082b8:	str	d0, [sp, #8]
  4082bc:	ldr	x8, [sp, #16]
  4082c0:	add	x8, x8, #0x1
  4082c4:	str	x8, [sp, #16]
  4082c8:	cmp	x8, #0x3
  4082cc:	b.ne	4082e0 <ferror@plt+0x5880>  // b.any
  4082d0:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  4082d4:	add	x8, x8, #0xdd4
  4082d8:	stur	x8, [x29, #-8]
  4082dc:	b	40834c <ferror@plt+0x58ec>
  4082e0:	b	408288 <ferror@plt+0x5828>
  4082e4:	ldr	d0, [sp, #8]
  4082e8:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4082ec:	movk	x8, #0xcccd
  4082f0:	movk	x8, #0x4023, lsl #48
  4082f4:	fmov	d1, x8
  4082f8:	mov	w9, #0x1                   	// #1
  4082fc:	mov	w10, wzr
  408300:	fcmp	d0, d1
  408304:	csel	w3, w10, w9, gt
  408308:	ldr	d0, [sp, #8]
  40830c:	ldr	x8, [sp, #16]
  408310:	mov	x11, #0x8                   	// #8
  408314:	mul	x8, x11, x8
  408318:	adrp	x11, 40f000 <ferror@plt+0xc5a0>
  40831c:	add	x11, x11, #0xabe
  408320:	add	x4, x11, x8
  408324:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  408328:	add	x8, x8, #0x84a
  40832c:	mov	x0, x8
  408330:	mov	x1, #0x10                  	// #16
  408334:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  408338:	add	x2, x2, #0x328
  40833c:	str	x8, [sp]
  408340:	bl	402540 <snprintf@plt>
  408344:	ldr	x8, [sp]
  408348:	stur	x8, [x29, #-8]
  40834c:	ldur	x0, [x29, #-8]
  408350:	ldp	x29, x30, [sp, #48]
  408354:	add	sp, sp, #0x40
  408358:	ret
  40835c:	sub	sp, sp, #0x40
  408360:	stp	x29, x30, [sp, #48]
  408364:	add	x29, sp, #0x30
  408368:	mov	x8, #0x3e8                 	// #1000
  40836c:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  408370:	add	x9, x9, #0x85a
  408374:	stur	x0, [x29, #-16]
  408378:	ldur	x10, [x29, #-16]
  40837c:	udiv	x8, x10, x8
  408380:	stur	w8, [x29, #-20]
  408384:	ldur	w8, [x29, #-20]
  408388:	str	x9, [sp, #8]
  40838c:	cbz	w8, 4083a4 <ferror@plt+0x5944>
  408390:	ldur	w8, [x29, #-20]
  408394:	mov	w9, #0x50ff                	// #20735
  408398:	movk	w9, #0x225, lsl #16
  40839c:	cmp	w8, w9
  4083a0:	b.ls	4083b4 <ferror@plt+0x5954>  // b.plast
  4083a4:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  4083a8:	add	x8, x8, #0xdd4
  4083ac:	stur	x8, [x29, #-8]
  4083b0:	b	408450 <ferror@plt+0x59f0>
  4083b4:	ldur	w8, [x29, #-20]
  4083b8:	mov	w9, #0x3c                  	// #60
  4083bc:	udiv	w8, w8, w9
  4083c0:	str	w8, [sp, #24]
  4083c4:	ldur	w8, [x29, #-20]
  4083c8:	udiv	w10, w8, w9
  4083cc:	mul	w9, w10, w9
  4083d0:	subs	w8, w8, w9
  4083d4:	stur	w8, [x29, #-20]
  4083d8:	ldr	w8, [sp, #24]
  4083dc:	cmp	w8, #0x3c
  4083e0:	b.cc	40842c <ferror@plt+0x59cc>  // b.lo, b.ul, b.last
  4083e4:	ldr	w8, [sp, #24]
  4083e8:	mov	w9, #0x3c                  	// #60
  4083ec:	udiv	w8, w8, w9
  4083f0:	str	w8, [sp, #20]
  4083f4:	ldr	w8, [sp, #24]
  4083f8:	udiv	w10, w8, w9
  4083fc:	mul	w9, w10, w9
  408400:	subs	w8, w8, w9
  408404:	str	w8, [sp, #24]
  408408:	ldr	w3, [sp, #20]
  40840c:	ldr	w4, [sp, #24]
  408410:	ldur	w5, [x29, #-20]
  408414:	ldr	x0, [sp, #8]
  408418:	mov	x1, #0xb                   	// #11
  40841c:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  408420:	add	x2, x2, #0x330
  408424:	bl	402540 <snprintf@plt>
  408428:	b	408448 <ferror@plt+0x59e8>
  40842c:	ldr	w3, [sp, #24]
  408430:	ldur	w4, [x29, #-20]
  408434:	ldr	x0, [sp, #8]
  408438:	mov	x1, #0xb                   	// #11
  40843c:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  408440:	add	x2, x2, #0x33d
  408444:	bl	402540 <snprintf@plt>
  408448:	ldr	x8, [sp, #8]
  40844c:	stur	x8, [x29, #-8]
  408450:	ldur	x0, [x29, #-8]
  408454:	ldp	x29, x30, [sp, #48]
  408458:	add	sp, sp, #0x40
  40845c:	ret
  408460:	sub	sp, sp, #0x40
  408464:	stp	x29, x30, [sp, #48]
  408468:	add	x29, sp, #0x30
  40846c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  408470:	add	x8, x8, #0x7a8
  408474:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  408478:	add	x9, x9, #0x865
  40847c:	stur	x0, [x29, #-16]
  408480:	str	x1, [sp, #24]
  408484:	ldr	x10, [x8]
  408488:	str	x8, [sp, #8]
  40848c:	str	x9, [sp]
  408490:	cbz	x10, 4084c4 <ferror@plt+0x5a64>
  408494:	ldur	x8, [x29, #-16]
  408498:	ldr	x9, [sp, #8]
  40849c:	ldr	x10, [x9]
  4084a0:	cmp	x8, x10
  4084a4:	b.hi	4084c4 <ferror@plt+0x5a64>  // b.pmore
  4084a8:	ldur	x8, [x29, #-16]
  4084ac:	cmp	x8, #0x80, lsl #12
  4084b0:	b.cc	4084c4 <ferror@plt+0x5a64>  // b.lo, b.ul, b.last
  4084b4:	ldr	x8, [sp, #24]
  4084b8:	mov	x9, #0x1f40                	// #8000
  4084bc:	cmp	x8, x9
  4084c0:	b.cs	4084d4 <ferror@plt+0x5a74>  // b.hs, b.nlast
  4084c4:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  4084c8:	add	x8, x8, #0xdd4
  4084cc:	stur	x8, [x29, #-8]
  4084d0:	b	40878c <ferror@plt+0x5d2c>
  4084d4:	ldr	x8, [sp, #8]
  4084d8:	ldr	x9, [x8]
  4084dc:	ldur	x10, [x29, #-16]
  4084e0:	subs	x9, x9, x10
  4084e4:	ucvtf	d0, x9
  4084e8:	ldr	x9, [sp, #24]
  4084ec:	ucvtf	d1, x9
  4084f0:	mov	x9, #0x400000000000        	// #70368744177664
  4084f4:	movk	x9, #0x408f, lsl #48
  4084f8:	fmov	d2, x9
  4084fc:	fdiv	d1, d1, d2
  408500:	fmul	d0, d0, d1
  408504:	ldur	x9, [x29, #-16]
  408508:	ucvtf	d1, x9
  40850c:	fdiv	d0, d0, d1
  408510:	fcvtzu	w11, d0
  408514:	str	w11, [sp, #20]
  408518:	ldr	w11, [sp, #20]
  40851c:	cmp	w11, #0x1
  408520:	b.cs	40852c <ferror@plt+0x5acc>  // b.hs, b.nlast
  408524:	mov	w8, #0x1                   	// #1
  408528:	str	w8, [sp, #20]
  40852c:	ldr	w8, [sp, #20]
  408530:	cmp	w8, #0xa
  408534:	b.hi	408554 <ferror@plt+0x5af4>  // b.pmore
  408538:	ldr	w3, [sp, #20]
  40853c:	ldr	x0, [sp]
  408540:	mov	x1, #0xb                   	// #11
  408544:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  408548:	add	x2, x2, #0x34c
  40854c:	bl	402540 <snprintf@plt>
  408550:	b	408784 <ferror@plt+0x5d24>
  408554:	ldr	w8, [sp, #20]
  408558:	cmp	w8, #0x32
  40855c:	b.hi	408594 <ferror@plt+0x5b34>  // b.pmore
  408560:	ldr	w8, [sp, #20]
  408564:	add	w8, w8, #0x4
  408568:	mov	w9, #0x5                   	// #5
  40856c:	udiv	w8, w8, w9
  408570:	mul	w8, w8, w9
  408574:	str	w8, [sp, #20]
  408578:	ldr	w3, [sp, #20]
  40857c:	ldr	x0, [sp]
  408580:	mov	x1, #0xb                   	// #11
  408584:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  408588:	add	x2, x2, #0x34c
  40858c:	bl	402540 <snprintf@plt>
  408590:	b	408784 <ferror@plt+0x5d24>
  408594:	ldr	w8, [sp, #20]
  408598:	cmp	w8, #0x24e
  40859c:	b.hi	4085ec <ferror@plt+0x5b8c>  // b.pmore
  4085a0:	ldr	w8, [sp, #20]
  4085a4:	add	w8, w8, #0x9
  4085a8:	mov	w9, #0xa                   	// #10
  4085ac:	udiv	w8, w8, w9
  4085b0:	mul	w8, w8, w9
  4085b4:	str	w8, [sp, #20]
  4085b8:	ldr	w8, [sp, #20]
  4085bc:	mov	w9, #0x3c                  	// #60
  4085c0:	udiv	w3, w8, w9
  4085c4:	ldr	w8, [sp, #20]
  4085c8:	udiv	w10, w8, w9
  4085cc:	mul	w9, w10, w9
  4085d0:	subs	w4, w8, w9
  4085d4:	ldr	x0, [sp]
  4085d8:	mov	x1, #0xb                   	// #11
  4085dc:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  4085e0:	add	x2, x2, #0x345
  4085e4:	bl	402540 <snprintf@plt>
  4085e8:	b	408784 <ferror@plt+0x5d24>
  4085ec:	ldr	w8, [sp, #20]
  4085f0:	cmp	w8, #0xdd4
  4085f4:	b.hi	408628 <ferror@plt+0x5bc8>  // b.pmore
  4085f8:	ldr	w8, [sp, #20]
  4085fc:	add	w8, w8, #0x3b
  408600:	mov	w9, #0x3c                  	// #60
  408604:	udiv	w8, w8, w9
  408608:	str	w8, [sp, #20]
  40860c:	ldr	w3, [sp, #20]
  408610:	ldr	x0, [sp]
  408614:	mov	x1, #0xb                   	// #11
  408618:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40861c:	add	x2, x2, #0x356
  408620:	bl	402540 <snprintf@plt>
  408624:	b	408784 <ferror@plt+0x5d24>
  408628:	ldr	w8, [sp, #20]
  40862c:	mov	w9, #0x8a48                	// #35400
  408630:	cmp	w8, w9
  408634:	b.hi	408688 <ferror@plt+0x5c28>  // b.pmore
  408638:	ldr	w8, [sp, #20]
  40863c:	add	w8, w8, #0x257
  408640:	mov	w9, #0x258                 	// #600
  408644:	udiv	w8, w8, w9
  408648:	mov	w9, #0xa                   	// #10
  40864c:	mul	w8, w8, w9
  408650:	str	w8, [sp, #20]
  408654:	ldr	w8, [sp, #20]
  408658:	mov	w9, #0x3c                  	// #60
  40865c:	udiv	w3, w8, w9
  408660:	ldr	w8, [sp, #20]
  408664:	udiv	w10, w8, w9
  408668:	mul	w9, w10, w9
  40866c:	subs	w4, w8, w9
  408670:	ldr	x0, [sp]
  408674:	mov	x1, #0xb                   	// #11
  408678:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40867c:	add	x2, x2, #0x351
  408680:	bl	402540 <snprintf@plt>
  408684:	b	408784 <ferror@plt+0x5d24>
  408688:	ldr	w8, [sp, #20]
  40868c:	mov	w9, #0x4370                	// #17264
  408690:	movk	w9, #0x1, lsl #16
  408694:	cmp	w8, w9
  408698:	b.hi	4086cc <ferror@plt+0x5c6c>  // b.pmore
  40869c:	ldr	w8, [sp, #20]
  4086a0:	add	w8, w8, #0xe0f
  4086a4:	mov	w9, #0xe10                 	// #3600
  4086a8:	udiv	w8, w8, w9
  4086ac:	str	w8, [sp, #20]
  4086b0:	ldr	w3, [sp, #20]
  4086b4:	ldr	x0, [sp]
  4086b8:	mov	x1, #0xb                   	// #11
  4086bc:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  4086c0:	add	x2, x2, #0x362
  4086c4:	bl	402540 <snprintf@plt>
  4086c8:	b	408784 <ferror@plt+0x5d24>
  4086cc:	ldr	w8, [sp, #20]
  4086d0:	mov	w9, #0x20f0                	// #8432
  4086d4:	movk	w9, #0xd, lsl #16
  4086d8:	cmp	w8, w9
  4086dc:	b.hi	408728 <ferror@plt+0x5cc8>  // b.pmore
  4086e0:	ldr	w8, [sp, #20]
  4086e4:	add	w8, w8, #0xe0f
  4086e8:	mov	w9, #0xe10                 	// #3600
  4086ec:	udiv	w8, w8, w9
  4086f0:	str	w8, [sp, #20]
  4086f4:	ldr	w8, [sp, #20]
  4086f8:	mov	w9, #0x18                  	// #24
  4086fc:	udiv	w3, w8, w9
  408700:	ldr	w8, [sp, #20]
  408704:	udiv	w10, w8, w9
  408708:	mul	w9, w10, w9
  40870c:	subs	w4, w8, w9
  408710:	ldr	x0, [sp]
  408714:	mov	x1, #0xb                   	// #11
  408718:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40871c:	add	x2, x2, #0x35d
  408720:	bl	402540 <snprintf@plt>
  408724:	b	408784 <ferror@plt+0x5d24>
  408728:	ldr	w8, [sp, #20]
  40872c:	mov	w9, #0xa80                 	// #2688
  408730:	movk	w9, #0x525, lsl #16
  408734:	cmp	w8, w9
  408738:	b.hi	408774 <ferror@plt+0x5d14>  // b.pmore
  40873c:	ldr	w8, [sp, #20]
  408740:	mov	w9, #0x5180                	// #20864
  408744:	movk	w9, #0x1, lsl #16
  408748:	add	w8, w8, w9
  40874c:	subs	w8, w8, #0x1
  408750:	udiv	w8, w8, w9
  408754:	str	w8, [sp, #20]
  408758:	ldr	w3, [sp, #20]
  40875c:	ldr	x0, [sp]
  408760:	mov	x1, #0xb                   	// #11
  408764:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  408768:	add	x2, x2, #0x367
  40876c:	bl	402540 <snprintf@plt>
  408770:	b	408784 <ferror@plt+0x5d24>
  408774:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  408778:	add	x8, x8, #0xdd4
  40877c:	stur	x8, [x29, #-8]
  408780:	b	40878c <ferror@plt+0x5d2c>
  408784:	ldr	x8, [sp]
  408788:	stur	x8, [x29, #-8]
  40878c:	ldur	x0, [x29, #-8]
  408790:	ldp	x29, x30, [sp, #48]
  408794:	add	sp, sp, #0x40
  408798:	ret
  40879c:	sub	sp, sp, #0x20
  4087a0:	stp	x29, x30, [sp, #16]
  4087a4:	add	x29, sp, #0x10
  4087a8:	mov	w8, #0x0                   	// #0
  4087ac:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4087b0:	add	x9, x9, #0x7b0
  4087b4:	mov	w10, #0x1                   	// #1
  4087b8:	and	w10, w0, w10
  4087bc:	sturb	w10, [x29, #-1]
  4087c0:	ldurb	w10, [x29, #-1]
  4087c4:	and	w0, w10, #0x1
  4087c8:	str	w8, [sp, #8]
  4087cc:	str	x9, [sp]
  4087d0:	bl	4087ec <ferror@plt+0x5d8c>
  4087d4:	ldr	w8, [sp, #8]
  4087d8:	ldr	x9, [sp]
  4087dc:	strb	w8, [x9]
  4087e0:	ldp	x29, x30, [sp, #16]
  4087e4:	add	sp, sp, #0x20
  4087e8:	ret
  4087ec:	sub	sp, sp, #0xf0
  4087f0:	stp	x29, x30, [sp, #224]
  4087f4:	add	x29, sp, #0xe0
  4087f8:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  4087fc:	add	x8, x8, #0x7b0
  408800:	adrp	x9, 423000 <ferror@plt+0x205a0>
  408804:	add	x9, x9, #0x470
  408808:	and	w10, w0, #0x1
  40880c:	sturb	w10, [x29, #-1]
  408810:	ldrb	w10, [x8]
  408814:	str	x9, [sp, #112]
  408818:	tbnz	w10, #0, 408820 <ferror@plt+0x5dc0>
  40881c:	b	408834 <ferror@plt+0x5dd4>
  408820:	adrp	x8, 423000 <ferror@plt+0x205a0>
  408824:	add	x8, x8, #0x418
  408828:	ldr	w9, [x8]
  40882c:	cmp	w9, #0x3
  408830:	b.cs	408838 <ferror@plt+0x5dd8>  // b.hs, b.nlast
  408834:	b	408b20 <ferror@plt+0x60c0>
  408838:	sub	x0, x29, #0x10
  40883c:	sub	x1, x29, #0x18
  408840:	sub	x2, x29, #0x20
  408844:	bl	407f48 <ferror@plt+0x54e8>
  408848:	ldurb	w8, [x29, #-1]
  40884c:	tbnz	w8, #0, 408874 <ferror@plt+0x5e14>
  408850:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  408854:	add	x8, x8, #0x7b8
  408858:	ldrb	w9, [x8]
  40885c:	tbnz	w9, #0, 408874 <ferror@plt+0x5e14>
  408860:	ldur	x8, [x29, #-24]
  408864:	cbz	x8, 408870 <ferror@plt+0x5e10>
  408868:	ldur	x8, [x29, #-32]
  40886c:	cbnz	x8, 408874 <ferror@plt+0x5e14>
  408870:	b	408b20 <ferror@plt+0x60c0>
  408874:	mov	w8, #0x0                   	// #0
  408878:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40887c:	add	x9, x9, #0x7b8
  408880:	strb	w8, [x9]
  408884:	bl	409bac <ferror@plt+0x714c>
  408888:	stur	x0, [x29, #-40]
  40888c:	bl	40a64c <ferror@plt+0x7bec>
  408890:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  408894:	add	x9, x9, #0x780
  408898:	ldrb	w8, [x9]
  40889c:	tbnz	w8, #0, 4088a4 <ferror@plt+0x5e44>
  4088a0:	b	408a08 <ferror@plt+0x5fa8>
  4088a4:	ldurb	w8, [x29, #-1]
  4088a8:	tbnz	w8, #0, 4088b0 <ferror@plt+0x5e50>
  4088ac:	b	4088c0 <ferror@plt+0x5e60>
  4088b0:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  4088b4:	add	x8, x8, #0x36c
  4088b8:	str	x8, [sp, #104]
  4088bc:	b	4088cc <ferror@plt+0x5e6c>
  4088c0:	ldur	x0, [x29, #-16]
  4088c4:	bl	407fdc <ferror@plt+0x557c>
  4088c8:	str	x0, [sp, #104]
  4088cc:	ldr	x8, [sp, #104]
  4088d0:	sub	x9, x29, #0x50
  4088d4:	stur	x8, [x29, #-80]
  4088d8:	ldur	x0, [x29, #-24]
  4088dc:	ldur	x1, [x29, #-32]
  4088e0:	mov	w10, #0x1                   	// #1
  4088e4:	and	w2, w10, #0x1
  4088e8:	str	x9, [sp, #96]
  4088ec:	bl	408094 <ferror@plt+0x5634>
  4088f0:	ldr	x8, [sp, #96]
  4088f4:	str	x0, [x8, #8]
  4088f8:	ldur	x0, [x29, #-32]
  4088fc:	ldur	x1, [x29, #-40]
  408900:	bl	408224 <ferror@plt+0x57c4>
  408904:	ldr	x8, [sp, #96]
  408908:	str	x0, [x8, #16]
  40890c:	ldur	x0, [x29, #-40]
  408910:	bl	40835c <ferror@plt+0x58fc>
  408914:	ldr	x8, [sp, #96]
  408918:	str	x0, [x8, #24]
  40891c:	ldurb	w10, [x29, #-1]
  408920:	tbnz	w10, #0, 408928 <ferror@plt+0x5ec8>
  408924:	b	408938 <ferror@plt+0x5ed8>
  408928:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  40892c:	add	x8, x8, #0xdd4
  408930:	str	x8, [sp, #88]
  408934:	b	408948 <ferror@plt+0x5ee8>
  408938:	ldur	x0, [x29, #-16]
  40893c:	ldur	x1, [x29, #-40]
  408940:	bl	408460 <ferror@plt+0x5a00>
  408944:	str	x0, [sp, #88]
  408948:	ldr	x8, [sp, #88]
  40894c:	ldr	x9, [sp, #96]
  408950:	str	x8, [x9, #32]
  408954:	ldr	x8, [sp, #112]
  408958:	ldr	x0, [x8]
  40895c:	sub	x10, x29, #0x50
  408960:	ldur	x11, [x29, #-80]
  408964:	str	x0, [sp, #80]
  408968:	mov	x0, x11
  40896c:	mov	w1, #0x6                   	// #6
  408970:	str	x10, [sp, #72]
  408974:	bl	40bb8c <ferror@plt+0x912c>
  408978:	ldur	x3, [x29, #-80]
  40897c:	ldr	x8, [sp, #72]
  408980:	ldr	x9, [x8, #8]
  408984:	str	w0, [sp, #68]
  408988:	mov	x0, x9
  40898c:	mov	w1, #0x23                  	// #35
  408990:	str	x3, [sp, #56]
  408994:	bl	40bb8c <ferror@plt+0x912c>
  408998:	ldr	x8, [sp, #72]
  40899c:	ldr	x5, [x8, #8]
  4089a0:	ldr	x9, [x8, #16]
  4089a4:	str	w0, [sp, #52]
  4089a8:	mov	x0, x9
  4089ac:	mov	w1, #0x9                   	// #9
  4089b0:	str	x5, [sp, #40]
  4089b4:	bl	40bb8c <ferror@plt+0x912c>
  4089b8:	ldr	x8, [sp, #72]
  4089bc:	ldr	x7, [x8, #16]
  4089c0:	ldr	x9, [x8, #24]
  4089c4:	ldr	x10, [x8, #32]
  4089c8:	ldr	x11, [sp, #80]
  4089cc:	str	w0, [sp, #36]
  4089d0:	mov	x0, x11
  4089d4:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  4089d8:	add	x1, x1, #0x372
  4089dc:	ldr	w2, [sp, #68]
  4089e0:	ldr	x3, [sp, #56]
  4089e4:	ldr	w4, [sp, #52]
  4089e8:	ldr	x5, [sp, #40]
  4089ec:	ldr	w6, [sp, #36]
  4089f0:	mov	x12, sp
  4089f4:	str	x9, [x12]
  4089f8:	mov	x9, sp
  4089fc:	str	x10, [x9, #8]
  408a00:	bl	402a40 <fprintf@plt>
  408a04:	b	408b1c <ferror@plt+0x60bc>
  408a08:	ldr	x8, [sp, #112]
  408a0c:	ldr	x0, [x8]
  408a10:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  408a14:	add	x9, x9, #0x790
  408a18:	ldr	x2, [x9]
  408a1c:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  408a20:	add	x1, x1, #0x38f
  408a24:	bl	402a40 <fprintf@plt>
  408a28:	ldurb	w10, [x29, #-1]
  408a2c:	tbnz	w10, #0, 408a64 <ferror@plt+0x6004>
  408a30:	ldur	x0, [x29, #-16]
  408a34:	bl	407fdc <ferror@plt+0x557c>
  408a38:	stur	x0, [x29, #-88]
  408a3c:	ldur	x8, [x29, #-88]
  408a40:	ldrb	w9, [x8]
  408a44:	cmp	w9, #0x2d
  408a48:	b.eq	408a64 <ferror@plt+0x6004>  // b.none
  408a4c:	ldr	x8, [sp, #112]
  408a50:	ldr	x0, [x8]
  408a54:	ldur	x2, [x29, #-88]
  408a58:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  408a5c:	add	x1, x1, #0x394
  408a60:	bl	402a40 <fprintf@plt>
  408a64:	ldr	x8, [sp, #112]
  408a68:	ldr	x0, [x8]
  408a6c:	ldur	x9, [x29, #-24]
  408a70:	ldur	x1, [x29, #-32]
  408a74:	str	x0, [sp, #24]
  408a78:	mov	x0, x9
  408a7c:	mov	w10, #0x1                   	// #1
  408a80:	and	w2, w10, #0x1
  408a84:	bl	408094 <ferror@plt+0x5634>
  408a88:	ldr	x8, [sp, #24]
  408a8c:	str	x0, [sp, #16]
  408a90:	mov	x0, x8
  408a94:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  408a98:	add	x1, x1, #0xd82
  408a9c:	ldr	x2, [sp, #16]
  408aa0:	bl	402a40 <fprintf@plt>
  408aa4:	ldur	x8, [x29, #-32]
  408aa8:	ldur	x1, [x29, #-40]
  408aac:	mov	x0, x8
  408ab0:	bl	408224 <ferror@plt+0x57c4>
  408ab4:	stur	x0, [x29, #-96]
  408ab8:	ldur	x8, [x29, #-96]
  408abc:	ldrb	w10, [x8]
  408ac0:	cbz	w10, 408adc <ferror@plt+0x607c>
  408ac4:	ldr	x8, [sp, #112]
  408ac8:	ldr	x0, [x8]
  408acc:	ldur	x2, [x29, #-96]
  408ad0:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  408ad4:	add	x1, x1, #0x399
  408ad8:	bl	402a40 <fprintf@plt>
  408adc:	ldur	x0, [x29, #-40]
  408ae0:	bl	40835c <ferror@plt+0x58fc>
  408ae4:	stur	x0, [x29, #-104]
  408ae8:	ldur	x8, [x29, #-104]
  408aec:	ldrb	w9, [x8]
  408af0:	cbz	w9, 408b0c <ferror@plt+0x60ac>
  408af4:	ldr	x8, [sp, #112]
  408af8:	ldr	x0, [x8]
  408afc:	ldur	x2, [x29, #-104]
  408b00:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  408b04:	add	x1, x1, #0x399
  408b08:	bl	402a40 <fprintf@plt>
  408b0c:	ldr	x8, [sp, #112]
  408b10:	ldr	x1, [x8]
  408b14:	mov	w0, #0xa                   	// #10
  408b18:	bl	4024e0 <fputc@plt>
  408b1c:	bl	40a704 <ferror@plt+0x7ca4>
  408b20:	ldp	x29, x30, [sp, #224]
  408b24:	add	sp, sp, #0xf0
  408b28:	ret
  408b2c:	sub	sp, sp, #0x120
  408b30:	stp	x29, x30, [sp, #256]
  408b34:	str	x28, [sp, #272]
  408b38:	add	x29, sp, #0x100
  408b3c:	str	q7, [sp, #112]
  408b40:	str	q6, [sp, #96]
  408b44:	str	q5, [sp, #80]
  408b48:	str	q4, [sp, #64]
  408b4c:	str	q3, [sp, #48]
  408b50:	str	q2, [sp, #32]
  408b54:	str	q1, [sp, #16]
  408b58:	str	q0, [sp]
  408b5c:	str	x7, [sp, #168]
  408b60:	str	x6, [sp, #160]
  408b64:	str	x5, [sp, #152]
  408b68:	str	x4, [sp, #144]
  408b6c:	str	x3, [sp, #136]
  408b70:	str	x2, [sp, #128]
  408b74:	stur	w0, [x29, #-4]
  408b78:	stur	x1, [x29, #-16]
  408b7c:	mov	w8, #0xffffff80            	// #-128
  408b80:	stur	w8, [x29, #-20]
  408b84:	mov	w8, #0xffffffd0            	// #-48
  408b88:	stur	w8, [x29, #-24]
  408b8c:	mov	x9, sp
  408b90:	add	x9, x9, #0x80
  408b94:	stur	x9, [x29, #-32]
  408b98:	add	x9, sp, #0x80
  408b9c:	add	x9, x9, #0x30
  408ba0:	stur	x9, [x29, #-40]
  408ba4:	add	x9, x29, #0x20
  408ba8:	stur	x9, [x29, #-48]
  408bac:	ldur	w0, [x29, #-4]
  408bb0:	ldur	x1, [x29, #-16]
  408bb4:	ldur	q0, [x29, #-48]
  408bb8:	ldur	q1, [x29, #-32]
  408bbc:	stur	q1, [x29, #-64]
  408bc0:	stur	q0, [x29, #-80]
  408bc4:	sub	x2, x29, #0x50
  408bc8:	bl	408bdc <ferror@plt+0x617c>
  408bcc:	ldr	x28, [sp, #272]
  408bd0:	ldp	x29, x30, [sp, #256]
  408bd4:	add	sp, sp, #0x120
  408bd8:	ret
  408bdc:	sub	sp, sp, #0x60
  408be0:	stp	x29, x30, [sp, #80]
  408be4:	add	x29, sp, #0x50
  408be8:	adrp	x8, 423000 <ferror@plt+0x205a0>
  408bec:	add	x8, x8, #0x418
  408bf0:	adrp	x9, 423000 <ferror@plt+0x205a0>
  408bf4:	add	x9, x9, #0x470
  408bf8:	stur	w0, [x29, #-4]
  408bfc:	stur	x1, [x29, #-16]
  408c00:	ldur	w10, [x29, #-4]
  408c04:	ldr	w11, [x8]
  408c08:	cmp	w10, w11
  408c0c:	str	x2, [sp, #24]
  408c10:	str	x9, [sp, #16]
  408c14:	b.hi	408ca8 <ferror@plt+0x6248>  // b.pmore
  408c18:	bl	40a64c <ferror@plt+0x7bec>
  408c1c:	mov	w8, wzr
  408c20:	and	w0, w8, #0x1
  408c24:	bl	4087ec <ferror@plt+0x5d8c>
  408c28:	ldr	x9, [sp, #16]
  408c2c:	ldr	x0, [x9]
  408c30:	adrp	x10, 411000 <ferror@plt+0xe5a0>
  408c34:	add	x10, x10, #0x38f
  408c38:	str	x0, [sp, #8]
  408c3c:	mov	x0, x10
  408c40:	bl	402a10 <gettext@plt>
  408c44:	adrp	x9, 423000 <ferror@plt+0x205a0>
  408c48:	add	x9, x9, #0x468
  408c4c:	ldr	x2, [x9]
  408c50:	ldr	x9, [sp, #8]
  408c54:	str	x0, [sp]
  408c58:	mov	x0, x9
  408c5c:	ldr	x1, [sp]
  408c60:	bl	402a40 <fprintf@plt>
  408c64:	ldr	x9, [sp, #16]
  408c68:	ldr	x10, [x9]
  408c6c:	ldur	x1, [x29, #-16]
  408c70:	ldr	x11, [sp, #24]
  408c74:	ldr	q0, [x11]
  408c78:	add	x2, sp, #0x20
  408c7c:	str	q0, [sp, #32]
  408c80:	ldr	q0, [x11, #16]
  408c84:	str	q0, [sp, #48]
  408c88:	mov	x0, x10
  408c8c:	bl	402970 <vfprintf@plt>
  408c90:	ldr	x9, [sp, #16]
  408c94:	ldr	x1, [x9]
  408c98:	mov	w8, #0xa                   	// #10
  408c9c:	mov	w0, w8
  408ca0:	bl	4024e0 <fputc@plt>
  408ca4:	bl	40a704 <ferror@plt+0x7ca4>
  408ca8:	ldp	x29, x30, [sp, #80]
  408cac:	add	sp, sp, #0x60
  408cb0:	ret
  408cb4:	sub	sp, sp, #0x140
  408cb8:	stp	x29, x30, [sp, #288]
  408cbc:	str	x28, [sp, #304]
  408cc0:	add	x29, sp, #0x120
  408cc4:	sub	x8, x29, #0x28
  408cc8:	str	q7, [sp, #128]
  408ccc:	str	q6, [sp, #112]
  408cd0:	str	q5, [sp, #96]
  408cd4:	str	q4, [sp, #80]
  408cd8:	str	q3, [sp, #64]
  408cdc:	str	q2, [sp, #48]
  408ce0:	str	q1, [sp, #32]
  408ce4:	str	q0, [sp, #16]
  408ce8:	stur	x7, [x29, #-88]
  408cec:	stur	x6, [x29, #-96]
  408cf0:	stur	x5, [x29, #-104]
  408cf4:	stur	x4, [x29, #-112]
  408cf8:	stur	x3, [x29, #-120]
  408cfc:	stur	x2, [x29, #-128]
  408d00:	stur	x1, [x29, #-136]
  408d04:	stur	x0, [x29, #-8]
  408d08:	mov	w9, #0xffffff80            	// #-128
  408d0c:	stur	w9, [x29, #-12]
  408d10:	mov	w9, #0xffffffc8            	// #-56
  408d14:	stur	w9, [x29, #-16]
  408d18:	add	x10, sp, #0x10
  408d1c:	add	x10, x10, #0x80
  408d20:	stur	x10, [x29, #-24]
  408d24:	sub	x10, x29, #0x88
  408d28:	add	x10, x10, #0x38
  408d2c:	stur	x10, [x29, #-32]
  408d30:	add	x10, x29, #0x20
  408d34:	stur	x10, [x29, #-40]
  408d38:	ldur	x1, [x29, #-8]
  408d3c:	ldr	q0, [x8]
  408d40:	ldr	q1, [x8, #16]
  408d44:	stur	q1, [x29, #-64]
  408d48:	stur	q0, [x29, #-80]
  408d4c:	mov	w9, #0x2                   	// #2
  408d50:	sub	x2, x29, #0x50
  408d54:	mov	w0, w9
  408d58:	str	w9, [sp, #12]
  408d5c:	bl	408bdc <ferror@plt+0x617c>
  408d60:	ldr	w0, [sp, #12]
  408d64:	bl	4073a0 <ferror@plt+0x4940>
  408d68:	ldr	x28, [sp, #304]
  408d6c:	ldp	x29, x30, [sp, #288]
  408d70:	add	sp, sp, #0x140
  408d74:	ret
  408d78:	sub	sp, sp, #0x140
  408d7c:	stp	x29, x30, [sp, #288]
  408d80:	str	x28, [sp, #304]
  408d84:	add	x29, sp, #0x120
  408d88:	sub	x8, x29, #0x28
  408d8c:	str	q7, [sp, #128]
  408d90:	str	q6, [sp, #112]
  408d94:	str	q5, [sp, #96]
  408d98:	str	q4, [sp, #80]
  408d9c:	str	q3, [sp, #64]
  408da0:	str	q2, [sp, #48]
  408da4:	str	q1, [sp, #32]
  408da8:	str	q0, [sp, #16]
  408dac:	stur	x7, [x29, #-88]
  408db0:	stur	x6, [x29, #-96]
  408db4:	stur	x5, [x29, #-104]
  408db8:	stur	x4, [x29, #-112]
  408dbc:	stur	x3, [x29, #-120]
  408dc0:	stur	x2, [x29, #-128]
  408dc4:	stur	x1, [x29, #-136]
  408dc8:	stur	x0, [x29, #-8]
  408dcc:	mov	w9, #0xffffff80            	// #-128
  408dd0:	stur	w9, [x29, #-12]
  408dd4:	mov	w9, #0xffffffc8            	// #-56
  408dd8:	stur	w9, [x29, #-16]
  408ddc:	add	x10, sp, #0x10
  408de0:	add	x10, x10, #0x80
  408de4:	stur	x10, [x29, #-24]
  408de8:	sub	x10, x29, #0x88
  408dec:	add	x10, x10, #0x38
  408df0:	stur	x10, [x29, #-32]
  408df4:	add	x10, x29, #0x20
  408df8:	stur	x10, [x29, #-40]
  408dfc:	ldur	x1, [x29, #-8]
  408e00:	ldr	q0, [x8]
  408e04:	ldr	q1, [x8, #16]
  408e08:	stur	q1, [x29, #-64]
  408e0c:	stur	q0, [x29, #-80]
  408e10:	mov	w9, #0x1                   	// #1
  408e14:	sub	x2, x29, #0x50
  408e18:	mov	w0, w9
  408e1c:	str	w9, [sp, #12]
  408e20:	bl	408bdc <ferror@plt+0x617c>
  408e24:	ldr	w0, [sp, #12]
  408e28:	bl	4073a0 <ferror@plt+0x4940>
  408e2c:	ldr	x28, [sp, #304]
  408e30:	ldp	x29, x30, [sp, #288]
  408e34:	add	sp, sp, #0x140
  408e38:	ret
  408e3c:	sub	sp, sp, #0x140
  408e40:	stp	x29, x30, [sp, #288]
  408e44:	str	x28, [sp, #304]
  408e48:	add	x29, sp, #0x120
  408e4c:	sub	x8, x29, #0x28
  408e50:	str	q7, [sp, #128]
  408e54:	str	q6, [sp, #112]
  408e58:	str	q5, [sp, #96]
  408e5c:	str	q4, [sp, #80]
  408e60:	str	q3, [sp, #64]
  408e64:	str	q2, [sp, #48]
  408e68:	str	q1, [sp, #32]
  408e6c:	str	q0, [sp, #16]
  408e70:	stur	x7, [x29, #-88]
  408e74:	stur	x6, [x29, #-96]
  408e78:	stur	x5, [x29, #-104]
  408e7c:	stur	x4, [x29, #-112]
  408e80:	stur	x3, [x29, #-120]
  408e84:	stur	x2, [x29, #-128]
  408e88:	stur	x1, [x29, #-136]
  408e8c:	stur	x0, [x29, #-8]
  408e90:	mov	w9, #0xffffff80            	// #-128
  408e94:	stur	w9, [x29, #-12]
  408e98:	mov	w9, #0xffffffc8            	// #-56
  408e9c:	stur	w9, [x29, #-16]
  408ea0:	add	x10, sp, #0x10
  408ea4:	add	x10, x10, #0x80
  408ea8:	stur	x10, [x29, #-24]
  408eac:	sub	x10, x29, #0x88
  408eb0:	add	x10, x10, #0x38
  408eb4:	stur	x10, [x29, #-32]
  408eb8:	add	x10, x29, #0x20
  408ebc:	stur	x10, [x29, #-40]
  408ec0:	ldur	x1, [x29, #-8]
  408ec4:	ldr	q0, [x8]
  408ec8:	ldr	q1, [x8, #16]
  408ecc:	stur	q1, [x29, #-64]
  408ed0:	stur	q0, [x29, #-80]
  408ed4:	mov	w9, #0x1                   	// #1
  408ed8:	sub	x2, x29, #0x50
  408edc:	mov	w0, w9
  408ee0:	str	w9, [sp, #12]
  408ee4:	bl	408bdc <ferror@plt+0x617c>
  408ee8:	mov	w0, wzr
  408eec:	ldr	w9, [sp, #12]
  408ef0:	str	w0, [sp, #8]
  408ef4:	mov	w0, w9
  408ef8:	mov	w1, w9
  408efc:	ldr	w2, [sp, #8]
  408f00:	bl	40b928 <ferror@plt+0x8ec8>
  408f04:	stp	x29, x30, [sp, #-16]!
  408f08:	mov	x29, sp
  408f0c:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  408f10:	add	x0, x0, #0xaf3
  408f14:	bl	402a10 <gettext@plt>
  408f18:	bl	408e3c <ferror@plt+0x63dc>
  408f1c:	sub	sp, sp, #0x30
  408f20:	stp	x29, x30, [sp, #32]
  408f24:	add	x29, sp, #0x20
  408f28:	stur	w0, [x29, #-12]
  408f2c:	ldur	w8, [x29, #-12]
  408f30:	subs	w8, w8, #0x0
  408f34:	mov	w9, w8
  408f38:	ubfx	x9, x9, #0, #32
  408f3c:	cmp	x9, #0xb
  408f40:	str	x9, [sp, #8]
  408f44:	b.hi	408ffc <ferror@plt+0x659c>  // b.pmore
  408f48:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  408f4c:	add	x8, x8, #0xa04
  408f50:	ldr	x11, [sp, #8]
  408f54:	ldrsw	x10, [x8, x11, lsl #2]
  408f58:	add	x9, x8, x10
  408f5c:	br	x9
  408f60:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  408f64:	add	x0, x0, #0xb29
  408f68:	bl	402a10 <gettext@plt>
  408f6c:	stur	x0, [x29, #-8]
  408f70:	b	40900c <ferror@plt+0x65ac>
  408f74:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  408f78:	add	x0, x0, #0xb5a
  408f7c:	bl	402a10 <gettext@plt>
  408f80:	stur	x0, [x29, #-8]
  408f84:	b	40900c <ferror@plt+0x65ac>
  408f88:	mov	w0, #0xc                   	// #12
  408f8c:	bl	4026b0 <strerror@plt>
  408f90:	stur	x0, [x29, #-8]
  408f94:	b	40900c <ferror@plt+0x65ac>
  408f98:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  408f9c:	add	x0, x0, #0xb9c
  408fa0:	bl	402a10 <gettext@plt>
  408fa4:	stur	x0, [x29, #-8]
  408fa8:	b	40900c <ferror@plt+0x65ac>
  408fac:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  408fb0:	add	x0, x0, #0xbb7
  408fb4:	bl	402a10 <gettext@plt>
  408fb8:	stur	x0, [x29, #-8]
  408fbc:	b	40900c <ferror@plt+0x65ac>
  408fc0:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  408fc4:	add	x0, x0, #0xbd2
  408fc8:	bl	402a10 <gettext@plt>
  408fcc:	stur	x0, [x29, #-8]
  408fd0:	b	40900c <ferror@plt+0x65ac>
  408fd4:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  408fd8:	add	x0, x0, #0xbe6
  408fdc:	bl	402a10 <gettext@plt>
  408fe0:	stur	x0, [x29, #-8]
  408fe4:	b	40900c <ferror@plt+0x65ac>
  408fe8:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  408fec:	add	x0, x0, #0xc01
  408ff0:	bl	402a10 <gettext@plt>
  408ff4:	stur	x0, [x29, #-8]
  408ff8:	b	40900c <ferror@plt+0x65ac>
  408ffc:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  409000:	add	x0, x0, #0xaf3
  409004:	bl	402a10 <gettext@plt>
  409008:	stur	x0, [x29, #-8]
  40900c:	ldur	x0, [x29, #-8]
  409010:	ldp	x29, x30, [sp, #32]
  409014:	add	sp, sp, #0x30
  409018:	ret
  40901c:	sub	sp, sp, #0xf0
  409020:	stp	x29, x30, [sp, #224]
  409024:	add	x29, sp, #0xe0
  409028:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40902c:	add	x8, x8, #0x418
  409030:	stur	w0, [x29, #-4]
  409034:	stur	x1, [x29, #-16]
  409038:	ldur	w9, [x29, #-4]
  40903c:	ldr	w10, [x8]
  409040:	cmp	w9, w10
  409044:	b.ls	40904c <ferror@plt+0x65ec>  // b.plast
  409048:	b	409180 <ferror@plt+0x6720>
  40904c:	ldur	x0, [x29, #-16]
  409050:	bl	40b1e8 <ferror@plt+0x8788>
  409054:	stur	x0, [x29, #-16]
  409058:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40905c:	add	x8, x8, #0x4a0
  409060:	ldr	w0, [x8]
  409064:	bl	407154 <ferror@plt+0x46f4>
  409068:	stur	x0, [x29, #-24]
  40906c:	ldur	x8, [x29, #-24]
  409070:	mov	x9, #0xffffffffffffffff    	// #-1
  409074:	cmp	x8, x9
  409078:	b.ne	4090c8 <ferror@plt+0x6668>  // b.any
  40907c:	ldur	w0, [x29, #-4]
  409080:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  409084:	add	x8, x8, #0xc19
  409088:	str	w0, [sp, #68]
  40908c:	mov	x0, x8
  409090:	bl	402a10 <gettext@plt>
  409094:	ldur	x8, [x29, #-16]
  409098:	str	x0, [sp, #56]
  40909c:	mov	x0, x8
  4090a0:	mov	w9, wzr
  4090a4:	mov	w1, w9
  4090a8:	bl	40b214 <ferror@plt+0x87b4>
  4090ac:	ldr	w9, [sp, #68]
  4090b0:	str	x0, [sp, #48]
  4090b4:	mov	w0, w9
  4090b8:	ldr	x1, [sp, #56]
  4090bc:	ldr	x2, [sp, #48]
  4090c0:	bl	408b2c <ferror@plt+0x60cc>
  4090c4:	b	409180 <ferror@plt+0x6720>
  4090c8:	ldur	x8, [x29, #-24]
  4090cc:	cmp	x8, #0x100, lsl #12
  4090d0:	b.cs	409104 <ferror@plt+0x66a4>  // b.hs, b.nlast
  4090d4:	ldur	x0, [x29, #-24]
  4090d8:	mov	w1, #0x1                   	// #1
  4090dc:	bl	40b214 <ferror@plt+0x87b4>
  4090e0:	add	x8, sp, #0x48
  4090e4:	str	x0, [sp, #40]
  4090e8:	mov	x0, x8
  4090ec:	mov	x1, #0x80                  	// #128
  4090f0:	adrp	x2, 40f000 <ferror@plt+0xc5a0>
  4090f4:	add	x2, x2, #0xc50
  4090f8:	ldr	x3, [sp, #40]
  4090fc:	bl	402540 <snprintf@plt>
  409100:	b	409134 <ferror@plt+0x66d4>
  409104:	ldur	x0, [x29, #-24]
  409108:	bl	40b1e8 <ferror@plt+0x8788>
  40910c:	mov	w1, #0x1                   	// #1
  409110:	bl	40b214 <ferror@plt+0x87b4>
  409114:	add	x8, sp, #0x48
  409118:	str	x0, [sp, #32]
  40911c:	mov	x0, x8
  409120:	mov	x1, #0x80                  	// #128
  409124:	adrp	x2, 40f000 <ferror@plt+0xc5a0>
  409128:	add	x2, x2, #0x42f
  40912c:	ldr	x3, [sp, #32]
  409130:	bl	402540 <snprintf@plt>
  409134:	ldur	w0, [x29, #-4]
  409138:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  40913c:	add	x8, x8, #0xc55
  409140:	str	w0, [sp, #28]
  409144:	mov	x0, x8
  409148:	bl	402a10 <gettext@plt>
  40914c:	ldur	x8, [x29, #-16]
  409150:	str	x0, [sp, #16]
  409154:	mov	x0, x8
  409158:	mov	w9, wzr
  40915c:	mov	w1, w9
  409160:	bl	40b214 <ferror@plt+0x87b4>
  409164:	ldr	w9, [sp, #28]
  409168:	str	x0, [sp, #8]
  40916c:	mov	w0, w9
  409170:	ldr	x1, [sp, #16]
  409174:	ldr	x2, [sp, #8]
  409178:	add	x3, sp, #0x48
  40917c:	bl	408b2c <ferror@plt+0x60cc>
  409180:	ldp	x29, x30, [sp, #224]
  409184:	add	sp, sp, #0xf0
  409188:	ret
  40918c:	sub	sp, sp, #0xb0
  409190:	stp	x29, x30, [sp, #160]
  409194:	add	x29, sp, #0xa0
  409198:	mov	x8, #0x200                 	// #512
  40919c:	mov	w9, #0x1                   	// #1
  4091a0:	adrp	x10, 40f000 <ferror@plt+0xc5a0>
  4091a4:	add	x10, x10, #0xc8f
  4091a8:	stur	x0, [x29, #-8]
  4091ac:	stur	x1, [x29, #-16]
  4091b0:	and	w9, w2, w9
  4091b4:	sturb	w9, [x29, #-17]
  4091b8:	ldur	x11, [x29, #-8]
  4091bc:	stur	x11, [x29, #-32]
  4091c0:	stur	x8, [x29, #-40]
  4091c4:	stur	xzr, [x29, #-48]
  4091c8:	str	x10, [sp, #64]
  4091cc:	ldur	x8, [x29, #-16]
  4091d0:	ldur	x9, [x29, #-48]
  4091d4:	mov	x10, #0x10                  	// #16
  4091d8:	mul	x9, x10, x9
  4091dc:	ldr	x8, [x8, x9]
  4091e0:	mov	x9, #0xffffffffffffffff    	// #-1
  4091e4:	cmp	x8, x9
  4091e8:	b.eq	40953c <ferror@plt+0x6adc>  // b.none
  4091ec:	ldur	x8, [x29, #-48]
  4091f0:	adrp	x9, 40f000 <ferror@plt+0xc5a0>
  4091f4:	add	x9, x9, #0xc84
  4091f8:	adrp	x10, 40f000 <ferror@plt+0xc5a0>
  4091fc:	add	x10, x10, #0xc85
  409200:	cmp	x8, #0x0
  409204:	csel	x3, x10, x9, eq  // eq = none
  409208:	sub	x0, x29, #0x20
  40920c:	sub	x1, x29, #0x28
  409210:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  409214:	add	x2, x2, #0xd82
  409218:	bl	40b60c <ferror@plt+0x8bac>
  40921c:	ldur	x8, [x29, #-16]
  409220:	ldur	x9, [x29, #-48]
  409224:	mov	x10, #0x10                  	// #16
  409228:	mul	x9, x10, x9
  40922c:	ldr	x8, [x8, x9]
  409230:	cmp	x8, #0x3
  409234:	str	x8, [sp, #56]
  409238:	b.eq	4094e0 <ferror@plt+0x6a80>  // b.none
  40923c:	b	409240 <ferror@plt+0x67e0>
  409240:	ldr	x8, [sp, #56]
  409244:	subs	x9, x8, #0x4
  409248:	cmp	x9, #0x5
  40924c:	b.ls	409454 <ferror@plt+0x69f4>  // b.plast
  409250:	b	409254 <ferror@plt+0x67f4>
  409254:	ldr	x8, [sp, #56]
  409258:	cmp	x8, #0x21
  40925c:	b.eq	409284 <ferror@plt+0x6824>  // b.none
  409260:	b	409264 <ferror@plt+0x6804>
  409264:	mov	x8, #0x1                   	// #1
  409268:	movk	x8, #0x4000, lsl #48
  40926c:	ldr	x9, [sp, #56]
  409270:	cmp	x9, x8
  409274:	cset	w10, eq  // eq = none
  409278:	eor	w10, w10, #0x1
  40927c:	tbnz	w10, #0, 40951c <ferror@plt+0x6abc>
  409280:	b	409284 <ferror@plt+0x6824>
  409284:	ldur	x8, [x29, #-16]
  409288:	ldur	x9, [x29, #-48]
  40928c:	mov	x10, #0x10                  	// #16
  409290:	mul	x9, x10, x9
  409294:	add	x8, x8, x9
  409298:	ldr	x8, [x8, #8]
  40929c:	stur	x8, [x29, #-56]
  4092a0:	mov	x8, xzr
  4092a4:	stur	x8, [x29, #-64]
  4092a8:	stur	x8, [x29, #-72]
  4092ac:	ldurb	w11, [x29, #-17]
  4092b0:	tbnz	w11, #0, 4092b8 <ferror@plt+0x6858>
  4092b4:	b	409398 <ferror@plt+0x6938>
  4092b8:	ldur	x8, [x29, #-56]
  4092bc:	ldr	w9, [x8, #32]
  4092c0:	cmp	w9, #0x1
  4092c4:	str	w9, [sp, #52]
  4092c8:	b.eq	4092e0 <ferror@plt+0x6880>  // b.none
  4092cc:	b	4092d0 <ferror@plt+0x6870>
  4092d0:	ldr	w8, [sp, #52]
  4092d4:	cmp	w8, #0x2
  4092d8:	b.eq	4092f0 <ferror@plt+0x6890>  // b.none
  4092dc:	b	409300 <ferror@plt+0x68a0>
  4092e0:	adrp	x8, 40e000 <ferror@plt+0xb5a0>
  4092e4:	add	x8, x8, #0xfc4
  4092e8:	stur	x8, [x29, #-64]
  4092ec:	b	409308 <ferror@plt+0x68a8>
  4092f0:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  4092f4:	add	x8, x8, #0xc88
  4092f8:	stur	x8, [x29, #-64]
  4092fc:	b	409308 <ferror@plt+0x68a8>
  409300:	ldr	x8, [sp, #64]
  409304:	stur	x8, [x29, #-64]
  409308:	ldur	x8, [x29, #-56]
  40930c:	ldr	w9, [x8, #40]
  409310:	subs	w9, w9, #0x3
  409314:	mov	w8, w9
  409318:	ubfx	x8, x8, #0, #32
  40931c:	cmp	x8, #0x11
  409320:	str	x8, [sp, #40]
  409324:	b.hi	409390 <ferror@plt+0x6930>  // b.pmore
  409328:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  40932c:	add	x8, x8, #0xa34
  409330:	ldr	x11, [sp, #40]
  409334:	ldrsw	x10, [x8, x11, lsl #2]
  409338:	add	x9, x8, x10
  40933c:	br	x9
  409340:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  409344:	add	x8, x8, #0xc97
  409348:	stur	x8, [x29, #-72]
  40934c:	b	409398 <ferror@plt+0x6938>
  409350:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  409354:	add	x8, x8, #0xc9b
  409358:	stur	x8, [x29, #-72]
  40935c:	b	409398 <ferror@plt+0x6938>
  409360:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  409364:	add	x8, x8, #0xc9f
  409368:	stur	x8, [x29, #-72]
  40936c:	b	409398 <ferror@plt+0x6938>
  409370:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  409374:	add	x8, x8, #0xca3
  409378:	stur	x8, [x29, #-72]
  40937c:	b	409398 <ferror@plt+0x6938>
  409380:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  409384:	add	x8, x8, #0xca7
  409388:	stur	x8, [x29, #-72]
  40938c:	b	409398 <ferror@plt+0x6938>
  409390:	ldr	x8, [sp, #64]
  409394:	stur	x8, [x29, #-72]
  409398:	ldur	x8, [x29, #-16]
  40939c:	ldur	x9, [x29, #-48]
  4093a0:	mov	x10, #0x10                  	// #16
  4093a4:	mul	x9, x10, x9
  4093a8:	ldr	x8, [x8, x9]
  4093ac:	mov	w11, #0x31                  	// #49
  4093b0:	mov	w12, #0x32                  	// #50
  4093b4:	cmp	x8, #0x21
  4093b8:	csel	w3, w12, w11, eq  // eq = none
  4093bc:	ldur	x8, [x29, #-56]
  4093c0:	ldr	w0, [x8]
  4093c4:	str	w3, [sp, #36]
  4093c8:	bl	409548 <ferror@plt+0x6ae8>
  4093cc:	sub	x8, x29, #0x20
  4093d0:	str	x0, [sp, #24]
  4093d4:	mov	x0, x8
  4093d8:	sub	x1, x29, #0x28
  4093dc:	adrp	x2, 40f000 <ferror@plt+0xc5a0>
  4093e0:	add	x2, x2, #0xcab
  4093e4:	ldr	w3, [sp, #36]
  4093e8:	ldr	x4, [sp, #24]
  4093ec:	bl	40b60c <ferror@plt+0x8bac>
  4093f0:	ldurb	w11, [x29, #-17]
  4093f4:	tbnz	w11, #0, 4093fc <ferror@plt+0x699c>
  4093f8:	b	409450 <ferror@plt+0x69f0>
  4093fc:	ldur	x8, [x29, #-56]
  409400:	ldr	w3, [x8, #20]
  409404:	ldur	x8, [x29, #-56]
  409408:	ldr	w4, [x8, #24]
  40940c:	ldur	x8, [x29, #-56]
  409410:	ldr	w5, [x8, #28]
  409414:	ldur	x6, [x29, #-64]
  409418:	ldur	x8, [x29, #-56]
  40941c:	ldr	w7, [x8, #36]
  409420:	ldur	x8, [x29, #-72]
  409424:	ldur	x9, [x29, #-56]
  409428:	ldr	w10, [x9, #44]
  40942c:	sub	x0, x29, #0x20
  409430:	sub	x1, x29, #0x28
  409434:	adrp	x2, 40f000 <ferror@plt+0xc5a0>
  409438:	add	x2, x2, #0xcba
  40943c:	mov	x9, sp
  409440:	str	x8, [x9]
  409444:	mov	x8, sp
  409448:	str	w10, [x8, #8]
  40944c:	bl	40b60c <ferror@plt+0x8bac>
  409450:	b	40952c <ferror@plt+0x6acc>
  409454:	ldur	x8, [x29, #-16]
  409458:	ldur	x9, [x29, #-48]
  40945c:	mov	x10, #0x10                  	// #16
  409460:	mul	x9, x10, x9
  409464:	add	x8, x8, x9
  409468:	ldr	x8, [x8, #8]
  40946c:	str	x8, [sp, #80]
  409470:	ldur	x8, [x29, #-16]
  409474:	ldur	x9, [x29, #-48]
  409478:	mul	x9, x10, x9
  40947c:	ldr	x8, [x8, x9]
  409480:	subs	x8, x8, #0x4
  409484:	mov	x9, #0x9                   	// #9
  409488:	mul	x8, x9, x8
  40948c:	adrp	x9, 40f000 <ferror@plt+0xc5a0>
  409490:	add	x9, x9, #0xa88
  409494:	add	x3, x9, x8
  409498:	sub	x0, x29, #0x20
  40949c:	sub	x1, x29, #0x28
  4094a0:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  4094a4:	add	x2, x2, #0xd82
  4094a8:	bl	40b60c <ferror@plt+0x8bac>
  4094ac:	ldr	x8, [sp, #80]
  4094b0:	cbz	x8, 4094dc <ferror@plt+0x6a7c>
  4094b4:	ldr	x8, [sp, #80]
  4094b8:	ldr	w9, [x8]
  4094bc:	cbz	w9, 4094dc <ferror@plt+0x6a7c>
  4094c0:	ldr	x8, [sp, #80]
  4094c4:	ldr	w3, [x8]
  4094c8:	sub	x0, x29, #0x20
  4094cc:	sub	x1, x29, #0x28
  4094d0:	adrp	x2, 40f000 <ferror@plt+0xc5a0>
  4094d4:	add	x2, x2, #0xcec
  4094d8:	bl	40b60c <ferror@plt+0x8bac>
  4094dc:	b	40952c <ferror@plt+0x6acc>
  4094e0:	ldur	x8, [x29, #-16]
  4094e4:	ldur	x9, [x29, #-48]
  4094e8:	mov	x10, #0x10                  	// #16
  4094ec:	mul	x9, x10, x9
  4094f0:	add	x8, x8, x9
  4094f4:	ldr	x8, [x8, #8]
  4094f8:	str	x8, [sp, #72]
  4094fc:	ldr	x8, [sp, #72]
  409500:	ldr	w3, [x8, #4]
  409504:	sub	x0, x29, #0x20
  409508:	sub	x1, x29, #0x28
  40950c:	adrp	x2, 40f000 <ferror@plt+0xc5a0>
  409510:	add	x2, x2, #0xcf6
  409514:	bl	40b60c <ferror@plt+0x8bac>
  409518:	b	40952c <ferror@plt+0x6acc>
  40951c:	sub	x0, x29, #0x20
  409520:	sub	x1, x29, #0x28
  409524:	ldr	x2, [sp, #64]
  409528:	bl	40b60c <ferror@plt+0x8bac>
  40952c:	ldur	x8, [x29, #-48]
  409530:	add	x8, x8, #0x1
  409534:	stur	x8, [x29, #-48]
  409538:	b	4091cc <ferror@plt+0x676c>
  40953c:	ldp	x29, x30, [sp, #160]
  409540:	add	sp, sp, #0xb0
  409544:	ret
  409548:	sub	sp, sp, #0x20
  40954c:	stp	x29, x30, [sp, #16]
  409550:	add	x29, sp, #0x10
  409554:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  409558:	add	x8, x8, #0x870
  40955c:	stur	w0, [x29, #-4]
  409560:	ldur	w9, [x29, #-4]
  409564:	and	w9, w9, #0xfffff
  409568:	str	x8, [sp]
  40956c:	cbnz	w9, 409590 <ferror@plt+0x6b30>
  409570:	ldur	w8, [x29, #-4]
  409574:	lsr	w3, w8, #20
  409578:	ldr	x0, [sp]
  40957c:	mov	x1, #0x10                  	// #16
  409580:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  409584:	add	x2, x2, #0x39e
  409588:	bl	402540 <snprintf@plt>
  40958c:	b	4095d4 <ferror@plt+0x6b74>
  409590:	ldur	w8, [x29, #-4]
  409594:	and	w8, w8, #0x3ff
  409598:	cbnz	w8, 4095bc <ferror@plt+0x6b5c>
  40959c:	ldur	w8, [x29, #-4]
  4095a0:	lsr	w3, w8, #10
  4095a4:	ldr	x0, [sp]
  4095a8:	mov	x1, #0x10                  	// #16
  4095ac:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  4095b0:	add	x2, x2, #0x3a4
  4095b4:	bl	402540 <snprintf@plt>
  4095b8:	b	4095d4 <ferror@plt+0x6b74>
  4095bc:	ldur	w3, [x29, #-4]
  4095c0:	ldr	x0, [sp]
  4095c4:	mov	x1, #0x10                  	// #16
  4095c8:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  4095cc:	add	x2, x2, #0xb3e
  4095d0:	bl	402540 <snprintf@plt>
  4095d4:	ldr	x0, [sp]
  4095d8:	ldp	x29, x30, [sp, #16]
  4095dc:	add	sp, sp, #0x20
  4095e0:	ret
  4095e4:	stp	x29, x30, [sp, #-32]!
  4095e8:	str	x28, [sp, #16]
  4095ec:	mov	x29, sp
  4095f0:	sub	sp, sp, #0x230
  4095f4:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4095f8:	add	x8, x8, #0x418
  4095fc:	stur	w0, [x29, #-4]
  409600:	stur	x1, [x29, #-16]
  409604:	ldur	w9, [x29, #-4]
  409608:	ldr	w10, [x8]
  40960c:	cmp	w9, w10
  409610:	b.ls	409618 <ferror@plt+0x6bb8>  // b.plast
  409614:	b	409678 <ferror@plt+0x6c18>
  409618:	ldur	x1, [x29, #-16]
  40961c:	add	x8, sp, #0x20
  409620:	mov	x0, x8
  409624:	mov	w9, #0x1                   	// #1
  409628:	and	w2, w9, #0x1
  40962c:	str	x8, [sp, #24]
  409630:	bl	40918c <ferror@plt+0x672c>
  409634:	adrp	x8, 423000 <ferror@plt+0x205a0>
  409638:	add	x8, x8, #0x470
  40963c:	ldr	x0, [x8]
  409640:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  409644:	add	x8, x8, #0xd04
  409648:	str	x0, [sp, #16]
  40964c:	mov	x0, x8
  409650:	bl	402a10 <gettext@plt>
  409654:	adrp	x8, 423000 <ferror@plt+0x205a0>
  409658:	add	x8, x8, #0x468
  40965c:	ldr	x2, [x8]
  409660:	ldr	x8, [sp, #16]
  409664:	str	x0, [sp, #8]
  409668:	mov	x0, x8
  40966c:	ldr	x1, [sp, #8]
  409670:	ldr	x3, [sp, #24]
  409674:	bl	402a40 <fprintf@plt>
  409678:	add	sp, sp, #0x230
  40967c:	ldr	x28, [sp, #16]
  409680:	ldp	x29, x30, [sp], #32
  409684:	ret
  409688:	sub	sp, sp, #0x30
  40968c:	stp	x29, x30, [sp, #32]
  409690:	add	x29, sp, #0x20
  409694:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  409698:	add	x0, x0, #0xd1a
  40969c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4096a0:	add	x8, x8, #0x468
  4096a4:	mov	w9, #0x2                   	// #2
  4096a8:	stur	x8, [x29, #-8]
  4096ac:	stur	w9, [x29, #-12]
  4096b0:	bl	402a10 <gettext@plt>
  4096b4:	ldur	x8, [x29, #-8]
  4096b8:	ldr	x2, [x8]
  4096bc:	ldur	w9, [x29, #-12]
  4096c0:	str	x0, [sp, #8]
  4096c4:	mov	w0, w9
  4096c8:	ldr	x1, [sp, #8]
  4096cc:	bl	408b2c <ferror@plt+0x60cc>
  4096d0:	ldp	x29, x30, [sp, #32]
  4096d4:	add	sp, sp, #0x30
  4096d8:	ret
  4096dc:	sub	sp, sp, #0x20
  4096e0:	stp	x29, x30, [sp, #16]
  4096e4:	add	x29, sp, #0x10
  4096e8:	adrp	x8, 423000 <ferror@plt+0x205a0>
  4096ec:	add	x8, x8, #0x49c
  4096f0:	ldrb	w9, [x8]
  4096f4:	tbnz	w9, #0, 4096fc <ferror@plt+0x6c9c>
  4096f8:	b	409724 <ferror@plt+0x6cc4>
  4096fc:	bl	402560 <lzma_version_number@plt>
  409700:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  409704:	add	x8, x8, #0xd40
  409708:	stur	w0, [x29, #-4]
  40970c:	mov	x0, x8
  409710:	mov	w1, #0x3eca                	// #16074
  409714:	movk	w1, #0x2fb, lsl #16
  409718:	ldur	w2, [x29, #-4]
  40971c:	bl	402980 <printf@plt>
  409720:	b	40974c <ferror@plt+0x6cec>
  409724:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  409728:	add	x0, x0, #0xd62
  40972c:	bl	402980 <printf@plt>
  409730:	bl	4026f0 <lzma_version_string@plt>
  409734:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  409738:	add	x8, x8, #0xd77
  40973c:	str	x0, [sp]
  409740:	mov	x0, x8
  409744:	ldr	x1, [sp]
  409748:	bl	402980 <printf@plt>
  40974c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  409750:	add	x8, x8, #0x418
  409754:	ldr	w9, [x8]
  409758:	mov	w10, wzr
  40975c:	cmp	w9, #0x0
  409760:	cset	w9, ne  // ne = any
  409764:	and	w2, w9, #0x1
  409768:	mov	w0, w10
  40976c:	mov	w1, #0x1                   	// #1
  409770:	bl	40b928 <ferror@plt+0x8ec8>
  409774:	sub	sp, sp, #0x20
  409778:	stp	x29, x30, [sp, #16]
  40977c:	add	x29, sp, #0x10
  409780:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  409784:	add	x8, x8, #0xd83
  409788:	adrp	x9, 423000 <ferror@plt+0x205a0>
  40978c:	add	x9, x9, #0x468
  409790:	mov	w10, #0x1                   	// #1
  409794:	and	w10, w0, w10
  409798:	sturb	w10, [x29, #-1]
  40979c:	mov	x0, x8
  4097a0:	str	x9, [sp]
  4097a4:	bl	402a10 <gettext@plt>
  4097a8:	ldr	x8, [sp]
  4097ac:	ldr	x1, [x8]
  4097b0:	bl	402980 <printf@plt>
  4097b4:	ldurb	w10, [x29, #-1]
  4097b8:	tbnz	w10, #0, 4097c0 <ferror@plt+0x6d60>
  4097bc:	b	4097d0 <ferror@plt+0x6d70>
  4097c0:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4097c4:	add	x0, x0, #0xdd5
  4097c8:	bl	402a10 <gettext@plt>
  4097cc:	bl	402780 <puts@plt>
  4097d0:	ldurb	w8, [x29, #-1]
  4097d4:	tbnz	w8, #0, 4097dc <ferror@plt+0x6d7c>
  4097d8:	b	4097ec <ferror@plt+0x6d8c>
  4097dc:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4097e0:	add	x0, x0, #0xe1f
  4097e4:	bl	402a10 <gettext@plt>
  4097e8:	bl	402780 <puts@plt>
  4097ec:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  4097f0:	add	x0, x0, #0xe31
  4097f4:	bl	402a10 <gettext@plt>
  4097f8:	bl	402780 <puts@plt>
  4097fc:	ldurb	w8, [x29, #-1]
  409800:	tbnz	w8, #0, 409808 <ferror@plt+0x6da8>
  409804:	b	409818 <ferror@plt+0x6db8>
  409808:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  40980c:	add	x0, x0, #0xeef
  409810:	bl	402a10 <gettext@plt>
  409814:	bl	402780 <puts@plt>
  409818:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  40981c:	add	x0, x0, #0xf07
  409820:	bl	402a10 <gettext@plt>
  409824:	bl	402780 <puts@plt>
  409828:	ldurb	w8, [x29, #-1]
  40982c:	tbnz	w8, #0, 409834 <ferror@plt+0x6dd4>
  409830:	b	409858 <ferror@plt+0x6df8>
  409834:	adrp	x0, 40f000 <ferror@plt+0xc5a0>
  409838:	add	x0, x0, #0xfd5
  40983c:	bl	402a10 <gettext@plt>
  409840:	bl	402780 <puts@plt>
  409844:	adrp	x8, 410000 <ferror@plt+0xd5a0>
  409848:	add	x8, x8, #0x55
  40984c:	mov	x0, x8
  409850:	bl	402a10 <gettext@plt>
  409854:	bl	402780 <puts@plt>
  409858:	ldurb	w8, [x29, #-1]
  40985c:	tbnz	w8, #0, 409864 <ferror@plt+0x6e04>
  409860:	b	40989c <ferror@plt+0x6e3c>
  409864:	adrp	x0, 410000 <ferror@plt+0xd5a0>
  409868:	add	x0, x0, #0x204
  40986c:	bl	402a10 <gettext@plt>
  409870:	bl	402780 <puts@plt>
  409874:	adrp	x8, 410000 <ferror@plt+0xd5a0>
  409878:	add	x8, x8, #0x232
  40987c:	mov	x0, x8
  409880:	bl	402a10 <gettext@plt>
  409884:	bl	402780 <puts@plt>
  409888:	adrp	x8, 410000 <ferror@plt+0xd5a0>
  40988c:	add	x8, x8, #0x342
  409890:	mov	x0, x8
  409894:	bl	402a10 <gettext@plt>
  409898:	bl	402780 <puts@plt>
  40989c:	adrp	x0, 410000 <ferror@plt+0xd5a0>
  4098a0:	add	x0, x0, #0x38c
  4098a4:	bl	402a10 <gettext@plt>
  4098a8:	bl	402780 <puts@plt>
  4098ac:	adrp	x8, 410000 <ferror@plt+0xd5a0>
  4098b0:	add	x8, x8, #0x429
  4098b4:	mov	x0, x8
  4098b8:	bl	402a10 <gettext@plt>
  4098bc:	bl	402780 <puts@plt>
  4098c0:	adrp	x8, 410000 <ferror@plt+0xd5a0>
  4098c4:	add	x8, x8, #0x4bf
  4098c8:	mov	x0, x8
  4098cc:	bl	402a10 <gettext@plt>
  4098d0:	bl	402780 <puts@plt>
  4098d4:	ldurb	w9, [x29, #-1]
  4098d8:	tbnz	w9, #0, 4098e0 <ferror@plt+0x6e80>
  4098dc:	b	409940 <ferror@plt+0x6ee0>
  4098e0:	adrp	x0, 410000 <ferror@plt+0xd5a0>
  4098e4:	add	x0, x0, #0x553
  4098e8:	bl	402a10 <gettext@plt>
  4098ec:	bl	402780 <puts@plt>
  4098f0:	adrp	x8, 410000 <ferror@plt+0xd5a0>
  4098f4:	add	x8, x8, #0x606
  4098f8:	mov	x0, x8
  4098fc:	bl	402a10 <gettext@plt>
  409900:	bl	402780 <puts@plt>
  409904:	adrp	x8, 410000 <ferror@plt+0xd5a0>
  409908:	add	x8, x8, #0x6a0
  40990c:	mov	x0, x8
  409910:	bl	402a10 <gettext@plt>
  409914:	bl	402780 <puts@plt>
  409918:	adrp	x8, 410000 <ferror@plt+0xd5a0>
  40991c:	add	x8, x8, #0x79c
  409920:	mov	x0, x8
  409924:	bl	402a10 <gettext@plt>
  409928:	bl	402780 <puts@plt>
  40992c:	adrp	x8, 410000 <ferror@plt+0xd5a0>
  409930:	add	x8, x8, #0x890
  409934:	mov	x0, x8
  409938:	bl	402a10 <gettext@plt>
  40993c:	bl	402780 <puts@plt>
  409940:	ldurb	w8, [x29, #-1]
  409944:	tbnz	w8, #0, 40994c <ferror@plt+0x6eec>
  409948:	b	409998 <ferror@plt+0x6f38>
  40994c:	adrp	x0, 410000 <ferror@plt+0xd5a0>
  409950:	add	x0, x0, #0x92d
  409954:	bl	402a10 <gettext@plt>
  409958:	bl	402780 <puts@plt>
  40995c:	adrp	x8, 410000 <ferror@plt+0xd5a0>
  409960:	add	x8, x8, #0x974
  409964:	mov	x0, x8
  409968:	bl	402a10 <gettext@plt>
  40996c:	bl	402780 <puts@plt>
  409970:	adrp	x8, 410000 <ferror@plt+0xd5a0>
  409974:	add	x8, x8, #0xcac
  409978:	mov	x0, x8
  40997c:	bl	402a10 <gettext@plt>
  409980:	bl	402780 <puts@plt>
  409984:	adrp	x8, 410000 <ferror@plt+0xd5a0>
  409988:	add	x8, x8, #0xe75
  40998c:	mov	x0, x8
  409990:	bl	402a10 <gettext@plt>
  409994:	bl	402780 <puts@plt>
  409998:	ldurb	w8, [x29, #-1]
  40999c:	tbnz	w8, #0, 4099a4 <ferror@plt+0x6f44>
  4099a0:	b	4099b4 <ferror@plt+0x6f54>
  4099a4:	adrp	x0, 410000 <ferror@plt+0xd5a0>
  4099a8:	add	x0, x0, #0xf47
  4099ac:	bl	402a10 <gettext@plt>
  4099b0:	bl	402780 <puts@plt>
  4099b4:	adrp	x0, 410000 <ferror@plt+0xd5a0>
  4099b8:	add	x0, x0, #0xf59
  4099bc:	bl	402a10 <gettext@plt>
  4099c0:	bl	402780 <puts@plt>
  4099c4:	ldurb	w8, [x29, #-1]
  4099c8:	tbnz	w8, #0, 4099d0 <ferror@plt+0x6f70>
  4099cc:	b	409a30 <ferror@plt+0x6fd0>
  4099d0:	adrp	x0, 410000 <ferror@plt+0xd5a0>
  4099d4:	add	x0, x0, #0xfed
  4099d8:	bl	402a10 <gettext@plt>
  4099dc:	bl	402780 <puts@plt>
  4099e0:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  4099e4:	add	x8, x8, #0x2c
  4099e8:	mov	x0, x8
  4099ec:	bl	402a10 <gettext@plt>
  4099f0:	bl	402780 <puts@plt>
  4099f4:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  4099f8:	add	x8, x8, #0xdd4
  4099fc:	mov	x0, x8
  409a00:	bl	402780 <puts@plt>
  409a04:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  409a08:	add	x8, x8, #0x75
  409a0c:	mov	x0, x8
  409a10:	bl	402a10 <gettext@plt>
  409a14:	bl	402780 <puts@plt>
  409a18:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  409a1c:	add	x8, x8, #0xf8
  409a20:	mov	x0, x8
  409a24:	bl	402a10 <gettext@plt>
  409a28:	bl	402780 <puts@plt>
  409a2c:	b	409a40 <ferror@plt+0x6fe0>
  409a30:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  409a34:	add	x0, x0, #0x17a
  409a38:	bl	402a10 <gettext@plt>
  409a3c:	bl	402780 <puts@plt>
  409a40:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  409a44:	add	x0, x0, #0x1ff
  409a48:	bl	402a10 <gettext@plt>
  409a4c:	bl	402780 <puts@plt>
  409a50:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  409a54:	add	x8, x8, #0x239
  409a58:	mov	x0, x8
  409a5c:	bl	402a10 <gettext@plt>
  409a60:	bl	402780 <puts@plt>
  409a64:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  409a68:	add	x8, x8, #0x271
  409a6c:	mov	x0, x8
  409a70:	bl	402a10 <gettext@plt>
  409a74:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  409a78:	add	x1, x1, #0x29f
  409a7c:	bl	402980 <printf@plt>
  409a80:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  409a84:	add	x8, x8, #0x2b8
  409a88:	mov	x0, x8
  409a8c:	bl	402a10 <gettext@plt>
  409a90:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  409a94:	add	x1, x1, #0x2cc
  409a98:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  409a9c:	add	x2, x2, #0x2d5
  409aa0:	bl	402980 <printf@plt>
  409aa4:	adrp	x8, 423000 <ferror@plt+0x205a0>
  409aa8:	add	x8, x8, #0x418
  409aac:	ldr	w9, [x8]
  409ab0:	mov	w10, wzr
  409ab4:	cmp	w9, #0x0
  409ab8:	cset	w9, ne  // ne = any
  409abc:	and	w2, w9, #0x1
  409ac0:	mov	w0, w10
  409ac4:	mov	w1, #0x1                   	// #1
  409ac8:	bl	40b928 <ferror@plt+0x8ec8>
  409acc:	sub	sp, sp, #0x40
  409ad0:	stp	x29, x30, [sp, #48]
  409ad4:	add	x29, sp, #0x30
  409ad8:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  409adc:	add	x8, x8, #0x888
  409ae0:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  409ae4:	add	x9, x9, #0x880
  409ae8:	adrp	x10, 427000 <stdin@@GLIBC_2.17+0x3b70>
  409aec:	add	x10, x10, #0x890
  409af0:	mov	w11, #0x0                   	// #0
  409af4:	adrp	x12, 427000 <stdin@@GLIBC_2.17+0x3b70>
  409af8:	add	x12, x12, #0xbf6
  409afc:	stur	x8, [x29, #-8]
  409b00:	stur	x9, [x29, #-16]
  409b04:	str	x10, [sp, #24]
  409b08:	str	w11, [sp, #20]
  409b0c:	str	x12, [sp, #8]
  409b10:	bl	409b4c <ferror@plt+0x70ec>
  409b14:	ldur	x8, [x29, #-8]
  409b18:	str	x0, [x8]
  409b1c:	ldr	x9, [x8]
  409b20:	ldur	x10, [x29, #-16]
  409b24:	ldr	x12, [x10]
  409b28:	add	x9, x9, x12
  409b2c:	ldr	x12, [sp, #24]
  409b30:	str	x9, [x12]
  409b34:	ldr	w11, [sp, #20]
  409b38:	ldr	x9, [sp, #8]
  409b3c:	strb	w11, [x9]
  409b40:	ldp	x29, x30, [sp, #48]
  409b44:	add	sp, sp, #0x40
  409b48:	ret
  409b4c:	sub	sp, sp, #0x20
  409b50:	stp	x29, x30, [sp, #16]
  409b54:	add	x29, sp, #0x10
  409b58:	adrp	x8, 423000 <ferror@plt+0x205a0>
  409b5c:	add	x8, x8, #0x41c
  409b60:	ldr	w0, [x8]
  409b64:	mov	x1, sp
  409b68:	bl	4024f0 <clock_gettime@plt>
  409b6c:	cbz	w0, 409b80 <ferror@plt+0x7120>
  409b70:	adrp	x8, 423000 <ferror@plt+0x205a0>
  409b74:	add	x8, x8, #0x41c
  409b78:	str	wzr, [x8]
  409b7c:	b	409b58 <ferror@plt+0x70f8>
  409b80:	ldr	x8, [sp]
  409b84:	mov	x9, #0x3e8                 	// #1000
  409b88:	mul	x8, x8, x9
  409b8c:	ldr	x9, [sp, #8]
  409b90:	mov	x10, #0x4240                	// #16960
  409b94:	movk	x10, #0xf, lsl #16
  409b98:	sdiv	x9, x9, x10
  409b9c:	add	x0, x8, x9
  409ba0:	ldp	x29, x30, [sp, #16]
  409ba4:	add	sp, sp, #0x20
  409ba8:	ret
  409bac:	sub	sp, sp, #0x20
  409bb0:	stp	x29, x30, [sp, #16]
  409bb4:	add	x29, sp, #0x10
  409bb8:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  409bbc:	add	x8, x8, #0x888
  409bc0:	str	x8, [sp, #8]
  409bc4:	bl	409b4c <ferror@plt+0x70ec>
  409bc8:	ldr	x8, [sp, #8]
  409bcc:	ldr	x9, [x8]
  409bd0:	subs	x0, x0, x9
  409bd4:	ldp	x29, x30, [sp, #16]
  409bd8:	add	sp, sp, #0x20
  409bdc:	ret
  409be0:	sub	sp, sp, #0x30
  409be4:	stp	x29, x30, [sp, #32]
  409be8:	add	x29, sp, #0x20
  409bec:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  409bf0:	add	x8, x8, #0x880
  409bf4:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  409bf8:	add	x9, x9, #0x890
  409bfc:	mov	w10, #0x0                   	// #0
  409c00:	adrp	x11, 427000 <stdin@@GLIBC_2.17+0x3b70>
  409c04:	add	x11, x11, #0xbf6
  409c08:	stur	x8, [x29, #-8]
  409c0c:	str	x9, [sp, #16]
  409c10:	str	w10, [sp, #12]
  409c14:	str	x11, [sp]
  409c18:	bl	409b4c <ferror@plt+0x70ec>
  409c1c:	ldur	x8, [x29, #-8]
  409c20:	ldr	x9, [x8]
  409c24:	add	x9, x0, x9
  409c28:	ldr	x11, [sp, #16]
  409c2c:	str	x9, [x11]
  409c30:	ldr	w10, [sp, #12]
  409c34:	ldr	x9, [sp]
  409c38:	strb	w10, [x9]
  409c3c:	ldp	x29, x30, [sp, #32]
  409c40:	add	sp, sp, #0x30
  409c44:	ret
  409c48:	sub	sp, sp, #0x30
  409c4c:	stp	x29, x30, [sp, #32]
  409c50:	add	x29, sp, #0x20
  409c54:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  409c58:	add	x8, x8, #0x880
  409c5c:	ldr	x8, [x8]
  409c60:	cbz	x8, 409c74 <ferror@plt+0x7214>
  409c64:	adrp	x8, 423000 <ferror@plt+0x205a0>
  409c68:	add	x8, x8, #0x4a0
  409c6c:	ldr	w9, [x8]
  409c70:	cbz	w9, 409c80 <ferror@plt+0x7220>
  409c74:	mov	w8, #0xffffffff            	// #-1
  409c78:	stur	w8, [x29, #-4]
  409c7c:	b	409cec <ferror@plt+0x728c>
  409c80:	bl	409b4c <ferror@plt+0x70ec>
  409c84:	str	x0, [sp, #16]
  409c88:	ldr	x8, [sp, #16]
  409c8c:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  409c90:	add	x9, x9, #0x890
  409c94:	ldr	x9, [x9]
  409c98:	cmp	x8, x9
  409c9c:	b.cc	409ca8 <ferror@plt+0x7248>  // b.lo, b.ul, b.last
  409ca0:	stur	wzr, [x29, #-4]
  409ca4:	b	409cec <ferror@plt+0x728c>
  409ca8:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  409cac:	add	x8, x8, #0x890
  409cb0:	ldr	x8, [x8]
  409cb4:	ldr	x9, [sp, #16]
  409cb8:	subs	x8, x8, x9
  409cbc:	str	x8, [sp, #8]
  409cc0:	ldr	x8, [sp, #8]
  409cc4:	mov	x9, #0x7fffffff            	// #2147483647
  409cc8:	cmp	x8, x9
  409ccc:	b.ls	409cdc <ferror@plt+0x727c>  // b.plast
  409cd0:	mov	w8, #0x7fffffff            	// #2147483647
  409cd4:	str	w8, [sp, #4]
  409cd8:	b	409ce4 <ferror@plt+0x7284>
  409cdc:	ldr	x8, [sp, #8]
  409ce0:	str	w8, [sp, #4]
  409ce4:	ldr	w8, [sp, #4]
  409ce8:	stur	w8, [x29, #-4]
  409cec:	ldur	w0, [x29, #-4]
  409cf0:	ldp	x29, x30, [sp, #32]
  409cf4:	add	sp, sp, #0x30
  409cf8:	ret
  409cfc:	sub	sp, sp, #0x80
  409d00:	stp	x29, x30, [sp, #112]
  409d04:	add	x29, sp, #0x70
  409d08:	mov	x8, xzr
  409d0c:	mov	x9, #0x28                  	// #40
  409d10:	mov	w10, wzr
  409d14:	mov	w11, #0x1                   	// #1
  409d18:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  409d1c:	add	x1, x1, #0x3d8
  409d20:	adrp	x2, 40a000 <ferror@plt+0x75a0>
  409d24:	add	x2, x2, #0x134
  409d28:	add	x12, sp, #0x38
  409d2c:	stur	x0, [x29, #-8]
  409d30:	mov	x0, x8
  409d34:	str	x1, [sp, #48]
  409d38:	mov	x1, x9
  409d3c:	str	x9, [sp, #40]
  409d40:	str	w10, [sp, #36]
  409d44:	str	w11, [sp, #32]
  409d48:	str	x2, [sp, #24]
  409d4c:	str	x12, [sp, #16]
  409d50:	bl	40adf4 <ferror@plt+0x8394>
  409d54:	stur	x0, [x29, #-16]
  409d58:	ldur	x0, [x29, #-16]
  409d5c:	ldr	x8, [sp, #16]
  409d60:	str	x0, [sp, #8]
  409d64:	mov	x0, x8
  409d68:	ldr	w10, [sp, #36]
  409d6c:	mov	w1, w10
  409d70:	ldr	x2, [sp, #40]
  409d74:	bl	402650 <memset@plt>
  409d78:	str	wzr, [sp, #56]
  409d7c:	ldr	w10, [sp, #32]
  409d80:	str	w10, [sp, #60]
  409d84:	ldr	x0, [sp, #8]
  409d88:	ldr	x1, [sp, #16]
  409d8c:	ldr	x2, [sp, #40]
  409d90:	bl	4023d0 <memcpy@plt>
  409d94:	ldur	x0, [x29, #-8]
  409d98:	ldur	x3, [x29, #-16]
  409d9c:	ldr	x1, [sp, #48]
  409da0:	ldr	x2, [sp, #24]
  409da4:	bl	409db8 <ferror@plt+0x7358>
  409da8:	ldur	x0, [x29, #-16]
  409dac:	ldp	x29, x30, [sp, #112]
  409db0:	add	sp, sp, #0x80
  409db4:	ret
  409db8:	sub	sp, sp, #0x60
  409dbc:	stp	x29, x30, [sp, #80]
  409dc0:	add	x29, sp, #0x50
  409dc4:	stur	x0, [x29, #-8]
  409dc8:	stur	x1, [x29, #-16]
  409dcc:	stur	x2, [x29, #-24]
  409dd0:	stur	x3, [x29, #-32]
  409dd4:	ldur	x8, [x29, #-8]
  409dd8:	cbz	x8, 409de8 <ferror@plt+0x7388>
  409ddc:	ldur	x8, [x29, #-8]
  409de0:	ldrb	w9, [x8]
  409de4:	cbnz	w9, 409dec <ferror@plt+0x738c>
  409de8:	b	40a128 <ferror@plt+0x76c8>
  409dec:	ldur	x0, [x29, #-8]
  409df0:	bl	40ae6c <ferror@plt+0x840c>
  409df4:	str	x0, [sp, #40]
  409df8:	ldr	x8, [sp, #40]
  409dfc:	str	x8, [sp, #32]
  409e00:	ldr	x8, [sp, #32]
  409e04:	ldrb	w9, [x8]
  409e08:	cbz	w9, 40a120 <ferror@plt+0x76c0>
  409e0c:	ldr	x8, [sp, #32]
  409e10:	ldrb	w9, [x8]
  409e14:	cmp	w9, #0x2c
  409e18:	b.ne	409e2c <ferror@plt+0x73cc>  // b.any
  409e1c:	ldr	x8, [sp, #32]
  409e20:	add	x8, x8, #0x1
  409e24:	str	x8, [sp, #32]
  409e28:	b	409e00 <ferror@plt+0x73a0>
  409e2c:	ldr	x0, [sp, #32]
  409e30:	mov	w1, #0x2c                  	// #44
  409e34:	bl	402840 <strchr@plt>
  409e38:	str	x0, [sp, #24]
  409e3c:	ldr	x8, [sp, #24]
  409e40:	cbz	x8, 409e50 <ferror@plt+0x73f0>
  409e44:	ldr	x8, [sp, #24]
  409e48:	mov	w9, #0x0                   	// #0
  409e4c:	strb	w9, [x8]
  409e50:	ldr	x0, [sp, #32]
  409e54:	mov	w1, #0x3d                  	// #61
  409e58:	bl	402840 <strchr@plt>
  409e5c:	str	x0, [sp, #16]
  409e60:	ldr	x8, [sp, #16]
  409e64:	cbz	x8, 409e7c <ferror@plt+0x741c>
  409e68:	ldr	x8, [sp, #16]
  409e6c:	add	x9, x8, #0x1
  409e70:	str	x9, [sp, #16]
  409e74:	mov	w10, #0x0                   	// #0
  409e78:	strb	w10, [x8]
  409e7c:	ldr	x8, [sp, #16]
  409e80:	cbz	x8, 409e90 <ferror@plt+0x7430>
  409e84:	ldr	x8, [sp, #16]
  409e88:	ldrb	w9, [x8]
  409e8c:	cbnz	w9, 409ea4 <ferror@plt+0x7444>
  409e90:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  409e94:	add	x0, x0, #0x6b3
  409e98:	bl	402a10 <gettext@plt>
  409e9c:	ldur	x1, [x29, #-8]
  409ea0:	bl	408e3c <ferror@plt+0x63dc>
  409ea4:	str	wzr, [sp, #12]
  409ea8:	ldur	x8, [x29, #-16]
  409eac:	ldr	w9, [sp, #12]
  409eb0:	mov	w10, w9
  409eb4:	mov	x11, #0x20                  	// #32
  409eb8:	mul	x10, x11, x10
  409ebc:	add	x8, x8, x10
  409ec0:	ldr	x8, [x8]
  409ec4:	cbnz	x8, 409edc <ferror@plt+0x747c>
  409ec8:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  409ecc:	add	x0, x0, #0x6f0
  409ed0:	bl	402a10 <gettext@plt>
  409ed4:	ldr	x1, [sp, #32]
  409ed8:	bl	408e3c <ferror@plt+0x63dc>
  409edc:	ldr	x0, [sp, #32]
  409ee0:	ldur	x8, [x29, #-16]
  409ee4:	ldr	w9, [sp, #12]
  409ee8:	mov	w10, w9
  409eec:	mov	x11, #0x20                  	// #32
  409ef0:	mul	x10, x11, x10
  409ef4:	add	x8, x8, x10
  409ef8:	ldr	x1, [x8]
  409efc:	bl	402800 <strcmp@plt>
  409f00:	cbnz	w0, 409f08 <ferror@plt+0x74a8>
  409f04:	b	409f18 <ferror@plt+0x74b8>
  409f08:	ldr	w8, [sp, #12]
  409f0c:	add	w8, w8, #0x1
  409f10:	str	w8, [sp, #12]
  409f14:	b	409ea8 <ferror@plt+0x7448>
  409f18:	ldur	x8, [x29, #-16]
  409f1c:	ldr	w9, [sp, #12]
  409f20:	mov	w10, w9
  409f24:	mov	x11, #0x20                  	// #32
  409f28:	mul	x10, x11, x10
  409f2c:	add	x8, x8, x10
  409f30:	ldr	x8, [x8, #8]
  409f34:	cbz	x8, 40a060 <ferror@plt+0x7600>
  409f38:	str	wzr, [sp, #8]
  409f3c:	ldur	x8, [x29, #-16]
  409f40:	ldr	w9, [sp, #12]
  409f44:	mov	w10, w9
  409f48:	mov	x11, #0x20                  	// #32
  409f4c:	mul	x10, x11, x10
  409f50:	add	x8, x8, x10
  409f54:	ldr	x8, [x8, #8]
  409f58:	ldr	w9, [sp, #8]
  409f5c:	mov	w10, w9
  409f60:	mov	x11, #0x10                  	// #16
  409f64:	mul	x10, x11, x10
  409f68:	add	x8, x8, x10
  409f6c:	ldr	x8, [x8]
  409f70:	cbz	x8, 409fc8 <ferror@plt+0x7568>
  409f74:	ldur	x8, [x29, #-16]
  409f78:	ldr	w9, [sp, #12]
  409f7c:	mov	w10, w9
  409f80:	mov	x11, #0x20                  	// #32
  409f84:	mul	x10, x11, x10
  409f88:	add	x8, x8, x10
  409f8c:	ldr	x8, [x8, #8]
  409f90:	ldr	w9, [sp, #8]
  409f94:	mov	w10, w9
  409f98:	mov	x11, #0x10                  	// #16
  409f9c:	mul	x10, x11, x10
  409fa0:	add	x8, x8, x10
  409fa4:	ldr	x0, [x8]
  409fa8:	ldr	x1, [sp, #16]
  409fac:	bl	402800 <strcmp@plt>
  409fb0:	cbnz	w0, 409fb8 <ferror@plt+0x7558>
  409fb4:	b	409fc8 <ferror@plt+0x7568>
  409fb8:	ldr	w8, [sp, #8]
  409fbc:	add	w8, w8, #0x1
  409fc0:	str	w8, [sp, #8]
  409fc4:	b	409f3c <ferror@plt+0x74dc>
  409fc8:	ldur	x8, [x29, #-16]
  409fcc:	ldr	w9, [sp, #12]
  409fd0:	mov	w10, w9
  409fd4:	mov	x11, #0x20                  	// #32
  409fd8:	mul	x10, x11, x10
  409fdc:	add	x8, x8, x10
  409fe0:	ldr	x8, [x8, #8]
  409fe4:	ldr	w9, [sp, #8]
  409fe8:	mov	w10, w9
  409fec:	mov	x11, #0x10                  	// #16
  409ff0:	mul	x10, x11, x10
  409ff4:	add	x8, x8, x10
  409ff8:	ldr	x8, [x8]
  409ffc:	cbnz	x8, 40a014 <ferror@plt+0x75b4>
  40a000:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40a004:	add	x0, x0, #0x708
  40a008:	bl	402a10 <gettext@plt>
  40a00c:	ldr	x1, [sp, #16]
  40a010:	bl	408e3c <ferror@plt+0x63dc>
  40a014:	ldur	x8, [x29, #-24]
  40a018:	ldur	x0, [x29, #-32]
  40a01c:	ldr	w1, [sp, #12]
  40a020:	ldur	x9, [x29, #-16]
  40a024:	ldr	w10, [sp, #12]
  40a028:	mov	w11, w10
  40a02c:	mov	x12, #0x20                  	// #32
  40a030:	mul	x11, x12, x11
  40a034:	add	x9, x9, x11
  40a038:	ldr	x9, [x9, #8]
  40a03c:	ldr	w10, [sp, #8]
  40a040:	mov	w11, w10
  40a044:	mov	x12, #0x10                  	// #16
  40a048:	mul	x11, x12, x11
  40a04c:	add	x9, x9, x11
  40a050:	ldr	x2, [x9, #8]
  40a054:	ldr	x3, [sp, #16]
  40a058:	blr	x8
  40a05c:	b	40a104 <ferror@plt+0x76a4>
  40a060:	ldur	x8, [x29, #-16]
  40a064:	ldr	w9, [sp, #12]
  40a068:	mov	w10, w9
  40a06c:	mov	x11, #0x20                  	// #32
  40a070:	mul	x10, x11, x10
  40a074:	add	x8, x8, x10
  40a078:	ldr	x8, [x8, #16]
  40a07c:	mov	x10, #0xffffffffffffffff    	// #-1
  40a080:	cmp	x8, x10
  40a084:	b.ne	40a0a8 <ferror@plt+0x7648>  // b.any
  40a088:	ldur	x8, [x29, #-24]
  40a08c:	ldur	x0, [x29, #-32]
  40a090:	ldr	w1, [sp, #12]
  40a094:	ldr	x3, [sp, #16]
  40a098:	mov	x9, xzr
  40a09c:	mov	x2, x9
  40a0a0:	blr	x8
  40a0a4:	b	40a104 <ferror@plt+0x76a4>
  40a0a8:	ldr	x0, [sp, #32]
  40a0ac:	ldr	x1, [sp, #16]
  40a0b0:	ldur	x8, [x29, #-16]
  40a0b4:	ldr	w9, [sp, #12]
  40a0b8:	mov	w10, w9
  40a0bc:	mov	x11, #0x20                  	// #32
  40a0c0:	mul	x10, x11, x10
  40a0c4:	add	x8, x8, x10
  40a0c8:	ldr	x2, [x8, #16]
  40a0cc:	ldur	x8, [x29, #-16]
  40a0d0:	ldr	w9, [sp, #12]
  40a0d4:	mov	w10, w9
  40a0d8:	mul	x10, x11, x10
  40a0dc:	add	x8, x8, x10
  40a0e0:	ldr	x3, [x8, #24]
  40a0e4:	bl	40aecc <ferror@plt+0x846c>
  40a0e8:	str	x0, [sp]
  40a0ec:	ldur	x8, [x29, #-24]
  40a0f0:	ldur	x0, [x29, #-32]
  40a0f4:	ldr	w1, [sp, #12]
  40a0f8:	ldr	x2, [sp]
  40a0fc:	ldr	x3, [sp, #16]
  40a100:	blr	x8
  40a104:	ldr	x8, [sp, #24]
  40a108:	cbnz	x8, 40a110 <ferror@plt+0x76b0>
  40a10c:	b	40a120 <ferror@plt+0x76c0>
  40a110:	ldr	x8, [sp, #24]
  40a114:	add	x8, x8, #0x1
  40a118:	str	x8, [sp, #32]
  40a11c:	b	409e00 <ferror@plt+0x73a0>
  40a120:	ldr	x0, [sp, #40]
  40a124:	bl	402820 <free@plt>
  40a128:	ldp	x29, x30, [sp, #80]
  40a12c:	add	sp, sp, #0x60
  40a130:	ret
  40a134:	sub	sp, sp, #0x30
  40a138:	str	x0, [sp, #40]
  40a13c:	str	w1, [sp, #36]
  40a140:	str	x2, [sp, #24]
  40a144:	str	x3, [sp, #16]
  40a148:	ldr	x8, [sp, #40]
  40a14c:	str	x8, [sp, #8]
  40a150:	ldr	w9, [sp, #36]
  40a154:	cmp	w9, #0x0
  40a158:	cset	w9, eq  // eq = none
  40a15c:	eor	w9, w9, #0x1
  40a160:	tbnz	w9, #0, 40a174 <ferror@plt+0x7714>
  40a164:	b	40a168 <ferror@plt+0x7708>
  40a168:	ldr	x8, [sp, #24]
  40a16c:	ldr	x9, [sp, #8]
  40a170:	str	w8, [x9, #4]
  40a174:	add	sp, sp, #0x30
  40a178:	ret
  40a17c:	sub	sp, sp, #0x40
  40a180:	stp	x29, x30, [sp, #48]
  40a184:	add	x29, sp, #0x30
  40a188:	mov	x8, xzr
  40a18c:	mov	x1, #0x4                   	// #4
  40a190:	adrp	x9, 411000 <ferror@plt+0xe5a0>
  40a194:	add	x9, x9, #0x418
  40a198:	adrp	x2, 40a000 <ferror@plt+0x75a0>
  40a19c:	add	x2, x2, #0x1ec
  40a1a0:	stur	x0, [x29, #-8]
  40a1a4:	mov	x0, x8
  40a1a8:	str	x9, [sp, #16]
  40a1ac:	str	x2, [sp, #8]
  40a1b0:	bl	40adf4 <ferror@plt+0x8394>
  40a1b4:	stur	x0, [x29, #-16]
  40a1b8:	ldur	x8, [x29, #-16]
  40a1bc:	stur	wzr, [x29, #-20]
  40a1c0:	ldur	w10, [x29, #-20]
  40a1c4:	str	w10, [x8]
  40a1c8:	ldur	x0, [x29, #-8]
  40a1cc:	ldur	x3, [x29, #-16]
  40a1d0:	ldr	x1, [sp, #16]
  40a1d4:	ldr	x2, [sp, #8]
  40a1d8:	bl	409db8 <ferror@plt+0x7358>
  40a1dc:	ldur	x0, [x29, #-16]
  40a1e0:	ldp	x29, x30, [sp, #48]
  40a1e4:	add	sp, sp, #0x40
  40a1e8:	ret
  40a1ec:	sub	sp, sp, #0x30
  40a1f0:	str	x0, [sp, #40]
  40a1f4:	str	w1, [sp, #36]
  40a1f8:	str	x2, [sp, #24]
  40a1fc:	str	x3, [sp, #16]
  40a200:	ldr	x8, [sp, #40]
  40a204:	str	x8, [sp, #8]
  40a208:	ldr	w9, [sp, #36]
  40a20c:	cmp	w9, #0x0
  40a210:	cset	w9, eq  // eq = none
  40a214:	eor	w9, w9, #0x1
  40a218:	tbnz	w9, #0, 40a22c <ferror@plt+0x77cc>
  40a21c:	b	40a220 <ferror@plt+0x77c0>
  40a220:	ldr	x8, [sp, #24]
  40a224:	ldr	x9, [sp, #8]
  40a228:	str	w8, [x9]
  40a22c:	add	sp, sp, #0x30
  40a230:	ret
  40a234:	sub	sp, sp, #0x30
  40a238:	stp	x29, x30, [sp, #32]
  40a23c:	add	x29, sp, #0x20
  40a240:	mov	x8, xzr
  40a244:	mov	x1, #0x70                  	// #112
  40a248:	mov	w9, #0x6                   	// #6
  40a24c:	stur	x0, [x29, #-8]
  40a250:	mov	x0, x8
  40a254:	str	w9, [sp, #8]
  40a258:	bl	40adf4 <ferror@plt+0x8394>
  40a25c:	str	x0, [sp, #16]
  40a260:	ldr	x0, [sp, #16]
  40a264:	ldr	w1, [sp, #8]
  40a268:	bl	4029e0 <lzma_lzma_preset@plt>
  40a26c:	and	w9, w0, #0xff
  40a270:	cbz	w9, 40a278 <ferror@plt+0x7818>
  40a274:	bl	408f04 <ferror@plt+0x64a4>
  40a278:	ldur	x0, [x29, #-8]
  40a27c:	ldr	x3, [sp, #16]
  40a280:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  40a284:	add	x1, x1, #0x4e8
  40a288:	adrp	x2, 40a000 <ferror@plt+0x75a0>
  40a28c:	add	x2, x2, #0x308
  40a290:	bl	409db8 <ferror@plt+0x7358>
  40a294:	ldr	x8, [sp, #16]
  40a298:	ldr	w9, [x8, #20]
  40a29c:	ldr	x8, [sp, #16]
  40a2a0:	ldr	w10, [x8, #24]
  40a2a4:	add	w9, w9, w10
  40a2a8:	cmp	w9, #0x4
  40a2ac:	b.ls	40a2c0 <ferror@plt+0x7860>  // b.plast
  40a2b0:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40a2b4:	add	x0, x0, #0x658
  40a2b8:	bl	402a10 <gettext@plt>
  40a2bc:	bl	408e3c <ferror@plt+0x63dc>
  40a2c0:	ldr	x8, [sp, #16]
  40a2c4:	ldr	w9, [x8, #40]
  40a2c8:	and	w9, w9, #0xf
  40a2cc:	str	w9, [sp, #12]
  40a2d0:	ldr	x8, [sp, #16]
  40a2d4:	ldr	w9, [x8, #36]
  40a2d8:	ldr	w10, [sp, #12]
  40a2dc:	cmp	w9, w10
  40a2e0:	b.cs	40a2f8 <ferror@plt+0x7898>  // b.hs, b.nlast
  40a2e4:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40a2e8:	add	x0, x0, #0x67f
  40a2ec:	bl	402a10 <gettext@plt>
  40a2f0:	ldr	w1, [sp, #12]
  40a2f4:	bl	408e3c <ferror@plt+0x63dc>
  40a2f8:	ldr	x0, [sp, #16]
  40a2fc:	ldp	x29, x30, [sp, #32]
  40a300:	add	sp, sp, #0x30
  40a304:	ret
  40a308:	sub	sp, sp, #0x50
  40a30c:	stp	x29, x30, [sp, #64]
  40a310:	add	x29, sp, #0x40
  40a314:	stur	x0, [x29, #-8]
  40a318:	stur	w1, [x29, #-12]
  40a31c:	stur	x2, [x29, #-24]
  40a320:	str	x3, [sp, #32]
  40a324:	ldur	x8, [x29, #-8]
  40a328:	str	x8, [sp, #24]
  40a32c:	ldur	w9, [x29, #-12]
  40a330:	subs	w9, w9, #0x0
  40a334:	mov	w8, w9
  40a338:	ubfx	x8, x8, #0, #32
  40a33c:	cmp	x8, #0x8
  40a340:	str	x8, [sp, #8]
  40a344:	b.hi	40a47c <ferror@plt+0x7a1c>  // b.pmore
  40a348:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40a34c:	add	x8, x8, #0x3b0
  40a350:	ldr	x11, [sp, #8]
  40a354:	ldrsw	x10, [x8, x11, lsl #2]
  40a358:	add	x9, x8, x10
  40a35c:	br	x9
  40a360:	ldr	x8, [sp, #32]
  40a364:	ldrb	w9, [x8]
  40a368:	cmp	w9, #0x30
  40a36c:	b.lt	40a380 <ferror@plt+0x7920>  // b.tstop
  40a370:	ldr	x8, [sp, #32]
  40a374:	ldrb	w9, [x8]
  40a378:	cmp	w9, #0x39
  40a37c:	b.le	40a388 <ferror@plt+0x7928>
  40a380:	ldr	x0, [sp, #32]
  40a384:	bl	40a488 <ferror@plt+0x7a28>
  40a388:	ldr	x8, [sp, #32]
  40a38c:	ldrb	w9, [x8]
  40a390:	subs	w9, w9, #0x30
  40a394:	str	w9, [sp, #20]
  40a398:	ldr	x8, [sp, #32]
  40a39c:	ldrb	w9, [x8, #1]
  40a3a0:	cbz	w9, 40a3e0 <ferror@plt+0x7980>
  40a3a4:	ldr	x8, [sp, #32]
  40a3a8:	ldrb	w9, [x8, #1]
  40a3ac:	cmp	w9, #0x65
  40a3b0:	b.ne	40a3c4 <ferror@plt+0x7964>  // b.any
  40a3b4:	ldr	w8, [sp, #20]
  40a3b8:	orr	w8, w8, #0x80000000
  40a3bc:	str	w8, [sp, #20]
  40a3c0:	b	40a3cc <ferror@plt+0x796c>
  40a3c4:	ldr	x0, [sp, #32]
  40a3c8:	bl	40a488 <ferror@plt+0x7a28>
  40a3cc:	ldr	x8, [sp, #32]
  40a3d0:	ldrb	w9, [x8, #2]
  40a3d4:	cbz	w9, 40a3e0 <ferror@plt+0x7980>
  40a3d8:	ldr	x0, [sp, #32]
  40a3dc:	bl	40a488 <ferror@plt+0x7a28>
  40a3e0:	ldur	x0, [x29, #-8]
  40a3e4:	ldr	w1, [sp, #20]
  40a3e8:	bl	4029e0 <lzma_lzma_preset@plt>
  40a3ec:	and	w8, w0, #0xff
  40a3f0:	cbz	w8, 40a3fc <ferror@plt+0x799c>
  40a3f4:	ldr	x0, [sp, #32]
  40a3f8:	bl	40a488 <ferror@plt+0x7a28>
  40a3fc:	b	40a47c <ferror@plt+0x7a1c>
  40a400:	ldur	x8, [x29, #-24]
  40a404:	ldr	x9, [sp, #24]
  40a408:	str	w8, [x9]
  40a40c:	b	40a47c <ferror@plt+0x7a1c>
  40a410:	ldur	x8, [x29, #-24]
  40a414:	ldr	x9, [sp, #24]
  40a418:	str	w8, [x9, #20]
  40a41c:	b	40a47c <ferror@plt+0x7a1c>
  40a420:	ldur	x8, [x29, #-24]
  40a424:	ldr	x9, [sp, #24]
  40a428:	str	w8, [x9, #24]
  40a42c:	b	40a47c <ferror@plt+0x7a1c>
  40a430:	ldur	x8, [x29, #-24]
  40a434:	ldr	x9, [sp, #24]
  40a438:	str	w8, [x9, #28]
  40a43c:	b	40a47c <ferror@plt+0x7a1c>
  40a440:	ldur	x8, [x29, #-24]
  40a444:	ldr	x9, [sp, #24]
  40a448:	str	w8, [x9, #32]
  40a44c:	b	40a47c <ferror@plt+0x7a1c>
  40a450:	ldur	x8, [x29, #-24]
  40a454:	ldr	x9, [sp, #24]
  40a458:	str	w8, [x9, #36]
  40a45c:	b	40a47c <ferror@plt+0x7a1c>
  40a460:	ldur	x8, [x29, #-24]
  40a464:	ldr	x9, [sp, #24]
  40a468:	str	w8, [x9, #40]
  40a46c:	b	40a47c <ferror@plt+0x7a1c>
  40a470:	ldur	x8, [x29, #-24]
  40a474:	ldr	x9, [sp, #24]
  40a478:	str	w8, [x9, #44]
  40a47c:	ldp	x29, x30, [sp, #64]
  40a480:	add	sp, sp, #0x50
  40a484:	ret
  40a488:	sub	sp, sp, #0x20
  40a48c:	stp	x29, x30, [sp, #16]
  40a490:	add	x29, sp, #0x10
  40a494:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40a498:	add	x8, x8, #0x721
  40a49c:	str	x0, [sp, #8]
  40a4a0:	mov	x0, x8
  40a4a4:	bl	402a10 <gettext@plt>
  40a4a8:	ldr	x1, [sp, #8]
  40a4ac:	bl	408e3c <ferror@plt+0x63dc>
  40a4b0:	sub	sp, sp, #0x180
  40a4b4:	stp	x29, x30, [sp, #352]
  40a4b8:	str	x28, [sp, #368]
  40a4bc:	add	x29, sp, #0x160
  40a4c0:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40a4c4:	add	x8, x8, #0x8a0
  40a4c8:	adrp	x9, 411000 <ferror@plt+0xe5a0>
  40a4cc:	add	x9, x9, #0x744
  40a4d0:	mov	x0, x8
  40a4d4:	str	x8, [sp, #16]
  40a4d8:	str	x9, [sp, #8]
  40a4dc:	bl	402600 <sigemptyset@plt>
  40a4e0:	stur	xzr, [x29, #-8]
  40a4e4:	ldur	x8, [x29, #-8]
  40a4e8:	cmp	x8, #0x6
  40a4ec:	b.cs	40a514 <ferror@plt+0x7ab4>  // b.hs, b.nlast
  40a4f0:	ldur	x8, [x29, #-8]
  40a4f4:	ldr	x9, [sp, #8]
  40a4f8:	ldr	w1, [x9, x8, lsl #2]
  40a4fc:	ldr	x0, [sp, #16]
  40a500:	bl	402960 <sigaddset@plt>
  40a504:	ldur	x8, [x29, #-8]
  40a508:	add	x8, x8, #0x1
  40a50c:	stur	x8, [x29, #-8]
  40a510:	b	40a4e4 <ferror@plt+0x7a84>
  40a514:	stur	xzr, [x29, #-16]
  40a518:	ldur	x8, [x29, #-16]
  40a51c:	adrp	x9, 40f000 <ferror@plt+0xc5a0>
  40a520:	add	x9, x9, #0xa7c
  40a524:	ldr	w10, [x9, x8, lsl #2]
  40a528:	cbz	w10, 40a554 <ferror@plt+0x7af4>
  40a52c:	ldur	x8, [x29, #-16]
  40a530:	adrp	x9, 40f000 <ferror@plt+0xc5a0>
  40a534:	add	x9, x9, #0xa7c
  40a538:	ldr	w1, [x9, x8, lsl #2]
  40a53c:	ldr	x0, [sp, #16]
  40a540:	bl	402960 <sigaddset@plt>
  40a544:	ldur	x8, [x29, #-16]
  40a548:	add	x8, x8, #0x1
  40a54c:	stur	x8, [x29, #-16]
  40a550:	b	40a518 <ferror@plt+0x7ab8>
  40a554:	sub	x8, x29, #0xa8
  40a558:	add	x0, x8, #0x8
  40a55c:	ldr	x1, [sp, #16]
  40a560:	mov	x2, #0x80                  	// #128
  40a564:	bl	4023d0 <memcpy@plt>
  40a568:	stur	wzr, [x29, #-32]
  40a56c:	adrp	x8, 40a000 <ferror@plt+0x75a0>
  40a570:	add	x8, x8, #0x60c
  40a574:	stur	x8, [x29, #-168]
  40a578:	str	xzr, [sp, #176]
  40a57c:	ldr	x8, [sp, #176]
  40a580:	cmp	x8, #0x6
  40a584:	b.cs	40a5ec <ferror@plt+0x7b8c>  // b.hs, b.nlast
  40a588:	ldr	x8, [sp, #176]
  40a58c:	ldr	x9, [sp, #8]
  40a590:	ldr	w0, [x9, x8, lsl #2]
  40a594:	mov	x8, xzr
  40a598:	mov	x1, x8
  40a59c:	add	x2, sp, #0x18
  40a5a0:	bl	4026d0 <sigaction@plt>
  40a5a4:	cbnz	w0, 40a5b8 <ferror@plt+0x7b58>
  40a5a8:	ldr	x8, [sp, #24]
  40a5ac:	cmp	x8, #0x1
  40a5b0:	b.ne	40a5b8 <ferror@plt+0x7b58>  // b.any
  40a5b4:	b	40a5dc <ferror@plt+0x7b7c>
  40a5b8:	ldr	x8, [sp, #176]
  40a5bc:	ldr	x9, [sp, #8]
  40a5c0:	ldr	w0, [x9, x8, lsl #2]
  40a5c4:	sub	x1, x29, #0xa8
  40a5c8:	mov	x8, xzr
  40a5cc:	mov	x2, x8
  40a5d0:	bl	4026d0 <sigaction@plt>
  40a5d4:	cbz	w0, 40a5dc <ferror@plt+0x7b7c>
  40a5d8:	bl	407a44 <ferror@plt+0x4fe4>
  40a5dc:	ldr	x8, [sp, #176]
  40a5e0:	add	x8, x8, #0x1
  40a5e4:	str	x8, [sp, #176]
  40a5e8:	b	40a57c <ferror@plt+0x7b1c>
  40a5ec:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40a5f0:	add	x8, x8, #0x920
  40a5f4:	mov	w9, #0x1                   	// #1
  40a5f8:	strb	w9, [x8]
  40a5fc:	ldr	x28, [sp, #368]
  40a600:	ldp	x29, x30, [sp, #352]
  40a604:	add	sp, sp, #0x180
  40a608:	ret
  40a60c:	sub	sp, sp, #0x20
  40a610:	stp	x29, x30, [sp, #16]
  40a614:	add	x29, sp, #0x10
  40a618:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40a61c:	add	x8, x8, #0x930
  40a620:	mov	w9, #0x1                   	// #1
  40a624:	adrp	x10, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40a628:	add	x10, x10, #0x898
  40a62c:	stur	w0, [x29, #-4]
  40a630:	ldur	w11, [x29, #-4]
  40a634:	str	w11, [x8]
  40a638:	str	w9, [x10]
  40a63c:	bl	4056ec <ferror@plt+0x2c8c>
  40a640:	ldp	x29, x30, [sp, #16]
  40a644:	add	sp, sp, #0x20
  40a648:	ret
  40a64c:	sub	sp, sp, #0x20
  40a650:	stp	x29, x30, [sp, #16]
  40a654:	add	x29, sp, #0x10
  40a658:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40a65c:	add	x8, x8, #0x920
  40a660:	ldrb	w9, [x8]
  40a664:	tbnz	w9, #0, 40a66c <ferror@plt+0x7c0c>
  40a668:	b	40a6c0 <ferror@plt+0x7c60>
  40a66c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40a670:	add	x8, x8, #0x928
  40a674:	ldr	x9, [x8]
  40a678:	add	x10, x9, #0x1
  40a67c:	str	x10, [x8]
  40a680:	cbnz	x9, 40a6c0 <ferror@plt+0x7c60>
  40a684:	bl	402990 <__errno_location@plt>
  40a688:	ldr	w8, [x0]
  40a68c:	stur	w8, [x29, #-4]
  40a690:	mov	w8, wzr
  40a694:	mov	w0, w8
  40a698:	adrp	x1, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40a69c:	add	x1, x1, #0x8a0
  40a6a0:	mov	x9, xzr
  40a6a4:	mov	x2, x9
  40a6a8:	bl	40a6cc <ferror@plt+0x7c6c>
  40a6ac:	ldur	w8, [x29, #-4]
  40a6b0:	str	w8, [sp, #8]
  40a6b4:	bl	402990 <__errno_location@plt>
  40a6b8:	ldr	w8, [sp, #8]
  40a6bc:	str	w8, [x0]
  40a6c0:	ldp	x29, x30, [sp, #16]
  40a6c4:	add	sp, sp, #0x20
  40a6c8:	ret
  40a6cc:	sub	sp, sp, #0x30
  40a6d0:	stp	x29, x30, [sp, #32]
  40a6d4:	add	x29, sp, #0x20
  40a6d8:	stur	w0, [x29, #-4]
  40a6dc:	str	x1, [sp, #16]
  40a6e0:	str	x2, [sp, #8]
  40a6e4:	ldur	w0, [x29, #-4]
  40a6e8:	ldr	x1, [sp, #16]
  40a6ec:	ldr	x2, [sp, #8]
  40a6f0:	bl	402400 <pthread_sigmask@plt>
  40a6f4:	str	w0, [sp, #4]
  40a6f8:	ldp	x29, x30, [sp, #32]
  40a6fc:	add	sp, sp, #0x30
  40a700:	ret
  40a704:	sub	sp, sp, #0x20
  40a708:	stp	x29, x30, [sp, #16]
  40a70c:	add	x29, sp, #0x10
  40a710:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40a714:	add	x8, x8, #0x920
  40a718:	ldrb	w9, [x8]
  40a71c:	tbnz	w9, #0, 40a724 <ferror@plt+0x7cc4>
  40a720:	b	40a774 <ferror@plt+0x7d14>
  40a724:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40a728:	add	x8, x8, #0x928
  40a72c:	ldr	x9, [x8]
  40a730:	subs	x9, x9, #0x1
  40a734:	str	x9, [x8]
  40a738:	cbnz	x9, 40a774 <ferror@plt+0x7d14>
  40a73c:	bl	402990 <__errno_location@plt>
  40a740:	ldr	w8, [x0]
  40a744:	stur	w8, [x29, #-4]
  40a748:	mov	w0, #0x1                   	// #1
  40a74c:	adrp	x1, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40a750:	add	x1, x1, #0x8a0
  40a754:	mov	x9, xzr
  40a758:	mov	x2, x9
  40a75c:	bl	40a6cc <ferror@plt+0x7c6c>
  40a760:	ldur	w8, [x29, #-4]
  40a764:	str	w8, [sp, #8]
  40a768:	bl	402990 <__errno_location@plt>
  40a76c:	ldr	w8, [sp, #8]
  40a770:	str	w8, [x0]
  40a774:	ldp	x29, x30, [sp, #16]
  40a778:	add	sp, sp, #0x20
  40a77c:	ret
  40a780:	sub	sp, sp, #0xc0
  40a784:	stp	x29, x30, [sp, #176]
  40a788:	add	x29, sp, #0xb0
  40a78c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40a790:	add	x8, x8, #0x930
  40a794:	ldr	w9, [x8]
  40a798:	stur	w9, [x29, #-4]
  40a79c:	ldur	w9, [x29, #-4]
  40a7a0:	cbz	w9, 40a7f0 <ferror@plt+0x7d90>
  40a7a4:	add	x8, sp, #0x10
  40a7a8:	mov	x9, xzr
  40a7ac:	str	x9, [sp, #16]
  40a7b0:	add	x0, x8, #0x8
  40a7b4:	str	x8, [sp, #8]
  40a7b8:	str	x9, [sp]
  40a7bc:	bl	402530 <sigfillset@plt>
  40a7c0:	str	wzr, [sp, #152]
  40a7c4:	ldur	w10, [x29, #-4]
  40a7c8:	mov	w0, w10
  40a7cc:	ldr	x1, [sp, #8]
  40a7d0:	ldr	x8, [sp]
  40a7d4:	mov	x2, x8
  40a7d8:	bl	4026d0 <sigaction@plt>
  40a7dc:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40a7e0:	add	x8, x8, #0x930
  40a7e4:	ldr	w10, [x8]
  40a7e8:	mov	w0, w10
  40a7ec:	bl	402470 <raise@plt>
  40a7f0:	ldp	x29, x30, [sp, #176]
  40a7f4:	add	sp, sp, #0xc0
  40a7f8:	ret
  40a7fc:	sub	sp, sp, #0x30
  40a800:	stp	x29, x30, [sp, #32]
  40a804:	add	x29, sp, #0x20
  40a808:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40a80c:	add	x8, x8, #0x4a0
  40a810:	stur	x0, [x29, #-8]
  40a814:	ldur	x0, [x29, #-8]
  40a818:	str	x8, [sp, #8]
  40a81c:	bl	402450 <strlen@plt>
  40a820:	str	x0, [sp, #16]
  40a824:	ldr	x8, [sp, #8]
  40a828:	ldr	w9, [x8]
  40a82c:	cbnz	w9, 40a844 <ferror@plt+0x7de4>
  40a830:	ldur	x0, [x29, #-8]
  40a834:	ldr	x1, [sp, #16]
  40a838:	bl	40a868 <ferror@plt+0x7e08>
  40a83c:	str	x0, [sp]
  40a840:	b	40a854 <ferror@plt+0x7df4>
  40a844:	ldur	x0, [x29, #-8]
  40a848:	ldr	x1, [sp, #16]
  40a84c:	bl	40aa7c <ferror@plt+0x801c>
  40a850:	str	x0, [sp]
  40a854:	ldr	x8, [sp]
  40a858:	mov	x0, x8
  40a85c:	ldp	x29, x30, [sp, #32]
  40a860:	add	sp, sp, #0x30
  40a864:	ret
  40a868:	sub	sp, sp, #0x70
  40a86c:	stp	x29, x30, [sp, #96]
  40a870:	add	x29, sp, #0x60
  40a874:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40a878:	add	x8, x8, #0x4a4
  40a87c:	adrp	x9, 411000 <ferror@plt+0xe5a0>
  40a880:	add	x9, x9, #0x838
  40a884:	adrp	x10, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40a888:	add	x10, x10, #0x938
  40a88c:	stur	x0, [x29, #-16]
  40a890:	stur	x1, [x29, #-24]
  40a894:	ldr	w11, [x8]
  40a898:	subs	w11, w11, #0x1
  40a89c:	mov	w8, w11
  40a8a0:	ubfx	x8, x8, #0, #32
  40a8a4:	stur	x8, [x29, #-32]
  40a8a8:	ldur	x8, [x29, #-32]
  40a8ac:	mov	x12, #0x20                  	// #32
  40a8b0:	mul	x8, x12, x8
  40a8b4:	add	x8, x9, x8
  40a8b8:	stur	x8, [x29, #-40]
  40a8bc:	str	xzr, [sp, #48]
  40a8c0:	str	x10, [sp, #16]
  40a8c4:	ldur	x8, [x29, #-40]
  40a8c8:	ldr	x9, [sp, #48]
  40a8cc:	mov	x10, #0x8                   	// #8
  40a8d0:	mul	x9, x10, x9
  40a8d4:	add	x8, x8, x9
  40a8d8:	ldr	x8, [x8]
  40a8dc:	cbz	x8, 40a944 <ferror@plt+0x7ee4>
  40a8e0:	ldur	x8, [x29, #-40]
  40a8e4:	ldr	x9, [sp, #48]
  40a8e8:	mov	x10, #0x8                   	// #8
  40a8ec:	mul	x9, x10, x9
  40a8f0:	add	x8, x8, x9
  40a8f4:	ldr	x0, [x8]
  40a8f8:	ldur	x1, [x29, #-16]
  40a8fc:	ldur	x2, [x29, #-24]
  40a900:	bl	40ace8 <ferror@plt+0x8288>
  40a904:	cbz	x0, 40a934 <ferror@plt+0x7ed4>
  40a908:	ldur	x0, [x29, #-16]
  40a90c:	ldur	x8, [x29, #-40]
  40a910:	ldr	x9, [sp, #48]
  40a914:	mov	x10, #0x8                   	// #8
  40a918:	mul	x9, x10, x9
  40a91c:	add	x8, x8, x9
  40a920:	ldr	x1, [x8]
  40a924:	bl	40ad98 <ferror@plt+0x8338>
  40a928:	mov	x8, xzr
  40a92c:	stur	x8, [x29, #-8]
  40a930:	b	40aa6c <ferror@plt+0x800c>
  40a934:	ldr	x8, [sp, #48]
  40a938:	add	x8, x8, #0x1
  40a93c:	str	x8, [sp, #48]
  40a940:	b	40a8c4 <ferror@plt+0x7e64>
  40a944:	ldr	x8, [sp, #16]
  40a948:	ldr	x9, [x8]
  40a94c:	cbz	x9, 40a984 <ferror@plt+0x7f24>
  40a950:	ldr	x8, [sp, #16]
  40a954:	ldr	x0, [x8]
  40a958:	ldur	x1, [x29, #-16]
  40a95c:	ldur	x2, [x29, #-24]
  40a960:	bl	40ace8 <ferror@plt+0x8288>
  40a964:	cbz	x0, 40a984 <ferror@plt+0x7f24>
  40a968:	ldur	x0, [x29, #-16]
  40a96c:	ldr	x8, [sp, #16]
  40a970:	ldr	x1, [x8]
  40a974:	bl	40ad98 <ferror@plt+0x8338>
  40a978:	mov	x8, xzr
  40a97c:	stur	x8, [x29, #-8]
  40a980:	b	40aa6c <ferror@plt+0x800c>
  40a984:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40a988:	add	x8, x8, #0x4a4
  40a98c:	ldr	w9, [x8]
  40a990:	cmp	w9, #0x3
  40a994:	b.ne	40a9c4 <ferror@plt+0x7f64>  // b.any
  40a998:	ldr	x8, [sp, #16]
  40a99c:	ldr	x9, [x8]
  40a9a0:	cbnz	x9, 40a9c4 <ferror@plt+0x7f64>
  40a9a4:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40a9a8:	add	x0, x0, #0x78c
  40a9ac:	bl	402a10 <gettext@plt>
  40a9b0:	ldur	x1, [x29, #-16]
  40a9b4:	bl	408d78 <ferror@plt+0x6318>
  40a9b8:	mov	x8, xzr
  40a9bc:	stur	x8, [x29, #-8]
  40a9c0:	b	40aa6c <ferror@plt+0x800c>
  40a9c4:	ldr	x8, [sp, #16]
  40a9c8:	ldr	x9, [x8]
  40a9cc:	cbz	x9, 40a9e0 <ferror@plt+0x7f80>
  40a9d0:	ldr	x8, [sp, #16]
  40a9d4:	ldr	x9, [x8]
  40a9d8:	str	x9, [sp, #8]
  40a9dc:	b	40a9ec <ferror@plt+0x7f8c>
  40a9e0:	ldur	x8, [x29, #-40]
  40a9e4:	ldr	x8, [x8]
  40a9e8:	str	x8, [sp, #8]
  40a9ec:	ldr	x8, [sp, #8]
  40a9f0:	str	x8, [sp, #40]
  40a9f4:	ldr	x0, [sp, #40]
  40a9f8:	bl	402450 <strlen@plt>
  40a9fc:	str	x0, [sp, #32]
  40aa00:	ldur	x8, [x29, #-24]
  40aa04:	ldr	x9, [sp, #32]
  40aa08:	add	x8, x8, x9
  40aa0c:	add	x1, x8, #0x1
  40aa10:	mov	x8, xzr
  40aa14:	mov	x0, x8
  40aa18:	bl	40adf4 <ferror@plt+0x8394>
  40aa1c:	str	x0, [sp, #24]
  40aa20:	ldr	x0, [sp, #24]
  40aa24:	ldur	x1, [x29, #-16]
  40aa28:	ldur	x2, [x29, #-24]
  40aa2c:	bl	4023d0 <memcpy@plt>
  40aa30:	ldr	x8, [sp, #24]
  40aa34:	ldur	x9, [x29, #-24]
  40aa38:	add	x0, x8, x9
  40aa3c:	ldr	x1, [sp, #40]
  40aa40:	ldr	x2, [sp, #32]
  40aa44:	bl	4023d0 <memcpy@plt>
  40aa48:	ldr	x8, [sp, #24]
  40aa4c:	ldur	x9, [x29, #-24]
  40aa50:	ldr	x10, [sp, #32]
  40aa54:	add	x9, x9, x10
  40aa58:	add	x8, x8, x9
  40aa5c:	mov	w11, #0x0                   	// #0
  40aa60:	strb	w11, [x8]
  40aa64:	ldr	x8, [sp, #24]
  40aa68:	stur	x8, [x29, #-8]
  40aa6c:	ldur	x0, [x29, #-8]
  40aa70:	ldp	x29, x30, [sp, #96]
  40aa74:	add	sp, sp, #0x70
  40aa78:	ret
  40aa7c:	sub	sp, sp, #0x60
  40aa80:	stp	x29, x30, [sp, #80]
  40aa84:	add	x29, sp, #0x50
  40aa88:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  40aa8c:	add	x8, x8, #0xdd4
  40aa90:	adrp	x9, 423000 <ferror@plt+0x205a0>
  40aa94:	add	x9, x9, #0x4a4
  40aa98:	adrp	x10, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40aa9c:	add	x10, x10, #0x938
  40aaa0:	stur	x0, [x29, #-16]
  40aaa4:	stur	x1, [x29, #-24]
  40aaa8:	stur	x8, [x29, #-32]
  40aaac:	str	xzr, [sp, #40]
  40aab0:	ldr	w11, [x9]
  40aab4:	cmp	w11, #0x3
  40aab8:	str	x10, [sp, #8]
  40aabc:	b.ne	40aaf0 <ferror@plt+0x8090>  // b.any
  40aac0:	ldr	x8, [sp, #8]
  40aac4:	ldr	x9, [x8]
  40aac8:	cbnz	x9, 40aaec <ferror@plt+0x808c>
  40aacc:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40aad0:	add	x0, x0, #0x78c
  40aad4:	bl	402a10 <gettext@plt>
  40aad8:	ldur	x1, [x29, #-16]
  40aadc:	bl	408d78 <ferror@plt+0x6318>
  40aae0:	mov	x8, xzr
  40aae4:	stur	x8, [x29, #-8]
  40aae8:	b	40ac34 <ferror@plt+0x81d4>
  40aaec:	b	40ab68 <ferror@plt+0x8108>
  40aaf0:	str	xzr, [sp, #32]
  40aaf4:	ldr	x8, [sp, #32]
  40aaf8:	cmp	x8, #0x4
  40aafc:	b.cs	40ab68 <ferror@plt+0x8108>  // b.hs, b.nlast
  40ab00:	ldr	x8, [sp, #32]
  40ab04:	mov	x9, #0x10                  	// #16
  40ab08:	mul	x8, x9, x8
  40ab0c:	adrp	x9, 411000 <ferror@plt+0xe5a0>
  40ab10:	add	x9, x9, #0x898
  40ab14:	add	x8, x9, x8
  40ab18:	ldr	x0, [x8]
  40ab1c:	ldur	x1, [x29, #-16]
  40ab20:	ldur	x2, [x29, #-24]
  40ab24:	bl	40ace8 <ferror@plt+0x8288>
  40ab28:	str	x0, [sp, #40]
  40ab2c:	ldr	x8, [sp, #40]
  40ab30:	cbz	x8, 40ab58 <ferror@plt+0x80f8>
  40ab34:	ldr	x8, [sp, #32]
  40ab38:	mov	x9, #0x10                  	// #16
  40ab3c:	mul	x8, x9, x8
  40ab40:	adrp	x9, 411000 <ferror@plt+0xe5a0>
  40ab44:	add	x9, x9, #0x898
  40ab48:	add	x8, x9, x8
  40ab4c:	ldr	x8, [x8, #8]
  40ab50:	stur	x8, [x29, #-32]
  40ab54:	b	40ab68 <ferror@plt+0x8108>
  40ab58:	ldr	x8, [sp, #32]
  40ab5c:	add	x8, x8, #0x1
  40ab60:	str	x8, [sp, #32]
  40ab64:	b	40aaf4 <ferror@plt+0x8094>
  40ab68:	ldr	x8, [sp, #40]
  40ab6c:	cbnz	x8, 40ab94 <ferror@plt+0x8134>
  40ab70:	ldr	x8, [sp, #8]
  40ab74:	ldr	x9, [x8]
  40ab78:	cbz	x9, 40ab94 <ferror@plt+0x8134>
  40ab7c:	ldr	x8, [sp, #8]
  40ab80:	ldr	x0, [x8]
  40ab84:	ldur	x1, [x29, #-16]
  40ab88:	ldur	x2, [x29, #-24]
  40ab8c:	bl	40ace8 <ferror@plt+0x8288>
  40ab90:	str	x0, [sp, #40]
  40ab94:	ldr	x8, [sp, #40]
  40ab98:	cbnz	x8, 40abbc <ferror@plt+0x815c>
  40ab9c:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40aba0:	add	x0, x0, #0x806
  40aba4:	bl	402a10 <gettext@plt>
  40aba8:	ldur	x1, [x29, #-16]
  40abac:	bl	408cb4 <ferror@plt+0x6254>
  40abb0:	mov	x8, xzr
  40abb4:	stur	x8, [x29, #-8]
  40abb8:	b	40ac34 <ferror@plt+0x81d4>
  40abbc:	ldur	x0, [x29, #-32]
  40abc0:	bl	402450 <strlen@plt>
  40abc4:	str	x0, [sp, #24]
  40abc8:	ldr	x8, [sp, #40]
  40abcc:	ldr	x9, [sp, #24]
  40abd0:	add	x8, x8, x9
  40abd4:	add	x1, x8, #0x1
  40abd8:	mov	x8, xzr
  40abdc:	mov	x0, x8
  40abe0:	bl	40adf4 <ferror@plt+0x8394>
  40abe4:	str	x0, [sp, #16]
  40abe8:	ldr	x0, [sp, #16]
  40abec:	ldur	x1, [x29, #-16]
  40abf0:	ldr	x2, [sp, #40]
  40abf4:	bl	4023d0 <memcpy@plt>
  40abf8:	ldr	x8, [sp, #16]
  40abfc:	ldr	x9, [sp, #40]
  40ac00:	add	x0, x8, x9
  40ac04:	ldur	x1, [x29, #-32]
  40ac08:	ldr	x2, [sp, #24]
  40ac0c:	bl	4023d0 <memcpy@plt>
  40ac10:	ldr	x8, [sp, #16]
  40ac14:	ldr	x9, [sp, #40]
  40ac18:	ldr	x10, [sp, #24]
  40ac1c:	add	x9, x9, x10
  40ac20:	add	x8, x8, x9
  40ac24:	mov	w11, #0x0                   	// #0
  40ac28:	strb	w11, [x8]
  40ac2c:	ldr	x8, [sp, #16]
  40ac30:	stur	x8, [x29, #-8]
  40ac34:	ldur	x0, [x29, #-8]
  40ac38:	ldp	x29, x30, [sp, #80]
  40ac3c:	add	sp, sp, #0x60
  40ac40:	ret
  40ac44:	sub	sp, sp, #0x20
  40ac48:	stp	x29, x30, [sp, #16]
  40ac4c:	add	x29, sp, #0x10
  40ac50:	str	x0, [sp, #8]
  40ac54:	ldr	x8, [sp, #8]
  40ac58:	ldrb	w9, [x8]
  40ac5c:	cbz	w9, 40ac70 <ferror@plt+0x8210>
  40ac60:	ldr	x0, [sp, #8]
  40ac64:	bl	40acb4 <ferror@plt+0x8254>
  40ac68:	tbnz	w0, #0, 40ac70 <ferror@plt+0x8210>
  40ac6c:	b	40ac84 <ferror@plt+0x8224>
  40ac70:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40ac74:	add	x0, x0, #0x75c
  40ac78:	bl	402a10 <gettext@plt>
  40ac7c:	ldr	x1, [sp, #8]
  40ac80:	bl	408e3c <ferror@plt+0x63dc>
  40ac84:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40ac88:	add	x8, x8, #0x938
  40ac8c:	ldr	x0, [x8]
  40ac90:	str	x8, [sp]
  40ac94:	bl	402820 <free@plt>
  40ac98:	ldr	x0, [sp, #8]
  40ac9c:	bl	40ae6c <ferror@plt+0x840c>
  40aca0:	ldr	x8, [sp]
  40aca4:	str	x0, [x8]
  40aca8:	ldp	x29, x30, [sp, #16]
  40acac:	add	sp, sp, #0x20
  40acb0:	ret
  40acb4:	sub	sp, sp, #0x20
  40acb8:	stp	x29, x30, [sp, #16]
  40acbc:	add	x29, sp, #0x10
  40acc0:	mov	w1, #0x2f                  	// #47
  40acc4:	str	x0, [sp, #8]
  40acc8:	ldr	x0, [sp, #8]
  40accc:	bl	402840 <strchr@plt>
  40acd0:	cmp	x0, #0x0
  40acd4:	cset	w8, ne  // ne = any
  40acd8:	and	w0, w8, #0x1
  40acdc:	ldp	x29, x30, [sp, #16]
  40ace0:	add	sp, sp, #0x20
  40ace4:	ret
  40ace8:	sub	sp, sp, #0x40
  40acec:	stp	x29, x30, [sp, #48]
  40acf0:	add	x29, sp, #0x30
  40acf4:	stur	x0, [x29, #-16]
  40acf8:	str	x1, [sp, #24]
  40acfc:	str	x2, [sp, #16]
  40ad00:	ldur	x0, [x29, #-16]
  40ad04:	bl	402450 <strlen@plt>
  40ad08:	str	x0, [sp, #8]
  40ad0c:	ldr	x8, [sp, #16]
  40ad10:	ldr	x9, [sp, #8]
  40ad14:	cmp	x8, x9
  40ad18:	b.ls	40ad40 <ferror@plt+0x82e0>  // b.plast
  40ad1c:	ldr	x8, [sp, #24]
  40ad20:	ldr	x9, [sp, #16]
  40ad24:	ldr	x10, [sp, #8]
  40ad28:	subs	x9, x9, x10
  40ad2c:	subs	x9, x9, #0x1
  40ad30:	ldrb	w0, [x8, x9]
  40ad34:	bl	40add4 <ferror@plt+0x8374>
  40ad38:	tbnz	w0, #0, 40ad40 <ferror@plt+0x82e0>
  40ad3c:	b	40ad48 <ferror@plt+0x82e8>
  40ad40:	stur	xzr, [x29, #-8]
  40ad44:	b	40ad88 <ferror@plt+0x8328>
  40ad48:	ldur	x0, [x29, #-16]
  40ad4c:	ldr	x8, [sp, #24]
  40ad50:	ldr	x9, [sp, #16]
  40ad54:	add	x8, x8, x9
  40ad58:	ldr	x9, [sp, #8]
  40ad5c:	mov	x10, xzr
  40ad60:	subs	x9, x10, x9
  40ad64:	add	x1, x8, x9
  40ad68:	bl	402800 <strcmp@plt>
  40ad6c:	cbnz	w0, 40ad84 <ferror@plt+0x8324>
  40ad70:	ldr	x8, [sp, #16]
  40ad74:	ldr	x9, [sp, #8]
  40ad78:	subs	x8, x8, x9
  40ad7c:	stur	x8, [x29, #-8]
  40ad80:	b	40ad88 <ferror@plt+0x8328>
  40ad84:	stur	xzr, [x29, #-8]
  40ad88:	ldur	x0, [x29, #-8]
  40ad8c:	ldp	x29, x30, [sp, #48]
  40ad90:	add	sp, sp, #0x40
  40ad94:	ret
  40ad98:	sub	sp, sp, #0x20
  40ad9c:	stp	x29, x30, [sp, #16]
  40ada0:	add	x29, sp, #0x10
  40ada4:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40ada8:	add	x8, x8, #0x7d6
  40adac:	str	x0, [sp, #8]
  40adb0:	str	x1, [sp]
  40adb4:	mov	x0, x8
  40adb8:	bl	402a10 <gettext@plt>
  40adbc:	ldr	x1, [sp, #8]
  40adc0:	ldr	x2, [sp]
  40adc4:	bl	408cb4 <ferror@plt+0x6254>
  40adc8:	ldp	x29, x30, [sp, #16]
  40adcc:	add	sp, sp, #0x20
  40add0:	ret
  40add4:	sub	sp, sp, #0x10
  40add8:	strb	w0, [sp, #15]
  40addc:	ldrb	w8, [sp, #15]
  40ade0:	cmp	w8, #0x2f
  40ade4:	cset	w8, eq  // eq = none
  40ade8:	and	w0, w8, #0x1
  40adec:	add	sp, sp, #0x10
  40adf0:	ret
  40adf4:	sub	sp, sp, #0x40
  40adf8:	stp	x29, x30, [sp, #48]
  40adfc:	add	x29, sp, #0x30
  40ae00:	stur	x0, [x29, #-8]
  40ae04:	stur	x1, [x29, #-16]
  40ae08:	ldur	x8, [x29, #-8]
  40ae0c:	str	x8, [sp, #24]
  40ae10:	ldur	x0, [x29, #-8]
  40ae14:	ldur	x1, [x29, #-16]
  40ae18:	bl	4026a0 <realloc@plt>
  40ae1c:	stur	x0, [x29, #-8]
  40ae20:	ldur	x8, [x29, #-8]
  40ae24:	cbnz	x8, 40ae5c <ferror@plt+0x83fc>
  40ae28:	bl	402990 <__errno_location@plt>
  40ae2c:	ldr	w8, [x0]
  40ae30:	str	w8, [sp, #20]
  40ae34:	ldr	x0, [sp, #24]
  40ae38:	bl	402820 <free@plt>
  40ae3c:	ldr	w0, [sp, #20]
  40ae40:	bl	4026b0 <strerror@plt>
  40ae44:	adrp	x9, 411000 <ferror@plt+0xe5a0>
  40ae48:	add	x9, x9, #0xd82
  40ae4c:	str	x0, [sp, #8]
  40ae50:	mov	x0, x9
  40ae54:	ldr	x1, [sp, #8]
  40ae58:	bl	408e3c <ferror@plt+0x63dc>
  40ae5c:	ldur	x0, [x29, #-8]
  40ae60:	ldp	x29, x30, [sp, #48]
  40ae64:	add	sp, sp, #0x40
  40ae68:	ret
  40ae6c:	sub	sp, sp, #0x40
  40ae70:	stp	x29, x30, [sp, #48]
  40ae74:	add	x29, sp, #0x30
  40ae78:	mov	x8, xzr
  40ae7c:	stur	x0, [x29, #-8]
  40ae80:	ldur	x0, [x29, #-8]
  40ae84:	str	x8, [sp, #16]
  40ae88:	bl	402450 <strlen@plt>
  40ae8c:	add	x8, x0, #0x1
  40ae90:	stur	x8, [x29, #-16]
  40ae94:	ldur	x1, [x29, #-16]
  40ae98:	ldr	x0, [sp, #16]
  40ae9c:	bl	40adf4 <ferror@plt+0x8394>
  40aea0:	str	x0, [sp, #24]
  40aea4:	ldr	x8, [sp, #24]
  40aea8:	ldur	x1, [x29, #-8]
  40aeac:	ldur	x2, [x29, #-16]
  40aeb0:	mov	x0, x8
  40aeb4:	str	x8, [sp, #8]
  40aeb8:	bl	4023d0 <memcpy@plt>
  40aebc:	ldr	x0, [sp, #8]
  40aec0:	ldp	x29, x30, [sp, #48]
  40aec4:	add	sp, sp, #0x40
  40aec8:	ret
  40aecc:	sub	sp, sp, #0x60
  40aed0:	stp	x29, x30, [sp, #80]
  40aed4:	add	x29, sp, #0x50
  40aed8:	stur	x0, [x29, #-16]
  40aedc:	stur	x1, [x29, #-24]
  40aee0:	stur	x2, [x29, #-32]
  40aee4:	str	x3, [sp, #40]
  40aee8:	str	xzr, [sp, #32]
  40aeec:	ldur	x8, [x29, #-24]
  40aef0:	ldrb	w9, [x8]
  40aef4:	mov	w10, #0x1                   	// #1
  40aef8:	cmp	w9, #0x20
  40aefc:	str	w10, [sp, #12]
  40af00:	b.eq	40af18 <ferror@plt+0x84b8>  // b.none
  40af04:	ldur	x8, [x29, #-24]
  40af08:	ldrb	w9, [x8]
  40af0c:	cmp	w9, #0x9
  40af10:	cset	w9, eq  // eq = none
  40af14:	str	w9, [sp, #12]
  40af18:	ldr	w8, [sp, #12]
  40af1c:	tbnz	w8, #0, 40af24 <ferror@plt+0x84c4>
  40af20:	b	40af34 <ferror@plt+0x84d4>
  40af24:	ldur	x8, [x29, #-24]
  40af28:	add	x8, x8, #0x1
  40af2c:	stur	x8, [x29, #-24]
  40af30:	b	40aeec <ferror@plt+0x848c>
  40af34:	ldur	x0, [x29, #-24]
  40af38:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  40af3c:	add	x1, x1, #0x8d8
  40af40:	bl	402800 <strcmp@plt>
  40af44:	cbnz	w0, 40af54 <ferror@plt+0x84f4>
  40af48:	ldr	x8, [sp, #40]
  40af4c:	stur	x8, [x29, #-8]
  40af50:	b	40b1d8 <ferror@plt+0x8778>
  40af54:	ldur	x8, [x29, #-24]
  40af58:	ldrb	w9, [x8]
  40af5c:	cmp	w9, #0x30
  40af60:	b.lt	40af74 <ferror@plt+0x8514>  // b.tstop
  40af64:	ldur	x8, [x29, #-24]
  40af68:	ldrb	w9, [x8]
  40af6c:	cmp	w9, #0x39
  40af70:	b.le	40af88 <ferror@plt+0x8528>
  40af74:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40af78:	add	x0, x0, #0x8dc
  40af7c:	bl	402a10 <gettext@plt>
  40af80:	ldur	x1, [x29, #-24]
  40af84:	bl	408e3c <ferror@plt+0x63dc>
  40af88:	ldr	x8, [sp, #32]
  40af8c:	mov	x9, #0x9999999999999999    	// #-7378697629483820647
  40af90:	movk	x9, #0x1999, lsl #48
  40af94:	cmp	x8, x9
  40af98:	b.ls	40afa0 <ferror@plt+0x8540>  // b.plast
  40af9c:	b	40b1bc <ferror@plt+0x875c>
  40afa0:	ldr	x8, [sp, #32]
  40afa4:	mov	x9, #0xa                   	// #10
  40afa8:	mul	x8, x8, x9
  40afac:	str	x8, [sp, #32]
  40afb0:	ldur	x8, [x29, #-24]
  40afb4:	ldrb	w10, [x8]
  40afb8:	subs	w10, w10, #0x30
  40afbc:	str	w10, [sp, #28]
  40afc0:	ldr	w10, [sp, #28]
  40afc4:	mov	w8, w10
  40afc8:	mov	x9, #0xffffffffffffffff    	// #-1
  40afcc:	subs	x8, x9, x8
  40afd0:	ldr	x9, [sp, #32]
  40afd4:	cmp	x8, x9
  40afd8:	b.cs	40afe0 <ferror@plt+0x8580>  // b.hs, b.nlast
  40afdc:	b	40b1bc <ferror@plt+0x875c>
  40afe0:	ldr	w8, [sp, #28]
  40afe4:	mov	w9, w8
  40afe8:	ldr	x10, [sp, #32]
  40afec:	add	x9, x10, x9
  40aff0:	str	x9, [sp, #32]
  40aff4:	ldur	x9, [x29, #-24]
  40aff8:	add	x9, x9, #0x1
  40affc:	stur	x9, [x29, #-24]
  40b000:	ldur	x8, [x29, #-24]
  40b004:	ldrb	w9, [x8]
  40b008:	mov	w10, #0x0                   	// #0
  40b00c:	cmp	w9, #0x30
  40b010:	str	w10, [sp, #8]
  40b014:	b.lt	40b02c <ferror@plt+0x85cc>  // b.tstop
  40b018:	ldur	x8, [x29, #-24]
  40b01c:	ldrb	w9, [x8]
  40b020:	cmp	w9, #0x39
  40b024:	cset	w9, le
  40b028:	str	w9, [sp, #8]
  40b02c:	ldr	w8, [sp, #8]
  40b030:	tbnz	w8, #0, 40af88 <ferror@plt+0x8528>
  40b034:	ldur	x8, [x29, #-24]
  40b038:	ldrb	w9, [x8]
  40b03c:	cbz	w9, 40b18c <ferror@plt+0x872c>
  40b040:	str	xzr, [sp, #16]
  40b044:	ldur	x8, [x29, #-24]
  40b048:	ldrb	w9, [x8]
  40b04c:	cmp	w9, #0x6b
  40b050:	b.eq	40b064 <ferror@plt+0x8604>  // b.none
  40b054:	ldur	x8, [x29, #-24]
  40b058:	ldrb	w9, [x8]
  40b05c:	cmp	w9, #0x4b
  40b060:	b.ne	40b070 <ferror@plt+0x8610>  // b.any
  40b064:	mov	x8, #0x400                 	// #1024
  40b068:	str	x8, [sp, #16]
  40b06c:	b	40b0c4 <ferror@plt+0x8664>
  40b070:	ldur	x8, [x29, #-24]
  40b074:	ldrb	w9, [x8]
  40b078:	cmp	w9, #0x6d
  40b07c:	b.eq	40b090 <ferror@plt+0x8630>  // b.none
  40b080:	ldur	x8, [x29, #-24]
  40b084:	ldrb	w9, [x8]
  40b088:	cmp	w9, #0x4d
  40b08c:	b.ne	40b09c <ferror@plt+0x863c>  // b.any
  40b090:	mov	x8, #0x100000              	// #1048576
  40b094:	str	x8, [sp, #16]
  40b098:	b	40b0c4 <ferror@plt+0x8664>
  40b09c:	ldur	x8, [x29, #-24]
  40b0a0:	ldrb	w9, [x8]
  40b0a4:	cmp	w9, #0x67
  40b0a8:	b.eq	40b0bc <ferror@plt+0x865c>  // b.none
  40b0ac:	ldur	x8, [x29, #-24]
  40b0b0:	ldrb	w9, [x8]
  40b0b4:	cmp	w9, #0x47
  40b0b8:	b.ne	40b0c4 <ferror@plt+0x8664>  // b.any
  40b0bc:	mov	x8, #0x40000000            	// #1073741824
  40b0c0:	str	x8, [sp, #16]
  40b0c4:	ldur	x8, [x29, #-24]
  40b0c8:	add	x8, x8, #0x1
  40b0cc:	stur	x8, [x29, #-24]
  40b0d0:	ldur	x8, [x29, #-24]
  40b0d4:	ldrb	w9, [x8]
  40b0d8:	cbz	w9, 40b11c <ferror@plt+0x86bc>
  40b0dc:	ldur	x0, [x29, #-24]
  40b0e0:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  40b0e4:	add	x1, x1, #0x90c
  40b0e8:	bl	402800 <strcmp@plt>
  40b0ec:	cbz	w0, 40b11c <ferror@plt+0x86bc>
  40b0f0:	ldur	x0, [x29, #-24]
  40b0f4:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  40b0f8:	add	x1, x1, #0x3a7
  40b0fc:	bl	402800 <strcmp@plt>
  40b100:	cbz	w0, 40b11c <ferror@plt+0x86bc>
  40b104:	ldur	x0, [x29, #-24]
  40b108:	adrp	x1, 40f000 <ferror@plt+0xc5a0>
  40b10c:	add	x1, x1, #0xc53
  40b110:	bl	402800 <strcmp@plt>
  40b114:	cbz	w0, 40b11c <ferror@plt+0x86bc>
  40b118:	str	xzr, [sp, #16]
  40b11c:	ldr	x8, [sp, #16]
  40b120:	cbnz	x8, 40b160 <ferror@plt+0x8700>
  40b124:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40b128:	add	x0, x0, #0x90e
  40b12c:	bl	402a10 <gettext@plt>
  40b130:	ldur	x8, [x29, #-24]
  40b134:	mov	x9, #0xffffffffffffffff    	// #-1
  40b138:	add	x2, x8, x9
  40b13c:	mov	w10, #0x1                   	// #1
  40b140:	str	x0, [sp]
  40b144:	mov	w0, w10
  40b148:	ldr	x1, [sp]
  40b14c:	bl	408b2c <ferror@plt+0x60cc>
  40b150:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40b154:	add	x0, x0, #0x92c
  40b158:	bl	402a10 <gettext@plt>
  40b15c:	bl	408e3c <ferror@plt+0x63dc>
  40b160:	ldr	x8, [sp, #32]
  40b164:	ldr	x9, [sp, #16]
  40b168:	mov	x10, #0xffffffffffffffff    	// #-1
  40b16c:	udiv	x9, x10, x9
  40b170:	cmp	x8, x9
  40b174:	b.ls	40b17c <ferror@plt+0x871c>  // b.plast
  40b178:	b	40b1bc <ferror@plt+0x875c>
  40b17c:	ldr	x8, [sp, #16]
  40b180:	ldr	x9, [sp, #32]
  40b184:	mul	x8, x9, x8
  40b188:	str	x8, [sp, #32]
  40b18c:	ldr	x8, [sp, #32]
  40b190:	ldur	x9, [x29, #-32]
  40b194:	cmp	x8, x9
  40b198:	b.cc	40b1ac <ferror@plt+0x874c>  // b.lo, b.ul, b.last
  40b19c:	ldr	x8, [sp, #32]
  40b1a0:	ldr	x9, [sp, #40]
  40b1a4:	cmp	x8, x9
  40b1a8:	b.ls	40b1b0 <ferror@plt+0x8750>  // b.plast
  40b1ac:	b	40b1bc <ferror@plt+0x875c>
  40b1b0:	ldr	x8, [sp, #32]
  40b1b4:	stur	x8, [x29, #-8]
  40b1b8:	b	40b1d8 <ferror@plt+0x8778>
  40b1bc:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40b1c0:	add	x0, x0, #0x96d
  40b1c4:	bl	402a10 <gettext@plt>
  40b1c8:	ldur	x1, [x29, #-16]
  40b1cc:	ldur	x2, [x29, #-32]
  40b1d0:	ldr	x3, [sp, #40]
  40b1d4:	bl	408e3c <ferror@plt+0x63dc>
  40b1d8:	ldur	x0, [x29, #-8]
  40b1dc:	ldp	x29, x30, [sp, #80]
  40b1e0:	add	sp, sp, #0x60
  40b1e4:	ret
  40b1e8:	sub	sp, sp, #0x10
  40b1ec:	str	x0, [sp, #8]
  40b1f0:	ldr	x8, [sp, #8]
  40b1f4:	lsr	x8, x8, #20
  40b1f8:	ldr	x9, [sp, #8]
  40b1fc:	tst	x9, #0xfffff
  40b200:	cset	w10, ne  // ne = any
  40b204:	and	w10, w10, #0x1
  40b208:	add	x0, x8, w10, sxtw
  40b20c:	add	sp, sp, #0x10
  40b210:	ret
  40b214:	sub	sp, sp, #0x30
  40b218:	stp	x29, x30, [sp, #32]
  40b21c:	add	x29, sp, #0x20
  40b220:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40b224:	add	x8, x8, #0x940
  40b228:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40b22c:	add	x9, x9, #0x944
  40b230:	stur	x0, [x29, #-8]
  40b234:	stur	w1, [x29, #-12]
  40b238:	ldur	w0, [x29, #-12]
  40b23c:	str	x8, [sp, #8]
  40b240:	str	x9, [sp]
  40b244:	bl	40b2d8 <ferror@plt+0x8878>
  40b248:	ldr	x8, [sp, #8]
  40b24c:	ldr	w10, [x8]
  40b250:	cmp	w10, #0x1
  40b254:	b.ne	40b288 <ferror@plt+0x8828>  // b.any
  40b258:	ldur	w8, [x29, #-12]
  40b25c:	mov	w9, w8
  40b260:	mov	x10, #0x80                  	// #128
  40b264:	mul	x9, x10, x9
  40b268:	ldr	x10, [sp]
  40b26c:	add	x0, x10, x9
  40b270:	ldur	x3, [x29, #-8]
  40b274:	mov	x1, #0x80                  	// #128
  40b278:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40b27c:	add	x2, x2, #0x9a6
  40b280:	bl	402540 <snprintf@plt>
  40b284:	b	40b2b4 <ferror@plt+0x8854>
  40b288:	ldur	w8, [x29, #-12]
  40b28c:	mov	w9, w8
  40b290:	mov	x10, #0x80                  	// #128
  40b294:	mul	x9, x10, x9
  40b298:	ldr	x10, [sp]
  40b29c:	add	x0, x10, x9
  40b2a0:	ldur	x3, [x29, #-8]
  40b2a4:	mov	x1, #0x80                  	// #128
  40b2a8:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40b2ac:	add	x2, x2, #0xb32
  40b2b0:	bl	402540 <snprintf@plt>
  40b2b4:	ldur	w8, [x29, #-12]
  40b2b8:	mov	w9, w8
  40b2bc:	mov	x10, #0x80                  	// #128
  40b2c0:	mul	x9, x10, x9
  40b2c4:	ldr	x10, [sp]
  40b2c8:	add	x0, x10, x9
  40b2cc:	ldp	x29, x30, [sp, #32]
  40b2d0:	add	sp, sp, #0x30
  40b2d4:	ret
  40b2d8:	sub	sp, sp, #0x30
  40b2dc:	stp	x29, x30, [sp, #32]
  40b2e0:	add	x29, sp, #0x20
  40b2e4:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40b2e8:	add	x8, x8, #0x940
  40b2ec:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40b2f0:	add	x9, x9, #0x944
  40b2f4:	stur	w0, [x29, #-4]
  40b2f8:	ldr	w10, [x8]
  40b2fc:	str	x9, [sp, #16]
  40b300:	cbnz	w10, 40b388 <ferror@plt+0x8928>
  40b304:	ldur	w8, [x29, #-4]
  40b308:	mov	w9, w8
  40b30c:	mov	x10, #0x80                  	// #128
  40b310:	mul	x9, x10, x9
  40b314:	ldr	x11, [sp, #16]
  40b318:	add	x9, x11, x9
  40b31c:	mov	w8, #0x0                   	// #0
  40b320:	strb	w8, [x9]
  40b324:	ldur	w8, [x29, #-4]
  40b328:	mov	w9, w8
  40b32c:	mul	x9, x10, x9
  40b330:	add	x0, x11, x9
  40b334:	mov	x1, #0x80                  	// #128
  40b338:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40b33c:	add	x2, x2, #0x9ab
  40b340:	mov	w8, #0x1                   	// #1
  40b344:	mov	w3, w8
  40b348:	str	x10, [sp, #8]
  40b34c:	str	w8, [sp, #4]
  40b350:	bl	402540 <snprintf@plt>
  40b354:	ldur	w8, [x29, #-4]
  40b358:	mov	w9, w8
  40b35c:	ldr	x10, [sp, #8]
  40b360:	mul	x9, x10, x9
  40b364:	ldr	x11, [sp, #16]
  40b368:	ldrb	w8, [x11, x9]
  40b36c:	mov	w12, #0x2                   	// #2
  40b370:	cmp	w8, #0x31
  40b374:	ldr	w8, [sp, #4]
  40b378:	csel	w12, w8, w12, eq  // eq = none
  40b37c:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40b380:	add	x9, x9, #0x940
  40b384:	str	w12, [x9]
  40b388:	ldp	x29, x30, [sp, #32]
  40b38c:	add	sp, sp, #0x30
  40b390:	ret
  40b394:	sub	sp, sp, #0x70
  40b398:	stp	x29, x30, [sp, #96]
  40b39c:	add	x29, sp, #0x60
  40b3a0:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40b3a4:	add	x8, x8, #0x944
  40b3a8:	mov	x9, #0x80                  	// #128
  40b3ac:	mov	w10, #0x1                   	// #1
  40b3b0:	adrp	x11, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40b3b4:	add	x11, x11, #0x940
  40b3b8:	stur	x0, [x29, #-8]
  40b3bc:	stur	w1, [x29, #-12]
  40b3c0:	stur	w2, [x29, #-16]
  40b3c4:	and	w10, w3, w10
  40b3c8:	sturb	w10, [x29, #-17]
  40b3cc:	stur	w4, [x29, #-24]
  40b3d0:	ldur	w0, [x29, #-24]
  40b3d4:	str	x8, [sp, #32]
  40b3d8:	str	x9, [sp, #24]
  40b3dc:	str	x11, [sp, #16]
  40b3e0:	bl	40b2d8 <ferror@plt+0x8878>
  40b3e4:	stur	wzr, [x29, #-28]
  40b3e8:	ldur	w10, [x29, #-24]
  40b3ec:	mov	w8, w10
  40b3f0:	mov	x9, #0x80                  	// #128
  40b3f4:	mul	x8, x9, x8
  40b3f8:	ldr	x9, [sp, #32]
  40b3fc:	add	x8, x9, x8
  40b400:	stur	x8, [x29, #-40]
  40b404:	ldr	x8, [sp, #24]
  40b408:	str	x8, [sp, #48]
  40b40c:	ldur	w10, [x29, #-12]
  40b410:	cbnz	w10, 40b424 <ferror@plt+0x89c4>
  40b414:	ldur	x8, [x29, #-8]
  40b418:	mov	x9, #0x2710                	// #10000
  40b41c:	cmp	x8, x9
  40b420:	b.cc	40b42c <ferror@plt+0x89cc>  // b.lo, b.ul, b.last
  40b424:	ldur	w8, [x29, #-16]
  40b428:	cbnz	w8, 40b47c <ferror@plt+0x8a1c>
  40b42c:	ldr	x8, [sp, #16]
  40b430:	ldr	w9, [x8]
  40b434:	cmp	w9, #0x1
  40b438:	b.ne	40b45c <ferror@plt+0x89fc>  // b.any
  40b43c:	ldur	x8, [x29, #-8]
  40b440:	sub	x0, x29, #0x28
  40b444:	add	x1, sp, #0x30
  40b448:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40b44c:	add	x2, x2, #0x9ab
  40b450:	mov	w3, w8
  40b454:	bl	40b60c <ferror@plt+0x8bac>
  40b458:	b	40b478 <ferror@plt+0x8a18>
  40b45c:	ldur	x8, [x29, #-8]
  40b460:	sub	x0, x29, #0x28
  40b464:	add	x1, sp, #0x30
  40b468:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40b46c:	add	x2, x2, #0xb3e
  40b470:	mov	w3, w8
  40b474:	bl	40b60c <ferror@plt+0x8bac>
  40b478:	b	40b554 <ferror@plt+0x8af4>
  40b47c:	ldur	x8, [x29, #-8]
  40b480:	ucvtf	d0, x8
  40b484:	str	d0, [sp, #40]
  40b488:	ldr	d0, [sp, #40]
  40b48c:	mov	x8, #0x4090000000000000    	// #4652218415073722368
  40b490:	fmov	d1, x8
  40b494:	fdiv	d0, d0, d1
  40b498:	str	d0, [sp, #40]
  40b49c:	ldur	w9, [x29, #-28]
  40b4a0:	add	w9, w9, #0x1
  40b4a4:	stur	w9, [x29, #-28]
  40b4a8:	ldur	w8, [x29, #-28]
  40b4ac:	ldur	w9, [x29, #-12]
  40b4b0:	mov	w10, #0x1                   	// #1
  40b4b4:	cmp	w8, w9
  40b4b8:	str	w10, [sp, #12]
  40b4bc:	b.cc	40b508 <ferror@plt+0x8aa8>  // b.lo, b.ul, b.last
  40b4c0:	ldr	d0, [sp, #40]
  40b4c4:	mov	x8, #0x3333333333333333    	// #3689348814741910323
  40b4c8:	movk	x8, #0x87f3, lsl #32
  40b4cc:	movk	x8, #0x40c3, lsl #48
  40b4d0:	fmov	d1, x8
  40b4d4:	fcmp	d0, d1
  40b4d8:	cset	w9, gt
  40b4dc:	mov	w10, #0x0                   	// #0
  40b4e0:	str	w10, [sp, #8]
  40b4e4:	tbnz	w9, #0, 40b4ec <ferror@plt+0x8a8c>
  40b4e8:	b	40b500 <ferror@plt+0x8aa0>
  40b4ec:	ldur	w8, [x29, #-28]
  40b4f0:	ldur	w9, [x29, #-16]
  40b4f4:	cmp	w8, w9
  40b4f8:	cset	w8, cc  // cc = lo, ul, last
  40b4fc:	str	w8, [sp, #8]
  40b500:	ldr	w8, [sp, #8]
  40b504:	str	w8, [sp, #12]
  40b508:	ldr	w8, [sp, #12]
  40b50c:	tbnz	w8, #0, 40b488 <ferror@plt+0x8a28>
  40b510:	ldr	x8, [sp, #16]
  40b514:	ldr	w9, [x8]
  40b518:	cmp	w9, #0x1
  40b51c:	b.ne	40b53c <ferror@plt+0x8adc>  // b.any
  40b520:	ldr	d0, [sp, #40]
  40b524:	sub	x0, x29, #0x28
  40b528:	add	x1, sp, #0x30
  40b52c:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40b530:	add	x2, x2, #0x9af
  40b534:	bl	40b60c <ferror@plt+0x8bac>
  40b538:	b	40b554 <ferror@plt+0x8af4>
  40b53c:	ldr	d0, [sp, #40]
  40b540:	sub	x0, x29, #0x28
  40b544:	add	x1, sp, #0x30
  40b548:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40b54c:	add	x2, x2, #0x9b5
  40b550:	bl	40b60c <ferror@plt+0x8bac>
  40b554:	ldur	w8, [x29, #-28]
  40b558:	mov	w9, w8
  40b55c:	mov	x10, #0x4                   	// #4
  40b560:	mul	x9, x10, x9
  40b564:	adrp	x10, 411000 <ferror@plt+0xe5a0>
  40b568:	add	x10, x10, #0xa45
  40b56c:	add	x3, x10, x9
  40b570:	sub	x0, x29, #0x28
  40b574:	add	x1, sp, #0x30
  40b578:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40b57c:	add	x2, x2, #0xfaa
  40b580:	bl	40b60c <ferror@plt+0x8bac>
  40b584:	ldurb	w8, [x29, #-17]
  40b588:	tbnz	w8, #0, 40b590 <ferror@plt+0x8b30>
  40b58c:	b	40b5e4 <ferror@plt+0x8b84>
  40b590:	ldur	x8, [x29, #-8]
  40b594:	mov	x9, #0x2710                	// #10000
  40b598:	cmp	x8, x9
  40b59c:	b.cc	40b5e4 <ferror@plt+0x8b84>  // b.lo, b.ul, b.last
  40b5a0:	ldr	x8, [sp, #16]
  40b5a4:	ldr	w9, [x8]
  40b5a8:	cmp	w9, #0x1
  40b5ac:	b.ne	40b5cc <ferror@plt+0x8b6c>  // b.any
  40b5b0:	ldur	x0, [x29, #-40]
  40b5b4:	ldr	x1, [sp, #48]
  40b5b8:	ldur	x3, [x29, #-8]
  40b5bc:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40b5c0:	add	x2, x2, #0x9ba
  40b5c4:	bl	402540 <snprintf@plt>
  40b5c8:	b	40b5e4 <ferror@plt+0x8b84>
  40b5cc:	ldur	x0, [x29, #-40]
  40b5d0:	ldr	x1, [sp, #48]
  40b5d4:	ldur	x3, [x29, #-8]
  40b5d8:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40b5dc:	add	x2, x2, #0x9c4
  40b5e0:	bl	402540 <snprintf@plt>
  40b5e4:	ldur	w8, [x29, #-24]
  40b5e8:	mov	w9, w8
  40b5ec:	mov	x10, #0x80                  	// #128
  40b5f0:	mul	x9, x10, x9
  40b5f4:	adrp	x10, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40b5f8:	add	x10, x10, #0x944
  40b5fc:	add	x0, x10, x9
  40b600:	ldp	x29, x30, [sp, #96]
  40b604:	add	sp, sp, #0x70
  40b608:	ret
  40b60c:	sub	sp, sp, #0x130
  40b610:	stp	x29, x30, [sp, #272]
  40b614:	str	x28, [sp, #288]
  40b618:	add	x29, sp, #0x110
  40b61c:	sub	x8, x29, #0x38
  40b620:	str	q7, [sp, #112]
  40b624:	str	q6, [sp, #96]
  40b628:	str	q5, [sp, #80]
  40b62c:	str	q4, [sp, #64]
  40b630:	str	q3, [sp, #48]
  40b634:	str	q2, [sp, #32]
  40b638:	str	q1, [sp, #16]
  40b63c:	str	q0, [sp]
  40b640:	str	x7, [sp, #168]
  40b644:	str	x6, [sp, #160]
  40b648:	str	x5, [sp, #152]
  40b64c:	str	x4, [sp, #144]
  40b650:	str	x3, [sp, #136]
  40b654:	stur	x0, [x29, #-8]
  40b658:	stur	x1, [x29, #-16]
  40b65c:	stur	x2, [x29, #-24]
  40b660:	mov	w9, #0xffffff80            	// #-128
  40b664:	stur	w9, [x29, #-28]
  40b668:	mov	w9, #0xffffffd8            	// #-40
  40b66c:	stur	w9, [x29, #-32]
  40b670:	mov	x10, sp
  40b674:	add	x10, x10, #0x80
  40b678:	stur	x10, [x29, #-40]
  40b67c:	add	x10, sp, #0x88
  40b680:	add	x10, x10, #0x28
  40b684:	stur	x10, [x29, #-48]
  40b688:	add	x10, x29, #0x20
  40b68c:	stur	x10, [x29, #-56]
  40b690:	ldur	x10, [x29, #-8]
  40b694:	ldr	x0, [x10]
  40b698:	ldur	x10, [x29, #-16]
  40b69c:	ldr	x1, [x10]
  40b6a0:	ldur	x2, [x29, #-24]
  40b6a4:	ldr	q0, [x8]
  40b6a8:	ldr	q1, [x8, #16]
  40b6ac:	stur	q1, [x29, #-80]
  40b6b0:	stur	q0, [x29, #-96]
  40b6b4:	sub	x3, x29, #0x60
  40b6b8:	bl	402910 <vsnprintf@plt>
  40b6bc:	stur	w0, [x29, #-60]
  40b6c0:	ldur	w9, [x29, #-60]
  40b6c4:	tbnz	w9, #31, 40b6e4 <ferror@plt+0x8c84>
  40b6c8:	b	40b6cc <ferror@plt+0x8c6c>
  40b6cc:	ldursw	x8, [x29, #-60]
  40b6d0:	ldur	x9, [x29, #-16]
  40b6d4:	ldr	x9, [x9]
  40b6d8:	subs	x8, x8, x9
  40b6dc:	b.cc	40b6f4 <ferror@plt+0x8c94>  // b.lo, b.ul, b.last
  40b6e0:	b	40b6e4 <ferror@plt+0x8c84>
  40b6e4:	ldur	x8, [x29, #-16]
  40b6e8:	mov	x9, xzr
  40b6ec:	str	x9, [x8]
  40b6f0:	b	40b720 <ferror@plt+0x8cc0>
  40b6f4:	ldursw	x8, [x29, #-60]
  40b6f8:	ldur	x9, [x29, #-8]
  40b6fc:	ldr	x10, [x9]
  40b700:	add	x8, x10, x8
  40b704:	str	x8, [x9]
  40b708:	ldursw	x8, [x29, #-60]
  40b70c:	ldur	x9, [x29, #-16]
  40b710:	ldr	x10, [x9]
  40b714:	subs	x8, x10, x8
  40b718:	str	x8, [x9]
  40b71c:	b	40b720 <ferror@plt+0x8cc0>
  40b720:	ldr	x28, [sp, #288]
  40b724:	ldp	x29, x30, [sp, #272]
  40b728:	add	sp, sp, #0x130
  40b72c:	ret
  40b730:	sub	sp, sp, #0x20
  40b734:	stp	x29, x30, [sp, #16]
  40b738:	add	x29, sp, #0x10
  40b73c:	str	x0, [sp]
  40b740:	ldr	x8, [sp]
  40b744:	ldrb	w9, [x8]
  40b748:	cbnz	w9, 40b76c <ferror@plt+0x8d0c>
  40b74c:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40b750:	add	x0, x0, #0x9cd
  40b754:	bl	402a10 <gettext@plt>
  40b758:	bl	408d78 <ferror@plt+0x6318>
  40b75c:	mov	w8, #0x1                   	// #1
  40b760:	and	w8, w8, #0x1
  40b764:	sturb	w8, [x29, #-1]
  40b768:	b	40b778 <ferror@plt+0x8d18>
  40b76c:	mov	w8, wzr
  40b770:	and	w8, w8, #0x1
  40b774:	sturb	w8, [x29, #-1]
  40b778:	ldurb	w8, [x29, #-1]
  40b77c:	and	w0, w8, #0x1
  40b780:	ldp	x29, x30, [sp, #16]
  40b784:	add	sp, sp, #0x20
  40b788:	ret
  40b78c:	sub	sp, sp, #0x20
  40b790:	stp	x29, x30, [sp, #16]
  40b794:	add	x29, sp, #0x10
  40b798:	mov	w8, wzr
  40b79c:	mov	w0, w8
  40b7a0:	bl	4028b0 <isatty@plt>
  40b7a4:	cmp	w0, #0x0
  40b7a8:	cset	w8, ne  // ne = any
  40b7ac:	and	w8, w8, #0x1
  40b7b0:	sturb	w8, [x29, #-1]
  40b7b4:	ldurb	w8, [x29, #-1]
  40b7b8:	tbnz	w8, #0, 40b7c0 <ferror@plt+0x8d60>
  40b7bc:	b	40b7d0 <ferror@plt+0x8d70>
  40b7c0:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40b7c4:	add	x0, x0, #0x9e6
  40b7c8:	bl	402a10 <gettext@plt>
  40b7cc:	bl	408d78 <ferror@plt+0x6318>
  40b7d0:	ldurb	w8, [x29, #-1]
  40b7d4:	and	w0, w8, #0x1
  40b7d8:	ldp	x29, x30, [sp, #16]
  40b7dc:	add	sp, sp, #0x20
  40b7e0:	ret
  40b7e4:	sub	sp, sp, #0x20
  40b7e8:	stp	x29, x30, [sp, #16]
  40b7ec:	add	x29, sp, #0x10
  40b7f0:	mov	w8, #0x1                   	// #1
  40b7f4:	mov	w0, w8
  40b7f8:	str	w8, [sp, #8]
  40b7fc:	bl	4028b0 <isatty@plt>
  40b800:	cmp	w0, #0x0
  40b804:	cset	w8, ne  // ne = any
  40b808:	ldr	w9, [sp, #8]
  40b80c:	and	w8, w8, w9
  40b810:	sturb	w8, [x29, #-1]
  40b814:	ldurb	w8, [x29, #-1]
  40b818:	tbnz	w8, #0, 40b820 <ferror@plt+0x8dc0>
  40b81c:	b	40b830 <ferror@plt+0x8dd0>
  40b820:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40b824:	add	x0, x0, #0xa15
  40b828:	bl	402a10 <gettext@plt>
  40b82c:	bl	408d78 <ferror@plt+0x6318>
  40b830:	ldurb	w8, [x29, #-1]
  40b834:	and	w0, w8, #0x1
  40b838:	ldp	x29, x30, [sp, #16]
  40b83c:	add	sp, sp, #0x20
  40b840:	ret
  40b844:	sub	sp, sp, #0x20
  40b848:	stp	x29, x30, [sp, #16]
  40b84c:	add	x29, sp, #0x10
  40b850:	stur	w0, [x29, #-4]
  40b854:	str	wzr, [sp, #8]
  40b858:	ldr	w8, [sp, #8]
  40b85c:	cmp	w8, #0x2
  40b860:	b.gt	40b8f8 <ferror@plt+0x8e98>
  40b864:	ldr	w0, [sp, #8]
  40b868:	mov	w1, #0x1                   	// #1
  40b86c:	bl	402870 <fcntl@plt>
  40b870:	mov	w8, #0xffffffff            	// #-1
  40b874:	cmp	w0, w8
  40b878:	b.ne	40b8e8 <ferror@plt+0x8e88>  // b.any
  40b87c:	bl	402990 <__errno_location@plt>
  40b880:	ldr	w8, [x0]
  40b884:	cmp	w8, #0x9
  40b888:	b.ne	40b8e8 <ferror@plt+0x8e88>  // b.any
  40b88c:	ldr	w8, [sp, #8]
  40b890:	mov	w9, wzr
  40b894:	mov	w10, #0x1                   	// #1
  40b898:	cmp	w8, #0x0
  40b89c:	csel	w8, w10, w9, eq  // eq = none
  40b8a0:	mov	w9, #0x100                 	// #256
  40b8a4:	orr	w1, w9, w8
  40b8a8:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40b8ac:	add	x0, x0, #0xa59
  40b8b0:	bl	4025d0 <open@plt>
  40b8b4:	str	w0, [sp, #4]
  40b8b8:	ldr	w8, [sp, #4]
  40b8bc:	ldr	w9, [sp, #8]
  40b8c0:	cmp	w8, w9
  40b8c4:	b.eq	40b8e8 <ferror@plt+0x8e88>  // b.none
  40b8c8:	ldr	w8, [sp, #4]
  40b8cc:	mov	w9, #0xffffffff            	// #-1
  40b8d0:	cmp	w8, w9
  40b8d4:	b.eq	40b8e0 <ferror@plt+0x8e80>  // b.none
  40b8d8:	ldr	w0, [sp, #4]
  40b8dc:	bl	4026c0 <close@plt>
  40b8e0:	ldur	w0, [x29, #-4]
  40b8e4:	bl	402460 <exit@plt>
  40b8e8:	ldr	w8, [sp, #8]
  40b8ec:	add	w8, w8, #0x1
  40b8f0:	str	w8, [sp, #8]
  40b8f4:	b	40b858 <ferror@plt+0x8df8>
  40b8f8:	ldp	x29, x30, [sp, #16]
  40b8fc:	add	sp, sp, #0x20
  40b900:	ret
  40b904:	sub	sp, sp, #0x10
  40b908:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40b90c:	add	x8, x8, #0x468
  40b910:	str	x0, [sp, #8]
  40b914:	ldr	x9, [sp, #8]
  40b918:	ldr	x9, [x9]
  40b91c:	str	x9, [x8]
  40b920:	add	sp, sp, #0x10
  40b924:	ret
  40b928:	sub	sp, sp, #0x60
  40b92c:	stp	x29, x30, [sp, #80]
  40b930:	add	x29, sp, #0x50
  40b934:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40b938:	add	x8, x8, #0x470
  40b93c:	stur	w0, [x29, #-4]
  40b940:	stur	w1, [x29, #-8]
  40b944:	stur	w2, [x29, #-12]
  40b948:	ldur	w9, [x29, #-4]
  40b94c:	ldur	w10, [x29, #-8]
  40b950:	cmp	w9, w10
  40b954:	str	x8, [sp, #40]
  40b958:	b.eq	40ba20 <ferror@plt+0x8fc0>  // b.none
  40b95c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40b960:	add	x8, x8, #0x488
  40b964:	ldr	x0, [x8]
  40b968:	str	x8, [sp, #32]
  40b96c:	bl	402a60 <ferror@plt>
  40b970:	stur	w0, [x29, #-16]
  40b974:	ldr	x8, [sp, #32]
  40b978:	ldr	x0, [x8]
  40b97c:	bl	402590 <fclose@plt>
  40b980:	stur	w0, [x29, #-20]
  40b984:	ldur	w9, [x29, #-16]
  40b988:	cbnz	w9, 40b994 <ferror@plt+0x8f34>
  40b98c:	ldur	w8, [x29, #-20]
  40b990:	cbz	w8, 40ba20 <ferror@plt+0x8fc0>
  40b994:	ldur	w8, [x29, #-8]
  40b998:	stur	w8, [x29, #-4]
  40b99c:	ldur	w8, [x29, #-12]
  40b9a0:	cbz	w8, 40ba20 <ferror@plt+0x8fc0>
  40b9a4:	ldr	x8, [sp, #40]
  40b9a8:	ldr	x0, [x8]
  40b9ac:	adrp	x9, 423000 <ferror@plt+0x205a0>
  40b9b0:	add	x9, x9, #0x468
  40b9b4:	ldr	x2, [x9]
  40b9b8:	adrp	x9, 411000 <ferror@plt+0xe5a0>
  40b9bc:	add	x9, x9, #0xa6f
  40b9c0:	str	x0, [sp, #24]
  40b9c4:	mov	x0, x9
  40b9c8:	str	x2, [sp, #16]
  40b9cc:	bl	402a10 <gettext@plt>
  40b9d0:	ldur	w10, [x29, #-20]
  40b9d4:	str	x0, [sp, #8]
  40b9d8:	cbz	w10, 40b9f0 <ferror@plt+0x8f90>
  40b9dc:	bl	402990 <__errno_location@plt>
  40b9e0:	ldr	w0, [x0]
  40b9e4:	bl	4026b0 <strerror@plt>
  40b9e8:	str	x0, [sp]
  40b9ec:	b	40ba00 <ferror@plt+0x8fa0>
  40b9f0:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40b9f4:	add	x0, x0, #0xa91
  40b9f8:	bl	402a10 <gettext@plt>
  40b9fc:	str	x0, [sp]
  40ba00:	ldr	x8, [sp]
  40ba04:	ldr	x0, [sp, #24]
  40ba08:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  40ba0c:	add	x1, x1, #0xa63
  40ba10:	ldr	x2, [sp, #16]
  40ba14:	ldr	x3, [sp, #8]
  40ba18:	mov	x4, x8
  40ba1c:	bl	402a40 <fprintf@plt>
  40ba20:	ldur	w8, [x29, #-4]
  40ba24:	ldur	w9, [x29, #-8]
  40ba28:	cmp	w8, w9
  40ba2c:	b.eq	40ba68 <ferror@plt+0x9008>  // b.none
  40ba30:	ldr	x8, [sp, #40]
  40ba34:	ldr	x0, [x8]
  40ba38:	bl	402a60 <ferror@plt>
  40ba3c:	stur	w0, [x29, #-24]
  40ba40:	ldr	x8, [sp, #40]
  40ba44:	ldr	x0, [x8]
  40ba48:	bl	402590 <fclose@plt>
  40ba4c:	stur	w0, [x29, #-28]
  40ba50:	ldur	w9, [x29, #-28]
  40ba54:	cbnz	w9, 40ba60 <ferror@plt+0x9000>
  40ba58:	ldur	w8, [x29, #-24]
  40ba5c:	cbz	w8, 40ba68 <ferror@plt+0x9008>
  40ba60:	ldur	w8, [x29, #-8]
  40ba64:	stur	w8, [x29, #-4]
  40ba68:	ldur	w0, [x29, #-4]
  40ba6c:	bl	402460 <exit@plt>
  40ba70:	sub	sp, sp, #0x60
  40ba74:	stp	x29, x30, [sp, #80]
  40ba78:	add	x29, sp, #0x50
  40ba7c:	stur	x0, [x29, #-16]
  40ba80:	stur	x1, [x29, #-24]
  40ba84:	ldur	x0, [x29, #-16]
  40ba88:	bl	402450 <strlen@plt>
  40ba8c:	stur	x0, [x29, #-32]
  40ba90:	ldur	x8, [x29, #-24]
  40ba94:	cbz	x8, 40baa4 <ferror@plt+0x9044>
  40ba98:	ldur	x8, [x29, #-32]
  40ba9c:	ldur	x9, [x29, #-24]
  40baa0:	str	x8, [x9]
  40baa4:	str	xzr, [sp, #40]
  40baa8:	str	xzr, [sp, #32]
  40baac:	str	xzr, [sp, #24]
  40bab0:	ldr	x8, [sp, #24]
  40bab4:	ldur	x9, [x29, #-32]
  40bab8:	cmp	x8, x9
  40babc:	b.cs	40bb5c <ferror@plt+0x90fc>  // b.hs, b.nlast
  40bac0:	ldur	x8, [x29, #-16]
  40bac4:	ldr	x9, [sp, #24]
  40bac8:	add	x1, x8, x9
  40bacc:	ldur	x8, [x29, #-32]
  40bad0:	ldr	x9, [sp, #24]
  40bad4:	subs	x2, x8, x9
  40bad8:	add	x0, sp, #0x14
  40badc:	add	x3, sp, #0x28
  40bae0:	bl	4023c0 <mbrtowc@plt>
  40bae4:	str	x0, [sp, #8]
  40bae8:	ldr	x8, [sp, #8]
  40baec:	cmp	x8, #0x1
  40baf0:	b.cc	40bb04 <ferror@plt+0x90a4>  // b.lo, b.ul, b.last
  40baf4:	ldr	x8, [sp, #8]
  40baf8:	ldur	x9, [x29, #-32]
  40bafc:	cmp	x8, x9
  40bb00:	b.ls	40bb10 <ferror@plt+0x90b0>  // b.plast
  40bb04:	mov	x8, #0xffffffffffffffff    	// #-1
  40bb08:	stur	x8, [x29, #-8]
  40bb0c:	b	40bb7c <ferror@plt+0x911c>
  40bb10:	ldr	x8, [sp, #8]
  40bb14:	ldr	x9, [sp, #24]
  40bb18:	add	x8, x9, x8
  40bb1c:	str	x8, [sp, #24]
  40bb20:	ldr	w0, [sp, #20]
  40bb24:	bl	4025c0 <wcwidth@plt>
  40bb28:	str	w0, [sp, #4]
  40bb2c:	ldr	w10, [sp, #4]
  40bb30:	cmp	w10, #0x0
  40bb34:	cset	w10, ge  // ge = tcont
  40bb38:	tbnz	w10, #0, 40bb48 <ferror@plt+0x90e8>
  40bb3c:	mov	x8, #0xffffffffffffffff    	// #-1
  40bb40:	stur	x8, [x29, #-8]
  40bb44:	b	40bb7c <ferror@plt+0x911c>
  40bb48:	ldrsw	x8, [sp, #4]
  40bb4c:	ldr	x9, [sp, #32]
  40bb50:	add	x8, x9, x8
  40bb54:	str	x8, [sp, #32]
  40bb58:	b	40bab0 <ferror@plt+0x9050>
  40bb5c:	add	x0, sp, #0x28
  40bb60:	bl	402750 <mbsinit@plt>
  40bb64:	cbnz	w0, 40bb74 <ferror@plt+0x9114>
  40bb68:	mov	x8, #0xffffffffffffffff    	// #-1
  40bb6c:	stur	x8, [x29, #-8]
  40bb70:	b	40bb7c <ferror@plt+0x911c>
  40bb74:	ldr	x8, [sp, #32]
  40bb78:	stur	x8, [x29, #-8]
  40bb7c:	ldur	x0, [x29, #-8]
  40bb80:	ldp	x29, x30, [sp, #80]
  40bb84:	add	sp, sp, #0x60
  40bb88:	ret
  40bb8c:	sub	sp, sp, #0x40
  40bb90:	stp	x29, x30, [sp, #48]
  40bb94:	add	x29, sp, #0x30
  40bb98:	mov	x8, #0xffffffffffffffff    	// #-1
  40bb9c:	add	x9, sp, #0x10
  40bba0:	stur	x0, [x29, #-16]
  40bba4:	stur	w1, [x29, #-20]
  40bba8:	ldur	x0, [x29, #-16]
  40bbac:	mov	x1, x9
  40bbb0:	str	x8, [sp]
  40bbb4:	bl	40ba70 <ferror@plt+0x9010>
  40bbb8:	str	x0, [sp, #8]
  40bbbc:	ldr	x8, [sp, #8]
  40bbc0:	ldr	x9, [sp]
  40bbc4:	cmp	x8, x9
  40bbc8:	b.ne	40bbd8 <ferror@plt+0x9178>  // b.any
  40bbcc:	mov	w8, #0xffffffff            	// #-1
  40bbd0:	stur	w8, [x29, #-4]
  40bbd4:	b	40bc20 <ferror@plt+0x91c0>
  40bbd8:	ldr	x8, [sp, #8]
  40bbdc:	ldursw	x9, [x29, #-20]
  40bbe0:	cmp	x8, x9
  40bbe4:	b.ls	40bbf0 <ferror@plt+0x9190>  // b.plast
  40bbe8:	stur	wzr, [x29, #-4]
  40bbec:	b	40bc20 <ferror@plt+0x91c0>
  40bbf0:	ldr	x8, [sp, #8]
  40bbf4:	ldursw	x9, [x29, #-20]
  40bbf8:	cmp	x8, x9
  40bbfc:	b.cs	40bc18 <ferror@plt+0x91b8>  // b.hs, b.nlast
  40bc00:	ldursw	x8, [x29, #-20]
  40bc04:	ldr	x9, [sp, #8]
  40bc08:	subs	x8, x8, x9
  40bc0c:	ldr	x9, [sp, #16]
  40bc10:	add	x8, x9, x8
  40bc14:	str	x8, [sp, #16]
  40bc18:	ldr	x8, [sp, #16]
  40bc1c:	stur	w8, [x29, #-4]
  40bc20:	ldur	w0, [x29, #-4]
  40bc24:	ldp	x29, x30, [sp, #48]
  40bc28:	add	sp, sp, #0x40
  40bc2c:	ret
  40bc30:	stp	x29, x30, [sp, #-16]!
  40bc34:	mov	x29, sp
  40bc38:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40bc3c:	add	x8, x8, #0x49c
  40bc40:	ldrb	w9, [x8]
  40bc44:	tbnz	w9, #0, 40bc4c <ferror@plt+0x91ec>
  40bc48:	b	40bc54 <ferror@plt+0x91f4>
  40bc4c:	bl	40bc88 <ferror@plt+0x9228>
  40bc50:	b	40bc80 <ferror@plt+0x9220>
  40bc54:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40bc58:	add	x8, x8, #0x420
  40bc5c:	ldr	x8, [x8]
  40bc60:	cmp	x8, #0x1
  40bc64:	b.ls	40bc80 <ferror@plt+0x9220>  // b.plast
  40bc68:	bl	407ac8 <ferror@plt+0x5068>
  40bc6c:	cmp	w0, #0x2
  40bc70:	b.hi	40bc7c <ferror@plt+0x921c>  // b.pmore
  40bc74:	bl	40bd94 <ferror@plt+0x9334>
  40bc78:	b	40bc80 <ferror@plt+0x9220>
  40bc7c:	bl	40bfa4 <ferror@plt+0x9544>
  40bc80:	ldp	x29, x30, [sp], #16
  40bc84:	ret
  40bc88:	stp	x29, x30, [sp, #-32]!
  40bc8c:	str	x28, [sp, #16]
  40bc90:	mov	x29, sp
  40bc94:	sub	sp, sp, #0x450
  40bc98:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40bc9c:	add	x8, x8, #0x420
  40bca0:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40bca4:	add	x0, x0, #0xb11
  40bca8:	add	x9, sp, #0x50
  40bcac:	ldr	w1, [x8, #56]
  40bcb0:	str	x0, [sp, #72]
  40bcb4:	mov	x0, x9
  40bcb8:	mov	w10, wzr
  40bcbc:	and	w2, w10, #0x1
  40bcc0:	str	x8, [sp, #64]
  40bcc4:	str	x9, [sp, #56]
  40bcc8:	bl	40db40 <ferror@plt+0xb0e0>
  40bccc:	ldr	x8, [sp, #64]
  40bcd0:	ldr	x1, [x8, #8]
  40bcd4:	ldr	x2, [x8, #16]
  40bcd8:	ldr	x3, [x8, #24]
  40bcdc:	ldr	x4, [x8, #32]
  40bce0:	ldr	x0, [x8, #24]
  40bce4:	ldr	x9, [x8, #32]
  40bce8:	str	x1, [sp, #48]
  40bcec:	mov	x1, x9
  40bcf0:	str	x2, [sp, #40]
  40bcf4:	str	x3, [sp, #32]
  40bcf8:	str	x4, [sp, #24]
  40bcfc:	bl	40dc94 <ferror@plt+0xb234>
  40bd00:	ldr	x8, [sp, #64]
  40bd04:	ldr	x7, [x8, #40]
  40bd08:	ldr	x9, [x8]
  40bd0c:	ldr	x11, [sp, #72]
  40bd10:	str	x0, [sp, #16]
  40bd14:	mov	x0, x11
  40bd18:	ldr	x1, [sp, #48]
  40bd1c:	ldr	x2, [sp, #40]
  40bd20:	ldr	x3, [sp, #32]
  40bd24:	ldr	x4, [sp, #24]
  40bd28:	ldr	x5, [sp, #16]
  40bd2c:	ldr	x6, [sp, #56]
  40bd30:	mov	x12, sp
  40bd34:	str	x9, [x12]
  40bd38:	bl	402980 <printf@plt>
  40bd3c:	bl	407ac8 <ferror@plt+0x5068>
  40bd40:	cmp	w0, #0x4
  40bd44:	b.cc	40bd7c <ferror@plt+0x931c>  // b.lo, b.ul, b.last
  40bd48:	ldr	x8, [sp, #64]
  40bd4c:	ldr	x1, [x8, #48]
  40bd50:	ldrb	w9, [x8, #64]
  40bd54:	adrp	x10, 411000 <ferror@plt+0xe5a0>
  40bd58:	add	x10, x10, #0xb45
  40bd5c:	adrp	x11, 411000 <ferror@plt+0xe5a0>
  40bd60:	add	x11, x11, #0xb41
  40bd64:	tst	w9, #0x1
  40bd68:	csel	x2, x11, x10, ne  // ne = any
  40bd6c:	ldr	w3, [x8, #60]
  40bd70:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40bd74:	add	x0, x0, #0xb36
  40bd78:	bl	402980 <printf@plt>
  40bd7c:	mov	w0, #0xa                   	// #10
  40bd80:	bl	4029b0 <putchar@plt>
  40bd84:	add	sp, sp, #0x450
  40bd88:	ldr	x28, [sp, #16]
  40bd8c:	ldp	x29, x30, [sp], #32
  40bd90:	ret
  40bd94:	stp	x29, x30, [sp, #-32]!
  40bd98:	str	x28, [sp, #16]
  40bd9c:	mov	x29, sp
  40bda0:	sub	sp, sp, #0x4d0
  40bda4:	mov	x2, #0x50                  	// #80
  40bda8:	mov	w8, #0x0                   	// #0
  40bdac:	adrp	x9, 423000 <ferror@plt+0x205a0>
  40bdb0:	add	x9, x9, #0x420
  40bdb4:	mov	w10, wzr
  40bdb8:	mov	w1, #0x1                   	// #1
  40bdbc:	mov	w11, #0x4                   	// #4
  40bdc0:	mov	w4, #0x2                   	// #2
  40bdc4:	mov	w12, #0x3                   	// #3
  40bdc8:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40bdcc:	add	x0, x0, #0xb53
  40bdd0:	mov	x13, #0xffffffffffffffff    	// #-1
  40bdd4:	sub	x14, x29, #0x50
  40bdd8:	add	x15, sp, #0x80
  40bddc:	str	x0, [sp, #120]
  40bde0:	mov	x0, x14
  40bde4:	mov	w16, #0x2d                  	// #45
  40bde8:	str	w1, [sp, #116]
  40bdec:	mov	w1, w16
  40bdf0:	str	w8, [sp, #112]
  40bdf4:	str	x9, [sp, #104]
  40bdf8:	str	w10, [sp, #100]
  40bdfc:	str	w11, [sp, #96]
  40be00:	str	w4, [sp, #92]
  40be04:	str	w12, [sp, #88]
  40be08:	str	x13, [sp, #80]
  40be0c:	str	x14, [sp, #72]
  40be10:	str	x15, [sp, #64]
  40be14:	bl	402650 <memset@plt>
  40be18:	ldr	w8, [sp, #112]
  40be1c:	ldr	x9, [sp, #72]
  40be20:	strb	w8, [x9, #79]
  40be24:	mov	x0, x9
  40be28:	bl	402780 <puts@plt>
  40be2c:	ldr	x9, [sp, #104]
  40be30:	ldr	w1, [x9, #56]
  40be34:	ldr	x13, [sp, #64]
  40be38:	mov	x0, x13
  40be3c:	ldr	w8, [sp, #100]
  40be40:	and	w2, w8, #0x1
  40be44:	bl	40db40 <ferror@plt+0xb0e0>
  40be48:	ldr	x9, [sp, #104]
  40be4c:	ldr	x0, [x9, #8]
  40be50:	ldr	w1, [sp, #100]
  40be54:	bl	40b214 <ferror@plt+0x87b4>
  40be58:	ldr	x9, [sp, #104]
  40be5c:	ldr	x13, [x9, #16]
  40be60:	str	x0, [sp, #56]
  40be64:	mov	x0, x13
  40be68:	ldr	w1, [sp, #116]
  40be6c:	bl	40b214 <ferror@plt+0x87b4>
  40be70:	ldr	x9, [sp, #104]
  40be74:	ldr	x13, [x9, #24]
  40be78:	str	x0, [sp, #48]
  40be7c:	mov	x0, x13
  40be80:	ldr	w1, [sp, #100]
  40be84:	ldr	w2, [sp, #96]
  40be88:	ldr	w8, [sp, #100]
  40be8c:	and	w3, w8, #0x1
  40be90:	ldr	w4, [sp, #92]
  40be94:	bl	40b394 <ferror@plt+0x8934>
  40be98:	ldr	x9, [sp, #104]
  40be9c:	ldr	x13, [x9, #32]
  40bea0:	str	x0, [sp, #40]
  40bea4:	mov	x0, x13
  40bea8:	ldr	w1, [sp, #100]
  40beac:	ldr	w2, [sp, #96]
  40beb0:	ldr	w8, [sp, #100]
  40beb4:	and	w3, w8, #0x1
  40beb8:	ldr	w4, [sp, #88]
  40bebc:	bl	40b394 <ferror@plt+0x8934>
  40bec0:	ldr	x9, [sp, #104]
  40bec4:	ldr	x13, [x9, #24]
  40bec8:	ldr	x1, [x9, #32]
  40becc:	str	x0, [sp, #32]
  40bed0:	mov	x0, x13
  40bed4:	bl	40dc94 <ferror@plt+0xb234>
  40bed8:	ldr	x9, [sp, #120]
  40bedc:	str	x0, [sp, #24]
  40bee0:	mov	x0, x9
  40bee4:	ldr	x1, [sp, #56]
  40bee8:	ldr	x2, [sp, #48]
  40beec:	ldr	x3, [sp, #40]
  40bef0:	ldr	x4, [sp, #32]
  40bef4:	ldr	x5, [sp, #24]
  40bef8:	ldr	x6, [sp, #64]
  40befc:	bl	402980 <printf@plt>
  40bf00:	ldr	x9, [sp, #104]
  40bf04:	ldr	x13, [x9]
  40bf08:	ldr	x14, [sp, #80]
  40bf0c:	cmp	x13, x14
  40bf10:	b.hi	40bf24 <ferror@plt+0x94c4>  // b.pmore
  40bf14:	ldr	x8, [sp, #104]
  40bf18:	ldr	x9, [x8]
  40bf1c:	str	x9, [sp, #16]
  40bf20:	b	40bf48 <ferror@plt+0x94e8>
  40bf24:	ldr	x8, [sp, #104]
  40bf28:	ldr	x9, [x8]
  40bf2c:	mov	x10, #0x4240                	// #16960
  40bf30:	movk	x10, #0xf, lsl #16
  40bf34:	udiv	x11, x9, x10
  40bf38:	mul	x11, x11, x10
  40bf3c:	subs	x9, x9, x11
  40bf40:	add	x9, x9, x10
  40bf44:	str	x9, [sp, #16]
  40bf48:	ldr	x8, [sp, #16]
  40bf4c:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40bf50:	add	x0, x0, #0xb73
  40bf54:	adrp	x1, 411000 <ferror@plt+0xe5a0>
  40bf58:	add	x1, x1, #0xb7c
  40bf5c:	mov	x2, x8
  40bf60:	bl	402420 <ngettext@plt>
  40bf64:	ldr	x8, [sp, #104]
  40bf68:	ldr	x9, [x8]
  40bf6c:	str	x0, [sp, #8]
  40bf70:	mov	x0, x9
  40bf74:	mov	w10, wzr
  40bf78:	mov	w1, w10
  40bf7c:	bl	40b214 <ferror@plt+0x87b4>
  40bf80:	ldr	x2, [sp, #8]
  40bf84:	str	x0, [sp]
  40bf88:	mov	x0, x2
  40bf8c:	ldr	x1, [sp]
  40bf90:	bl	402980 <printf@plt>
  40bf94:	add	sp, sp, #0x4d0
  40bf98:	ldr	x28, [sp, #16]
  40bf9c:	ldp	x29, x30, [sp], #32
  40bfa0:	ret
  40bfa4:	sub	sp, sp, #0x70
  40bfa8:	stp	x29, x30, [sp, #96]
  40bfac:	add	x29, sp, #0x60
  40bfb0:	mov	w0, #0xa                   	// #10
  40bfb4:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40bfb8:	add	x8, x8, #0xb86
  40bfbc:	adrp	x9, 411000 <ferror@plt+0xe5a0>
  40bfc0:	add	x9, x9, #0xb8e
  40bfc4:	adrp	x10, 423000 <ferror@plt+0x205a0>
  40bfc8:	add	x10, x10, #0x420
  40bfcc:	mov	w11, wzr
  40bfd0:	stur	x8, [x29, #-8]
  40bfd4:	stur	x9, [x29, #-16]
  40bfd8:	stur	x10, [x29, #-24]
  40bfdc:	stur	w11, [x29, #-28]
  40bfe0:	bl	4029b0 <putchar@plt>
  40bfe4:	ldur	x8, [x29, #-8]
  40bfe8:	mov	x0, x8
  40bfec:	bl	402a10 <gettext@plt>
  40bff0:	bl	402780 <puts@plt>
  40bff4:	ldur	x8, [x29, #-16]
  40bff8:	mov	x0, x8
  40bffc:	bl	402a10 <gettext@plt>
  40c000:	ldur	x8, [x29, #-24]
  40c004:	ldr	x9, [x8]
  40c008:	stur	x0, [x29, #-40]
  40c00c:	mov	x0, x9
  40c010:	ldur	w1, [x29, #-28]
  40c014:	bl	40b214 <ferror@plt+0x87b4>
  40c018:	ldur	x2, [x29, #-40]
  40c01c:	str	x0, [sp, #48]
  40c020:	mov	x0, x2
  40c024:	ldr	x1, [sp, #48]
  40c028:	bl	402980 <printf@plt>
  40c02c:	ldur	x8, [x29, #-24]
  40c030:	ldr	x9, [x8, #8]
  40c034:	ldr	x1, [x8, #16]
  40c038:	ldr	x2, [x8, #24]
  40c03c:	ldr	x3, [x8, #32]
  40c040:	ldr	w4, [x8, #56]
  40c044:	ldr	x5, [x8, #40]
  40c048:	mov	x0, x9
  40c04c:	bl	40dd4c <ferror@plt+0xb2ec>
  40c050:	bl	407ac8 <ferror@plt+0x5068>
  40c054:	cmp	w0, #0x4
  40c058:	b.cc	40c12c <ferror@plt+0x96cc>  // b.lo, b.ul, b.last
  40c05c:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40c060:	add	x0, x0, #0xba8
  40c064:	bl	402a10 <gettext@plt>
  40c068:	ldur	x8, [x29, #-24]
  40c06c:	ldr	x9, [x8, #48]
  40c070:	str	x0, [sp, #40]
  40c074:	mov	x0, x9
  40c078:	bl	40b1e8 <ferror@plt+0x8788>
  40c07c:	mov	w10, wzr
  40c080:	mov	w1, w10
  40c084:	bl	40b214 <ferror@plt+0x87b4>
  40c088:	ldr	x2, [sp, #40]
  40c08c:	str	x0, [sp, #32]
  40c090:	mov	x0, x2
  40c094:	ldr	x1, [sp, #32]
  40c098:	bl	402980 <printf@plt>
  40c09c:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40c0a0:	add	x8, x8, #0xbc6
  40c0a4:	mov	x0, x8
  40c0a8:	bl	402a10 <gettext@plt>
  40c0ac:	ldur	x8, [x29, #-24]
  40c0b0:	ldrb	w10, [x8, #64]
  40c0b4:	str	x0, [sp, #24]
  40c0b8:	tbnz	w10, #0, 40c0c0 <ferror@plt+0x9660>
  40c0bc:	b	40c0d4 <ferror@plt+0x9674>
  40c0c0:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40c0c4:	add	x0, x0, #0xbe0
  40c0c8:	bl	402a10 <gettext@plt>
  40c0cc:	str	x0, [sp, #16]
  40c0d0:	b	40c0e4 <ferror@plt+0x9684>
  40c0d4:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40c0d8:	add	x0, x0, #0xbe4
  40c0dc:	bl	402a10 <gettext@plt>
  40c0e0:	str	x0, [sp, #16]
  40c0e4:	ldr	x8, [sp, #16]
  40c0e8:	ldr	x0, [sp, #24]
  40c0ec:	mov	x1, x8
  40c0f0:	bl	402980 <printf@plt>
  40c0f4:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40c0f8:	add	x8, x8, #0xbe7
  40c0fc:	mov	x0, x8
  40c100:	bl	402a10 <gettext@plt>
  40c104:	ldur	x8, [x29, #-24]
  40c108:	ldr	w9, [x8, #60]
  40c10c:	str	x0, [sp, #8]
  40c110:	mov	w0, w9
  40c114:	bl	40df80 <ferror@plt+0xb520>
  40c118:	ldr	x1, [sp, #8]
  40c11c:	str	x0, [sp]
  40c120:	mov	x0, x1
  40c124:	ldr	x1, [sp]
  40c128:	bl	402980 <printf@plt>
  40c12c:	ldp	x29, x30, [sp, #96]
  40c130:	add	sp, sp, #0x70
  40c134:	ret
  40c138:	sub	sp, sp, #0x50
  40c13c:	stp	x29, x30, [sp, #64]
  40c140:	add	x29, sp, #0x40
  40c144:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40c148:	add	x8, x8, #0x4a4
  40c14c:	stur	x0, [x29, #-8]
  40c150:	ldr	w9, [x8]
  40c154:	cmp	w9, #0x1
  40c158:	b.eq	40c17c <ferror@plt+0x971c>  // b.none
  40c15c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40c160:	add	x8, x8, #0x4a4
  40c164:	ldr	w9, [x8]
  40c168:	cbz	w9, 40c17c <ferror@plt+0x971c>
  40c16c:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40c170:	add	x0, x0, #0xa9f
  40c174:	bl	402a10 <gettext@plt>
  40c178:	bl	408e3c <ferror@plt+0x63dc>
  40c17c:	ldur	x0, [x29, #-8]
  40c180:	bl	407af8 <ferror@plt+0x5098>
  40c184:	ldur	x8, [x29, #-8]
  40c188:	adrp	x9, 40e000 <ferror@plt+0xb5a0>
  40c18c:	add	x9, x9, #0x840
  40c190:	cmp	x8, x9
  40c194:	b.ne	40c1ac <ferror@plt+0x974c>  // b.any
  40c198:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40c19c:	add	x0, x0, #0xadd
  40c1a0:	bl	402a10 <gettext@plt>
  40c1a4:	bl	408d78 <ferror@plt+0x6318>
  40c1a8:	b	40c2a0 <ferror@plt+0x9840>
  40c1ac:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40c1b0:	add	x8, x8, #0x499
  40c1b4:	mov	w9, #0x0                   	// #0
  40c1b8:	strb	w9, [x8]
  40c1bc:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40c1c0:	add	x8, x8, #0x49a
  40c1c4:	mov	w9, #0x1                   	// #1
  40c1c8:	strb	w9, [x8]
  40c1cc:	ldur	x0, [x29, #-8]
  40c1d0:	bl	40573c <ferror@plt+0x2cdc>
  40c1d4:	stur	x0, [x29, #-16]
  40c1d8:	ldur	x8, [x29, #-16]
  40c1dc:	cbnz	x8, 40c1e4 <ferror@plt+0x9784>
  40c1e0:	b	40c2a0 <ferror@plt+0x9840>
  40c1e4:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40c1e8:	add	x8, x8, #0xfb0
  40c1ec:	ldr	q0, [x8]
  40c1f0:	add	x0, sp, #0x10
  40c1f4:	str	q0, [sp, #16]
  40c1f8:	ldr	q0, [x8, #16]
  40c1fc:	str	q0, [sp, #32]
  40c200:	ldur	x1, [x29, #-16]
  40c204:	bl	40c2ac <ferror@plt+0x984c>
  40c208:	tbnz	w0, #0, 40c290 <ferror@plt+0x9830>
  40c20c:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40c210:	add	x8, x8, #0x49c
  40c214:	ldrb	w9, [x8]
  40c218:	tbnz	w9, #0, 40c220 <ferror@plt+0x97c0>
  40c21c:	b	40c238 <ferror@plt+0x97d8>
  40c220:	ldur	x1, [x29, #-16]
  40c224:	add	x0, sp, #0x10
  40c228:	bl	40c9dc <ferror@plt+0x9f7c>
  40c22c:	and	w8, w0, #0x1
  40c230:	strb	w8, [sp, #15]
  40c234:	b	40c270 <ferror@plt+0x9810>
  40c238:	bl	407ac8 <ferror@plt+0x5068>
  40c23c:	cmp	w0, #0x2
  40c240:	b.hi	40c25c <ferror@plt+0x97fc>  // b.pmore
  40c244:	ldur	x1, [x29, #-16]
  40c248:	add	x0, sp, #0x10
  40c24c:	bl	40cda4 <ferror@plt+0xa344>
  40c250:	and	w8, w0, #0x1
  40c254:	strb	w8, [sp, #15]
  40c258:	b	40c270 <ferror@plt+0x9810>
  40c25c:	ldur	x1, [x29, #-16]
  40c260:	add	x0, sp, #0x10
  40c264:	bl	40d06c <ferror@plt+0xa60c>
  40c268:	and	w8, w0, #0x1
  40c26c:	strb	w8, [sp, #15]
  40c270:	ldrb	w8, [sp, #15]
  40c274:	tbnz	w8, #0, 40c280 <ferror@plt+0x9820>
  40c278:	add	x0, sp, #0x10
  40c27c:	bl	40d9f4 <ferror@plt+0xaf94>
  40c280:	ldr	x0, [sp, #16]
  40c284:	mov	x8, xzr
  40c288:	mov	x1, x8
  40c28c:	bl	402760 <lzma_index_end@plt>
  40c290:	ldur	x0, [x29, #-16]
  40c294:	mov	w8, wzr
  40c298:	and	w1, w8, #0x1
  40c29c:	bl	406188 <ferror@plt+0x3728>
  40c2a0:	ldp	x29, x30, [sp, #64]
  40c2a4:	add	sp, sp, #0x50
  40c2a8:	ret
  40c2ac:	stp	x29, x30, [sp, #-32]!
  40c2b0:	str	x28, [sp, #16]
  40c2b4:	mov	x29, sp
  40c2b8:	sub	sp, sp, #0x2, lsl #12
  40c2bc:	sub	sp, sp, #0x240
  40c2c0:	sub	x8, x29, #0x1
  40c2c4:	adrp	x9, 40f000 <ferror@plt+0xc5a0>
  40c2c8:	add	x9, x9, #0xec
  40c2cc:	stur	x0, [x29, #-16]
  40c2d0:	stur	x1, [x29, #-24]
  40c2d4:	ldur	x10, [x29, #-24]
  40c2d8:	ldr	x10, [x10, #88]
  40c2dc:	cmp	x10, #0x0
  40c2e0:	cset	w11, gt
  40c2e4:	str	x8, [sp, #216]
  40c2e8:	str	x9, [sp, #208]
  40c2ec:	tbnz	w11, #0, 40c31c <ferror@plt+0x98bc>
  40c2f0:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40c2f4:	add	x0, x0, #0xcd3
  40c2f8:	bl	402a10 <gettext@plt>
  40c2fc:	ldur	x8, [x29, #-24]
  40c300:	ldr	x1, [x8]
  40c304:	bl	408d78 <ferror@plt+0x6318>
  40c308:	mov	w9, #0x1                   	// #1
  40c30c:	and	w9, w9, #0x1
  40c310:	ldr	x8, [sp, #216]
  40c314:	strb	w9, [x8]
  40c318:	b	40c9bc <ferror@plt+0x9f5c>
  40c31c:	ldur	x8, [x29, #-24]
  40c320:	ldr	x8, [x8, #88]
  40c324:	cmp	x8, #0x18
  40c328:	b.ge	40c358 <ferror@plt+0x98f8>  // b.tcont
  40c32c:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40c330:	add	x0, x0, #0xce5
  40c334:	bl	402a10 <gettext@plt>
  40c338:	ldur	x8, [x29, #-24]
  40c33c:	ldr	x1, [x8]
  40c340:	bl	408d78 <ferror@plt+0x6318>
  40c344:	mov	w9, #0x1                   	// #1
  40c348:	and	w9, w9, #0x1
  40c34c:	ldr	x8, [sp, #216]
  40c350:	strb	w9, [x8]
  40c354:	b	40c9bc <ferror@plt+0x9f5c>
  40c358:	add	x0, sp, #0x128
  40c35c:	mov	w8, wzr
  40c360:	mov	w1, w8
  40c364:	mov	x2, #0x88                  	// #136
  40c368:	bl	402650 <memset@plt>
  40c36c:	mov	x9, xzr
  40c370:	str	x9, [sp, #288]
  40c374:	str	x9, [sp, #280]
  40c378:	ldur	x9, [x29, #-24]
  40c37c:	ldr	x9, [x9, #88]
  40c380:	str	x9, [sp, #272]
  40c384:	ldr	x8, [sp, #272]
  40c388:	cmp	x8, #0x18
  40c38c:	b.ge	40c3c0 <ferror@plt+0x9960>  // b.tcont
  40c390:	ldur	x8, [x29, #-24]
  40c394:	ldr	x1, [x8]
  40c398:	mov	w0, #0x9                   	// #9
  40c39c:	str	x1, [sp, #200]
  40c3a0:	bl	408f1c <ferror@plt+0x64bc>
  40c3a4:	ldr	x8, [sp, #208]
  40c3a8:	str	x0, [sp, #192]
  40c3ac:	mov	x0, x8
  40c3b0:	ldr	x1, [sp, #200]
  40c3b4:	ldr	x2, [sp, #192]
  40c3b8:	bl	408d78 <ferror@plt+0x6318>
  40c3bc:	b	40c984 <ferror@plt+0x9f24>
  40c3c0:	ldr	x8, [sp, #272]
  40c3c4:	subs	x8, x8, #0xc
  40c3c8:	str	x8, [sp, #272]
  40c3cc:	str	xzr, [sp, #264]
  40c3d0:	ldr	x8, [sp, #272]
  40c3d4:	cmp	x8, #0xc
  40c3d8:	b.ge	40c40c <ferror@plt+0x99ac>  // b.tcont
  40c3dc:	ldur	x8, [x29, #-24]
  40c3e0:	ldr	x1, [x8]
  40c3e4:	mov	w0, #0x9                   	// #9
  40c3e8:	str	x1, [sp, #184]
  40c3ec:	bl	408f1c <ferror@plt+0x64bc>
  40c3f0:	ldr	x8, [sp, #208]
  40c3f4:	str	x0, [sp, #176]
  40c3f8:	mov	x0, x8
  40c3fc:	ldr	x1, [sp, #184]
  40c400:	ldr	x2, [sp, #176]
  40c404:	bl	408d78 <ferror@plt+0x6318>
  40c408:	b	40c984 <ferror@plt+0x9f24>
  40c40c:	ldur	x0, [x29, #-24]
  40c410:	ldr	x3, [sp, #272]
  40c414:	add	x1, sp, #0x228
  40c418:	mov	x2, #0xc                   	// #12
  40c41c:	bl	406c7c <ferror@plt+0x421c>
  40c420:	tbnz	w0, #0, 40c428 <ferror@plt+0x99c8>
  40c424:	b	40c42c <ferror@plt+0x99cc>
  40c428:	b	40c984 <ferror@plt+0x9f24>
  40c42c:	mov	w8, #0x2                   	// #2
  40c430:	str	w8, [sp, #260]
  40c434:	ldrsw	x9, [sp, #260]
  40c438:	add	x10, sp, #0x228
  40c43c:	ldr	w8, [x10, x9, lsl #2]
  40c440:	cbz	w8, 40c448 <ferror@plt+0x99e8>
  40c444:	b	40c4a8 <ferror@plt+0x9a48>
  40c448:	ldr	x8, [sp, #264]
  40c44c:	add	x8, x8, #0x4
  40c450:	str	x8, [sp, #264]
  40c454:	ldr	x8, [sp, #272]
  40c458:	subs	x8, x8, #0x4
  40c45c:	str	x8, [sp, #272]
  40c460:	ldr	w9, [sp, #260]
  40c464:	subs	w9, w9, #0x1
  40c468:	str	w9, [sp, #260]
  40c46c:	ldr	w8, [sp, #260]
  40c470:	cmp	w8, #0x0
  40c474:	cset	w8, lt  // lt = tstop
  40c478:	mov	w9, #0x0                   	// #0
  40c47c:	str	w9, [sp, #172]
  40c480:	tbnz	w8, #0, 40c49c <ferror@plt+0x9a3c>
  40c484:	ldrsw	x8, [sp, #260]
  40c488:	add	x9, sp, #0x228
  40c48c:	ldr	w10, [x9, x8, lsl #2]
  40c490:	cmp	w10, #0x0
  40c494:	cset	w10, eq  // eq = none
  40c498:	str	w10, [sp, #172]
  40c49c:	ldr	w8, [sp, #172]
  40c4a0:	tbnz	w8, #0, 40c448 <ferror@plt+0x99e8>
  40c4a4:	b	40c3d0 <ferror@plt+0x9970>
  40c4a8:	add	x0, sp, #0x1b8
  40c4ac:	add	x1, sp, #0x228
  40c4b0:	bl	402940 <lzma_stream_footer_decode@plt>
  40c4b4:	str	w0, [sp, #436]
  40c4b8:	ldr	w8, [sp, #436]
  40c4bc:	cbz	w8, 40c4f0 <ferror@plt+0x9a90>
  40c4c0:	ldur	x8, [x29, #-24]
  40c4c4:	ldr	x1, [x8]
  40c4c8:	ldr	w0, [sp, #436]
  40c4cc:	str	x1, [sp, #160]
  40c4d0:	bl	408f1c <ferror@plt+0x64bc>
  40c4d4:	ldr	x8, [sp, #208]
  40c4d8:	str	x0, [sp, #152]
  40c4dc:	mov	x0, x8
  40c4e0:	ldr	x1, [sp, #160]
  40c4e4:	ldr	x2, [sp, #152]
  40c4e8:	bl	408d78 <ferror@plt+0x6318>
  40c4ec:	b	40c984 <ferror@plt+0x9f24>
  40c4f0:	ldr	w8, [sp, #440]
  40c4f4:	cbz	w8, 40c528 <ferror@plt+0x9ac8>
  40c4f8:	ldur	x8, [x29, #-24]
  40c4fc:	ldr	x1, [x8]
  40c500:	mov	w0, #0x8                   	// #8
  40c504:	str	x1, [sp, #144]
  40c508:	bl	408f1c <ferror@plt+0x64bc>
  40c50c:	ldr	x8, [sp, #208]
  40c510:	str	x0, [sp, #136]
  40c514:	mov	x0, x8
  40c518:	ldr	x1, [sp, #144]
  40c51c:	ldr	x2, [sp, #136]
  40c520:	bl	408d78 <ferror@plt+0x6318>
  40c524:	b	40c984 <ferror@plt+0x9f24>
  40c528:	ldr	x8, [sp, #448]
  40c52c:	str	x8, [sp, #248]
  40c530:	ldr	x8, [sp, #272]
  40c534:	ldr	x9, [sp, #248]
  40c538:	add	x9, x9, #0xc
  40c53c:	cmp	x8, x9
  40c540:	b.cs	40c574 <ferror@plt+0x9b14>  // b.hs, b.nlast
  40c544:	ldur	x8, [x29, #-24]
  40c548:	ldr	x1, [x8]
  40c54c:	mov	w0, #0x9                   	// #9
  40c550:	str	x1, [sp, #128]
  40c554:	bl	408f1c <ferror@plt+0x64bc>
  40c558:	ldr	x8, [sp, #208]
  40c55c:	str	x0, [sp, #120]
  40c560:	mov	x0, x8
  40c564:	ldr	x1, [sp, #128]
  40c568:	ldr	x2, [sp, #120]
  40c56c:	bl	408d78 <ferror@plt+0x6318>
  40c570:	b	40c984 <ferror@plt+0x9f24>
  40c574:	ldr	x8, [sp, #248]
  40c578:	ldr	x9, [sp, #272]
  40c57c:	subs	x8, x9, x8
  40c580:	str	x8, [sp, #272]
  40c584:	mov	w0, #0x3                   	// #3
  40c588:	bl	407154 <ferror@plt+0x46f4>
  40c58c:	str	x0, [sp, #240]
  40c590:	str	xzr, [sp, #232]
  40c594:	ldr	x8, [sp, #288]
  40c598:	cbz	x8, 40c5cc <ferror@plt+0x9b6c>
  40c59c:	ldr	x0, [sp, #288]
  40c5a0:	bl	402920 <lzma_index_memused@plt>
  40c5a4:	str	x0, [sp, #232]
  40c5a8:	ldr	x8, [sp, #232]
  40c5ac:	ldr	x9, [sp, #240]
  40c5b0:	cmp	x8, x9
  40c5b4:	b.ls	40c5bc <ferror@plt+0x9b5c>  // b.plast
  40c5b8:	bl	408f04 <ferror@plt+0x64a4>
  40c5bc:	ldr	x8, [sp, #232]
  40c5c0:	ldr	x9, [sp, #240]
  40c5c4:	subs	x8, x9, x8
  40c5c8:	str	x8, [sp, #240]
  40c5cc:	ldr	x2, [sp, #240]
  40c5d0:	add	x0, sp, #0x128
  40c5d4:	add	x1, sp, #0x118
  40c5d8:	bl	402520 <lzma_index_decoder@plt>
  40c5dc:	str	w0, [sp, #436]
  40c5e0:	ldr	w8, [sp, #436]
  40c5e4:	cbz	w8, 40c618 <ferror@plt+0x9bb8>
  40c5e8:	ldur	x8, [x29, #-24]
  40c5ec:	ldr	x1, [x8]
  40c5f0:	ldr	w0, [sp, #436]
  40c5f4:	str	x1, [sp, #112]
  40c5f8:	bl	408f1c <ferror@plt+0x64bc>
  40c5fc:	ldr	x8, [sp, #208]
  40c600:	str	x0, [sp, #104]
  40c604:	mov	x0, x8
  40c608:	ldr	x1, [sp, #112]
  40c60c:	ldr	x2, [sp, #104]
  40c610:	bl	408d78 <ferror@plt+0x6318>
  40c614:	b	40c984 <ferror@plt+0x9f24>
  40c618:	ldr	x8, [sp, #248]
  40c61c:	mov	x9, #0x2000                	// #8192
  40c620:	cmp	x9, x8
  40c624:	b.cs	40c634 <ferror@plt+0x9bd4>  // b.hs, b.nlast
  40c628:	mov	x8, #0x2000                	// #8192
  40c62c:	str	x8, [sp, #96]
  40c630:	b	40c63c <ferror@plt+0x9bdc>
  40c634:	ldr	x8, [sp, #248]
  40c638:	str	x8, [sp, #96]
  40c63c:	ldr	x8, [sp, #96]
  40c640:	str	x8, [sp, #304]
  40c644:	ldur	x0, [x29, #-24]
  40c648:	ldr	x2, [sp, #304]
  40c64c:	ldr	x3, [sp, #272]
  40c650:	add	x1, sp, #0x228
  40c654:	bl	406c7c <ferror@plt+0x421c>
  40c658:	tbnz	w0, #0, 40c660 <ferror@plt+0x9c00>
  40c65c:	b	40c664 <ferror@plt+0x9c04>
  40c660:	b	40c984 <ferror@plt+0x9f24>
  40c664:	add	x0, sp, #0x128
  40c668:	ldr	x8, [sp, #304]
  40c66c:	ldr	x9, [sp, #272]
  40c670:	add	x8, x9, x8
  40c674:	str	x8, [sp, #272]
  40c678:	ldr	x8, [sp, #304]
  40c67c:	ldr	x9, [sp, #248]
  40c680:	subs	x8, x9, x8
  40c684:	str	x8, [sp, #248]
  40c688:	add	x8, sp, #0x228
  40c68c:	str	x8, [sp, #296]
  40c690:	mov	w10, wzr
  40c694:	mov	w1, w10
  40c698:	bl	402480 <lzma_code@plt>
  40c69c:	str	w0, [sp, #436]
  40c6a0:	ldr	w8, [sp, #436]
  40c6a4:	cbz	w8, 40c618 <ferror@plt+0x9bb8>
  40c6a8:	ldr	w8, [sp, #436]
  40c6ac:	cmp	w8, #0x1
  40c6b0:	b.ne	40c6cc <ferror@plt+0x9c6c>  // b.any
  40c6b4:	ldr	x8, [sp, #248]
  40c6b8:	cbnz	x8, 40c6c4 <ferror@plt+0x9c64>
  40c6bc:	ldr	x8, [sp, #304]
  40c6c0:	cbz	x8, 40c6cc <ferror@plt+0x9c6c>
  40c6c4:	mov	w8, #0x9                   	// #9
  40c6c8:	str	w8, [sp, #436]
  40c6cc:	ldr	w8, [sp, #436]
  40c6d0:	cmp	w8, #0x1
  40c6d4:	b.eq	40c774 <ferror@plt+0x9d14>  // b.none
  40c6d8:	ldr	w8, [sp, #436]
  40c6dc:	cmp	w8, #0xa
  40c6e0:	b.ne	40c6ec <ferror@plt+0x9c8c>  // b.any
  40c6e4:	mov	w8, #0x9                   	// #9
  40c6e8:	str	w8, [sp, #436]
  40c6ec:	ldur	x8, [x29, #-24]
  40c6f0:	ldr	x1, [x8]
  40c6f4:	ldr	w0, [sp, #436]
  40c6f8:	str	x1, [sp, #88]
  40c6fc:	bl	408f1c <ferror@plt+0x64bc>
  40c700:	ldr	x8, [sp, #208]
  40c704:	str	x0, [sp, #80]
  40c708:	mov	x0, x8
  40c70c:	ldr	x1, [sp, #88]
  40c710:	ldr	x2, [sp, #80]
  40c714:	bl	408d78 <ferror@plt+0x6318>
  40c718:	ldr	w9, [sp, #436]
  40c71c:	cmp	w9, #0x6
  40c720:	b.ne	40c770 <ferror@plt+0x9d10>  // b.any
  40c724:	add	x0, sp, #0x128
  40c728:	bl	4025b0 <lzma_memusage@plt>
  40c72c:	str	x0, [sp, #224]
  40c730:	ldr	x8, [sp, #224]
  40c734:	mov	x9, #0xffffffffffffffff    	// #-1
  40c738:	subs	x8, x9, x8
  40c73c:	ldr	x9, [sp, #232]
  40c740:	cmp	x8, x9
  40c744:	b.cs	40c754 <ferror@plt+0x9cf4>  // b.hs, b.nlast
  40c748:	mov	x8, #0xffffffffffffffff    	// #-1
  40c74c:	str	x8, [sp, #224]
  40c750:	b	40c764 <ferror@plt+0x9d04>
  40c754:	ldr	x8, [sp, #232]
  40c758:	ldr	x9, [sp, #224]
  40c75c:	add	x8, x9, x8
  40c760:	str	x8, [sp, #224]
  40c764:	ldr	x1, [sp, #224]
  40c768:	mov	w0, #0x1                   	// #1
  40c76c:	bl	40901c <ferror@plt+0x65bc>
  40c770:	b	40c984 <ferror@plt+0x9f24>
  40c774:	ldr	x8, [sp, #448]
  40c778:	add	x8, x8, #0xc
  40c77c:	ldr	x9, [sp, #272]
  40c780:	subs	x8, x9, x8
  40c784:	str	x8, [sp, #272]
  40c788:	ldr	x8, [sp, #272]
  40c78c:	ldr	x0, [sp, #280]
  40c790:	str	x8, [sp, #72]
  40c794:	bl	4023b0 <lzma_index_total_size@plt>
  40c798:	ldr	x8, [sp, #72]
  40c79c:	cmp	x8, x0
  40c7a0:	b.cs	40c7d4 <ferror@plt+0x9d74>  // b.hs, b.nlast
  40c7a4:	ldur	x8, [x29, #-24]
  40c7a8:	ldr	x1, [x8]
  40c7ac:	mov	w0, #0x9                   	// #9
  40c7b0:	str	x1, [sp, #64]
  40c7b4:	bl	408f1c <ferror@plt+0x64bc>
  40c7b8:	ldr	x8, [sp, #208]
  40c7bc:	str	x0, [sp, #56]
  40c7c0:	mov	x0, x8
  40c7c4:	ldr	x1, [sp, #64]
  40c7c8:	ldr	x2, [sp, #56]
  40c7cc:	bl	408d78 <ferror@plt+0x6318>
  40c7d0:	b	40c984 <ferror@plt+0x9f24>
  40c7d4:	ldr	x0, [sp, #280]
  40c7d8:	bl	4023b0 <lzma_index_total_size@plt>
  40c7dc:	ldr	x8, [sp, #272]
  40c7e0:	subs	x8, x8, x0
  40c7e4:	str	x8, [sp, #272]
  40c7e8:	ldur	x0, [x29, #-24]
  40c7ec:	ldr	x3, [sp, #272]
  40c7f0:	add	x1, sp, #0x228
  40c7f4:	mov	x2, #0xc                   	// #12
  40c7f8:	bl	406c7c <ferror@plt+0x421c>
  40c7fc:	tbnz	w0, #0, 40c804 <ferror@plt+0x9da4>
  40c800:	b	40c808 <ferror@plt+0x9da8>
  40c804:	b	40c984 <ferror@plt+0x9f24>
  40c808:	add	x0, sp, #0x1f0
  40c80c:	add	x1, sp, #0x228
  40c810:	bl	402580 <lzma_stream_header_decode@plt>
  40c814:	str	w0, [sp, #436]
  40c818:	ldr	w8, [sp, #436]
  40c81c:	cbz	w8, 40c850 <ferror@plt+0x9df0>
  40c820:	ldur	x8, [x29, #-24]
  40c824:	ldr	x1, [x8]
  40c828:	ldr	w0, [sp, #436]
  40c82c:	str	x1, [sp, #48]
  40c830:	bl	408f1c <ferror@plt+0x64bc>
  40c834:	ldr	x8, [sp, #208]
  40c838:	str	x0, [sp, #40]
  40c83c:	mov	x0, x8
  40c840:	ldr	x1, [sp, #48]
  40c844:	ldr	x2, [sp, #40]
  40c848:	bl	408d78 <ferror@plt+0x6318>
  40c84c:	b	40c984 <ferror@plt+0x9f24>
  40c850:	add	x0, sp, #0x1f0
  40c854:	add	x1, sp, #0x1b8
  40c858:	bl	4023e0 <lzma_stream_flags_compare@plt>
  40c85c:	str	w0, [sp, #436]
  40c860:	ldr	w8, [sp, #436]
  40c864:	cbz	w8, 40c898 <ferror@plt+0x9e38>
  40c868:	ldur	x8, [x29, #-24]
  40c86c:	ldr	x1, [x8]
  40c870:	ldr	w0, [sp, #436]
  40c874:	str	x1, [sp, #32]
  40c878:	bl	408f1c <ferror@plt+0x64bc>
  40c87c:	ldr	x8, [sp, #208]
  40c880:	str	x0, [sp, #24]
  40c884:	mov	x0, x8
  40c888:	ldr	x1, [sp, #32]
  40c88c:	ldr	x2, [sp, #24]
  40c890:	bl	408d78 <ferror@plt+0x6318>
  40c894:	b	40c984 <ferror@plt+0x9f24>
  40c898:	ldr	x0, [sp, #280]
  40c89c:	add	x1, sp, #0x1b8
  40c8a0:	bl	4024a0 <lzma_index_stream_flags@plt>
  40c8a4:	str	w0, [sp, #436]
  40c8a8:	ldr	w8, [sp, #436]
  40c8ac:	cbz	w8, 40c8b4 <ferror@plt+0x9e54>
  40c8b0:	bl	408f04 <ferror@plt+0x64a4>
  40c8b4:	ldr	x0, [sp, #280]
  40c8b8:	ldr	x1, [sp, #264]
  40c8bc:	bl	402410 <lzma_index_stream_padding@plt>
  40c8c0:	str	w0, [sp, #436]
  40c8c4:	ldr	w8, [sp, #436]
  40c8c8:	cbz	w8, 40c8d0 <ferror@plt+0x9e70>
  40c8cc:	bl	408f04 <ferror@plt+0x64a4>
  40c8d0:	ldr	x8, [sp, #288]
  40c8d4:	cbz	x8, 40c928 <ferror@plt+0x9ec8>
  40c8d8:	ldr	x0, [sp, #280]
  40c8dc:	ldr	x1, [sp, #288]
  40c8e0:	mov	x8, xzr
  40c8e4:	mov	x2, x8
  40c8e8:	bl	4024b0 <lzma_index_cat@plt>
  40c8ec:	str	w0, [sp, #436]
  40c8f0:	ldr	w9, [sp, #436]
  40c8f4:	cbz	w9, 40c928 <ferror@plt+0x9ec8>
  40c8f8:	ldur	x8, [x29, #-24]
  40c8fc:	ldr	x1, [x8]
  40c900:	ldr	w0, [sp, #436]
  40c904:	str	x1, [sp, #16]
  40c908:	bl	408f1c <ferror@plt+0x64bc>
  40c90c:	ldr	x8, [sp, #208]
  40c910:	str	x0, [sp, #8]
  40c914:	mov	x0, x8
  40c918:	ldr	x1, [sp, #16]
  40c91c:	ldr	x2, [sp, #8]
  40c920:	bl	408d78 <ferror@plt+0x6318>
  40c924:	b	40c984 <ferror@plt+0x9f24>
  40c928:	ldr	x8, [sp, #280]
  40c92c:	str	x8, [sp, #288]
  40c930:	mov	x8, xzr
  40c934:	str	x8, [sp, #280]
  40c938:	ldr	x8, [sp, #264]
  40c93c:	ldur	x9, [x29, #-16]
  40c940:	ldr	x10, [x9, #8]
  40c944:	add	x8, x10, x8
  40c948:	str	x8, [x9, #8]
  40c94c:	ldr	x8, [sp, #272]
  40c950:	cmp	x8, #0x0
  40c954:	cset	w9, gt
  40c958:	tbnz	w9, #0, 40c384 <ferror@plt+0x9924>
  40c95c:	add	x0, sp, #0x128
  40c960:	bl	4027f0 <lzma_end@plt>
  40c964:	ldr	x8, [sp, #288]
  40c968:	ldur	x9, [x29, #-16]
  40c96c:	str	x8, [x9]
  40c970:	mov	w10, wzr
  40c974:	and	w10, w10, #0x1
  40c978:	ldr	x8, [sp, #216]
  40c97c:	strb	w10, [x8]
  40c980:	b	40c9bc <ferror@plt+0x9f5c>
  40c984:	add	x0, sp, #0x128
  40c988:	bl	4027f0 <lzma_end@plt>
  40c98c:	ldr	x0, [sp, #288]
  40c990:	mov	x8, xzr
  40c994:	mov	x1, x8
  40c998:	str	x8, [sp]
  40c99c:	bl	402760 <lzma_index_end@plt>
  40c9a0:	ldr	x0, [sp, #280]
  40c9a4:	ldr	x1, [sp]
  40c9a8:	bl	402760 <lzma_index_end@plt>
  40c9ac:	mov	w9, #0x1                   	// #1
  40c9b0:	and	w9, w9, #0x1
  40c9b4:	ldr	x8, [sp, #216]
  40c9b8:	strb	w9, [x8]
  40c9bc:	ldr	x8, [sp, #216]
  40c9c0:	ldrb	w9, [x8]
  40c9c4:	and	w0, w9, #0x1
  40c9c8:	add	sp, sp, #0x2, lsl #12
  40c9cc:	add	sp, sp, #0x240
  40c9d0:	ldr	x28, [sp, #16]
  40c9d4:	ldp	x29, x30, [sp], #32
  40c9d8:	ret
  40c9dc:	stp	x29, x30, [sp, #-32]!
  40c9e0:	str	x28, [sp, #16]
  40c9e4:	mov	x29, sp
  40c9e8:	sub	sp, sp, #0x840
  40c9ec:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40c9f0:	add	x8, x8, #0xd0a
  40c9f4:	adrp	x9, 411000 <ferror@plt+0xe5a0>
  40c9f8:	add	x9, x9, #0xd13
  40c9fc:	add	x10, sp, #0x428
  40ca00:	stur	x0, [x29, #-16]
  40ca04:	stur	x1, [x29, #-24]
  40ca08:	ldur	x11, [x29, #-16]
  40ca0c:	ldr	x0, [x11]
  40ca10:	str	x8, [sp, #216]
  40ca14:	str	x9, [sp, #208]
  40ca18:	str	x10, [sp, #200]
  40ca1c:	bl	4028c0 <lzma_index_checks@plt>
  40ca20:	ldr	x8, [sp, #200]
  40ca24:	str	w0, [sp, #196]
  40ca28:	mov	x0, x8
  40ca2c:	ldr	w1, [sp, #196]
  40ca30:	mov	w12, wzr
  40ca34:	and	w2, w12, #0x1
  40ca38:	bl	40db40 <ferror@plt+0xb0e0>
  40ca3c:	ldur	x8, [x29, #-24]
  40ca40:	ldr	x1, [x8]
  40ca44:	ldr	x0, [sp, #216]
  40ca48:	bl	402980 <printf@plt>
  40ca4c:	ldur	x8, [x29, #-16]
  40ca50:	ldr	x8, [x8]
  40ca54:	mov	x0, x8
  40ca58:	bl	402440 <lzma_index_stream_count@plt>
  40ca5c:	ldur	x8, [x29, #-16]
  40ca60:	ldr	x8, [x8]
  40ca64:	str	x0, [sp, #184]
  40ca68:	mov	x0, x8
  40ca6c:	bl	402a20 <lzma_index_block_count@plt>
  40ca70:	ldur	x8, [x29, #-16]
  40ca74:	ldr	x8, [x8]
  40ca78:	str	x0, [sp, #176]
  40ca7c:	mov	x0, x8
  40ca80:	bl	402570 <lzma_index_file_size@plt>
  40ca84:	ldur	x8, [x29, #-16]
  40ca88:	ldr	x8, [x8]
  40ca8c:	str	x0, [sp, #168]
  40ca90:	mov	x0, x8
  40ca94:	bl	4028e0 <lzma_index_uncompressed_size@plt>
  40ca98:	ldur	x8, [x29, #-16]
  40ca9c:	ldr	x8, [x8]
  40caa0:	str	x0, [sp, #160]
  40caa4:	mov	x0, x8
  40caa8:	bl	402570 <lzma_index_file_size@plt>
  40caac:	ldur	x8, [x29, #-16]
  40cab0:	ldr	x8, [x8]
  40cab4:	str	x0, [sp, #152]
  40cab8:	mov	x0, x8
  40cabc:	bl	4028e0 <lzma_index_uncompressed_size@plt>
  40cac0:	ldr	x1, [sp, #152]
  40cac4:	str	x0, [sp, #144]
  40cac8:	mov	x0, x1
  40cacc:	ldr	x1, [sp, #144]
  40cad0:	bl	40dc94 <ferror@plt+0xb234>
  40cad4:	ldur	x8, [x29, #-16]
  40cad8:	ldr	x7, [x8, #8]
  40cadc:	ldr	x8, [sp, #208]
  40cae0:	str	x0, [sp, #136]
  40cae4:	mov	x0, x8
  40cae8:	ldr	x1, [sp, #184]
  40caec:	ldr	x2, [sp, #176]
  40caf0:	ldr	x3, [sp, #168]
  40caf4:	ldr	x4, [sp, #160]
  40caf8:	ldr	x5, [sp, #136]
  40cafc:	ldr	x6, [sp, #200]
  40cb00:	bl	402980 <printf@plt>
  40cb04:	bl	407ac8 <ferror@plt+0x5068>
  40cb08:	cmp	w0, #0x3
  40cb0c:	b.cc	40cd38 <ferror@plt+0xa2d8>  // b.lo, b.ul, b.last
  40cb10:	ldur	x8, [x29, #-16]
  40cb14:	ldr	x1, [x8]
  40cb18:	add	x0, sp, #0x2f8
  40cb1c:	bl	402430 <lzma_index_iter_init@plt>
  40cb20:	add	x0, sp, #0x2f8
  40cb24:	mov	w1, #0x1                   	// #1
  40cb28:	bl	4023f0 <lzma_index_iter_next@plt>
  40cb2c:	tst	w0, #0xff
  40cb30:	cset	w8, ne  // ne = any
  40cb34:	eor	w8, w8, #0x1
  40cb38:	tbnz	w8, #0, 40cb40 <ferror@plt+0xa0e0>
  40cb3c:	b	40cbe8 <ferror@plt+0xa188>
  40cb40:	ldr	x1, [sp, #792]
  40cb44:	ldr	x2, [sp, #800]
  40cb48:	ldr	x3, [sp, #808]
  40cb4c:	ldr	x4, [sp, #816]
  40cb50:	ldr	x5, [sp, #824]
  40cb54:	ldr	x6, [sp, #832]
  40cb58:	ldr	x0, [sp, #824]
  40cb5c:	ldr	x8, [sp, #832]
  40cb60:	str	x1, [sp, #128]
  40cb64:	mov	x1, x8
  40cb68:	str	x2, [sp, #120]
  40cb6c:	str	x3, [sp, #112]
  40cb70:	str	x4, [sp, #104]
  40cb74:	str	x5, [sp, #96]
  40cb78:	str	x6, [sp, #88]
  40cb7c:	bl	40dc94 <ferror@plt+0xb234>
  40cb80:	ldr	x8, [sp, #760]
  40cb84:	ldr	w9, [x8, #16]
  40cb88:	mov	w8, w9
  40cb8c:	mov	x10, #0xc                   	// #12
  40cb90:	mul	x8, x10, x8
  40cb94:	adrp	x10, 411000 <ferror@plt+0xe5a0>
  40cb98:	add	x10, x10, #0xfd0
  40cb9c:	add	x8, x10, x8
  40cba0:	ldr	x10, [sp, #840]
  40cba4:	adrp	x11, 411000 <ferror@plt+0xe5a0>
  40cba8:	add	x11, x11, #0xd33
  40cbac:	str	x0, [sp, #80]
  40cbb0:	mov	x0, x11
  40cbb4:	ldr	x1, [sp, #128]
  40cbb8:	ldr	x2, [sp, #120]
  40cbbc:	ldr	x3, [sp, #112]
  40cbc0:	ldr	x4, [sp, #104]
  40cbc4:	ldr	x5, [sp, #96]
  40cbc8:	ldr	x6, [sp, #88]
  40cbcc:	ldr	x7, [sp, #80]
  40cbd0:	mov	x11, sp
  40cbd4:	str	x8, [x11]
  40cbd8:	mov	x8, sp
  40cbdc:	str	x10, [x8, #8]
  40cbe0:	bl	402980 <printf@plt>
  40cbe4:	b	40cb20 <ferror@plt+0xa0c0>
  40cbe8:	add	x0, sp, #0x2f8
  40cbec:	bl	402510 <lzma_index_iter_rewind@plt>
  40cbf0:	add	x0, sp, #0x2f8
  40cbf4:	mov	w1, #0x2                   	// #2
  40cbf8:	bl	4023f0 <lzma_index_iter_next@plt>
  40cbfc:	tst	w0, #0xff
  40cc00:	cset	w8, ne  // ne = any
  40cc04:	eor	w8, w8, #0x1
  40cc08:	tbnz	w8, #0, 40cc10 <ferror@plt+0xa1b0>
  40cc0c:	b	40cd38 <ferror@plt+0xa2d8>
  40cc10:	bl	407ac8 <ferror@plt+0x5068>
  40cc14:	cmp	w0, #0x4
  40cc18:	b.cc	40cc48 <ferror@plt+0xa1e8>  // b.lo, b.ul, b.last
  40cc1c:	ldur	x0, [x29, #-24]
  40cc20:	ldur	x3, [x29, #-16]
  40cc24:	add	x1, sp, #0x2f8
  40cc28:	add	x2, sp, #0xe0
  40cc2c:	bl	40e084 <ferror@plt+0xb624>
  40cc30:	tbnz	w0, #0, 40cc38 <ferror@plt+0xa1d8>
  40cc34:	b	40cc48 <ferror@plt+0xa1e8>
  40cc38:	mov	w8, #0x1                   	// #1
  40cc3c:	and	w8, w8, #0x1
  40cc40:	sturb	w8, [x29, #-1]
  40cc44:	b	40cd8c <ferror@plt+0xa32c>
  40cc48:	ldr	x1, [sp, #792]
  40cc4c:	ldr	x2, [sp, #904]
  40cc50:	ldr	x3, [sp, #880]
  40cc54:	ldr	x4, [sp, #888]
  40cc58:	ldr	x5, [sp, #896]
  40cc5c:	ldr	x6, [sp, #944]
  40cc60:	ldr	x7, [sp, #928]
  40cc64:	ldr	x0, [sp, #944]
  40cc68:	ldr	x8, [sp, #928]
  40cc6c:	str	x1, [sp, #72]
  40cc70:	mov	x1, x8
  40cc74:	str	x2, [sp, #64]
  40cc78:	str	x3, [sp, #56]
  40cc7c:	str	x4, [sp, #48]
  40cc80:	str	x5, [sp, #40]
  40cc84:	str	x6, [sp, #32]
  40cc88:	str	x7, [sp, #24]
  40cc8c:	bl	40dc94 <ferror@plt+0xb234>
  40cc90:	ldr	x8, [sp, #760]
  40cc94:	ldr	w9, [x8, #16]
  40cc98:	mov	w8, w9
  40cc9c:	mov	x10, #0xc                   	// #12
  40cca0:	mul	x8, x10, x8
  40cca4:	adrp	x10, 411000 <ferror@plt+0xe5a0>
  40cca8:	add	x10, x10, #0xfd0
  40ccac:	add	x8, x10, x8
  40ccb0:	adrp	x10, 411000 <ferror@plt+0xe5a0>
  40ccb4:	add	x10, x10, #0xd5d
  40ccb8:	str	x0, [sp, #16]
  40ccbc:	mov	x0, x10
  40ccc0:	ldr	x1, [sp, #72]
  40ccc4:	ldr	x2, [sp, #64]
  40ccc8:	ldr	x3, [sp, #56]
  40cccc:	ldr	x4, [sp, #48]
  40ccd0:	ldr	x5, [sp, #40]
  40ccd4:	ldr	x6, [sp, #32]
  40ccd8:	ldr	x7, [sp, #24]
  40ccdc:	mov	x10, sp
  40cce0:	ldr	x11, [sp, #16]
  40cce4:	str	x11, [x10]
  40cce8:	mov	x10, sp
  40ccec:	str	x8, [x10, #8]
  40ccf0:	bl	402980 <printf@plt>
  40ccf4:	bl	407ac8 <ferror@plt+0x5068>
  40ccf8:	cmp	w0, #0x4
  40ccfc:	b.cc	40cd2c <ferror@plt+0xa2cc>  // b.lo, b.ul, b.last
  40cd00:	add	x8, sp, #0xe0
  40cd04:	ldr	w2, [sp, #224]
  40cd08:	add	x3, x8, #0x4
  40cd0c:	ldr	x4, [sp, #232]
  40cd10:	ldr	x5, [sp, #240]
  40cd14:	add	x6, x8, #0x18
  40cd18:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40cd1c:	add	x0, x0, #0xd85
  40cd20:	adrp	x1, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40cd24:	add	x1, x1, #0xb74
  40cd28:	bl	402980 <printf@plt>
  40cd2c:	mov	w0, #0xa                   	// #10
  40cd30:	bl	4029b0 <putchar@plt>
  40cd34:	b	40cbf0 <ferror@plt+0xa190>
  40cd38:	bl	407ac8 <ferror@plt+0x5068>
  40cd3c:	cmp	w0, #0x4
  40cd40:	b.cc	40cd80 <ferror@plt+0xa320>  // b.lo, b.ul, b.last
  40cd44:	ldur	x8, [x29, #-16]
  40cd48:	ldr	x1, [x8, #16]
  40cd4c:	ldur	x8, [x29, #-16]
  40cd50:	ldrb	w9, [x8, #24]
  40cd54:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40cd58:	add	x8, x8, #0xb45
  40cd5c:	adrp	x10, 411000 <ferror@plt+0xe5a0>
  40cd60:	add	x10, x10, #0xb41
  40cd64:	tst	w9, #0x1
  40cd68:	csel	x2, x10, x8, ne  // ne = any
  40cd6c:	ldur	x8, [x29, #-16]
  40cd70:	ldr	w3, [x8, #28]
  40cd74:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40cd78:	add	x0, x0, #0xd9a
  40cd7c:	bl	402980 <printf@plt>
  40cd80:	mov	w8, wzr
  40cd84:	and	w8, w8, #0x1
  40cd88:	sturb	w8, [x29, #-1]
  40cd8c:	ldurb	w8, [x29, #-1]
  40cd90:	and	w0, w8, #0x1
  40cd94:	add	sp, sp, #0x840
  40cd98:	ldr	x28, [sp, #16]
  40cd9c:	ldp	x29, x30, [sp], #32
  40cda0:	ret
  40cda4:	stp	x29, x30, [sp, #-32]!
  40cda8:	str	x28, [sp, #16]
  40cdac:	mov	x29, sp
  40cdb0:	sub	sp, sp, #0x510
  40cdb4:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40cdb8:	add	x8, x8, #0xbf5
  40cdbc:	stur	x0, [x29, #-8]
  40cdc0:	stur	x1, [x29, #-16]
  40cdc4:	ldrb	w9, [x8]
  40cdc8:	tbnz	w9, #0, 40cdec <ferror@plt+0xa38c>
  40cdcc:	mov	w8, #0x1                   	// #1
  40cdd0:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40cdd4:	add	x9, x9, #0xbf5
  40cdd8:	strb	w8, [x9]
  40cddc:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40cde0:	add	x0, x0, #0xdbe
  40cde4:	bl	402a10 <gettext@plt>
  40cde8:	bl	402780 <puts@plt>
  40cdec:	ldur	x8, [x29, #-8]
  40cdf0:	ldr	x0, [x8]
  40cdf4:	bl	4028c0 <lzma_index_checks@plt>
  40cdf8:	add	x8, sp, #0x100
  40cdfc:	str	w0, [sp, #196]
  40ce00:	mov	x0, x8
  40ce04:	ldr	w1, [sp, #196]
  40ce08:	mov	w9, wzr
  40ce0c:	and	w2, w9, #0x1
  40ce10:	str	x8, [sp, #184]
  40ce14:	str	w9, [sp, #180]
  40ce18:	bl	40db40 <ferror@plt+0xb0e0>
  40ce1c:	ldur	x8, [x29, #-8]
  40ce20:	ldr	x0, [x8]
  40ce24:	bl	402440 <lzma_index_stream_count@plt>
  40ce28:	mov	w9, wzr
  40ce2c:	mov	w1, w9
  40ce30:	str	w9, [sp, #176]
  40ce34:	bl	40b214 <ferror@plt+0x87b4>
  40ce38:	add	x8, sp, #0xc8
  40ce3c:	str	x0, [sp, #200]
  40ce40:	ldur	x10, [x29, #-8]
  40ce44:	ldr	x0, [x10]
  40ce48:	str	x8, [sp, #168]
  40ce4c:	bl	402a20 <lzma_index_block_count@plt>
  40ce50:	mov	w1, #0x1                   	// #1
  40ce54:	bl	40b214 <ferror@plt+0x87b4>
  40ce58:	ldr	x8, [sp, #168]
  40ce5c:	str	x0, [x8, #8]
  40ce60:	ldur	x10, [x29, #-8]
  40ce64:	ldr	x0, [x10]
  40ce68:	bl	402570 <lzma_index_file_size@plt>
  40ce6c:	ldr	w1, [sp, #176]
  40ce70:	mov	w9, #0x4                   	// #4
  40ce74:	mov	w2, w9
  40ce78:	ldr	w11, [sp, #180]
  40ce7c:	and	w3, w11, #0x1
  40ce80:	mov	w4, #0x2                   	// #2
  40ce84:	str	w9, [sp, #164]
  40ce88:	bl	40b394 <ferror@plt+0x8934>
  40ce8c:	ldr	x8, [sp, #168]
  40ce90:	str	x0, [x8, #16]
  40ce94:	ldur	x10, [x29, #-8]
  40ce98:	ldr	x0, [x10]
  40ce9c:	bl	4028e0 <lzma_index_uncompressed_size@plt>
  40cea0:	ldr	w1, [sp, #176]
  40cea4:	ldr	w2, [sp, #164]
  40cea8:	ldr	w9, [sp, #180]
  40ceac:	and	w3, w9, #0x1
  40ceb0:	mov	w4, #0x3                   	// #3
  40ceb4:	bl	40b394 <ferror@plt+0x8934>
  40ceb8:	ldr	x8, [sp, #168]
  40cebc:	str	x0, [x8, #24]
  40cec0:	ldur	x10, [x29, #-8]
  40cec4:	ldr	x0, [x10]
  40cec8:	bl	402570 <lzma_index_file_size@plt>
  40cecc:	ldur	x8, [x29, #-8]
  40ced0:	ldr	x8, [x8]
  40ced4:	str	x0, [sp, #152]
  40ced8:	mov	x0, x8
  40cedc:	bl	4028e0 <lzma_index_uncompressed_size@plt>
  40cee0:	ldr	x5, [sp, #152]
  40cee4:	str	x0, [sp, #144]
  40cee8:	mov	x0, x5
  40ceec:	ldr	x1, [sp, #144]
  40cef0:	bl	40dc94 <ferror@plt+0xb234>
  40cef4:	ldr	x8, [sp, #168]
  40cef8:	str	x0, [x8, #32]
  40cefc:	ldr	x10, [sp, #184]
  40cf00:	str	x10, [x8, #40]
  40cf04:	ldur	x12, [x29, #-16]
  40cf08:	ldr	x12, [x12]
  40cf0c:	str	x12, [x8, #48]
  40cf10:	ldr	x0, [sp, #200]
  40cf14:	mov	w9, #0x5                   	// #5
  40cf18:	mov	w1, w9
  40cf1c:	str	w9, [sp, #140]
  40cf20:	bl	40bb8c <ferror@plt+0x912c>
  40cf24:	ldr	x2, [sp, #200]
  40cf28:	ldr	x8, [sp, #168]
  40cf2c:	ldr	x10, [x8, #8]
  40cf30:	str	w0, [sp, #136]
  40cf34:	mov	x0, x10
  40cf38:	mov	w9, #0x7                   	// #7
  40cf3c:	mov	w1, w9
  40cf40:	str	x2, [sp, #128]
  40cf44:	str	w9, [sp, #124]
  40cf48:	bl	40bb8c <ferror@plt+0x912c>
  40cf4c:	ldr	x8, [sp, #168]
  40cf50:	ldr	x4, [x8, #8]
  40cf54:	ldr	x10, [x8, #16]
  40cf58:	str	w0, [sp, #120]
  40cf5c:	mov	x0, x10
  40cf60:	mov	w9, #0xb                   	// #11
  40cf64:	mov	w1, w9
  40cf68:	str	x4, [sp, #112]
  40cf6c:	str	w9, [sp, #108]
  40cf70:	bl	40bb8c <ferror@plt+0x912c>
  40cf74:	ldr	x8, [sp, #168]
  40cf78:	ldr	x6, [x8, #16]
  40cf7c:	ldr	x10, [x8, #24]
  40cf80:	str	w0, [sp, #104]
  40cf84:	mov	x0, x10
  40cf88:	ldr	w1, [sp, #108]
  40cf8c:	str	x6, [sp, #96]
  40cf90:	bl	40bb8c <ferror@plt+0x912c>
  40cf94:	ldr	x8, [sp, #168]
  40cf98:	ldr	x10, [x8, #24]
  40cf9c:	ldr	x12, [x8, #32]
  40cfa0:	str	w0, [sp, #92]
  40cfa4:	mov	x0, x12
  40cfa8:	ldr	w1, [sp, #140]
  40cfac:	str	x10, [sp, #80]
  40cfb0:	bl	40bb8c <ferror@plt+0x912c>
  40cfb4:	ldr	x8, [sp, #168]
  40cfb8:	ldr	x10, [x8, #32]
  40cfbc:	ldr	x12, [x8, #40]
  40cfc0:	str	w0, [sp, #76]
  40cfc4:	mov	x0, x12
  40cfc8:	ldr	w1, [sp, #124]
  40cfcc:	str	x10, [sp, #64]
  40cfd0:	bl	40bb8c <ferror@plt+0x912c>
  40cfd4:	ldr	x8, [sp, #168]
  40cfd8:	ldr	x10, [x8, #40]
  40cfdc:	ldr	x12, [x8, #48]
  40cfe0:	adrp	x13, 411000 <ferror@plt+0xe5a0>
  40cfe4:	add	x13, x13, #0xdff
  40cfe8:	str	w0, [sp, #60]
  40cfec:	mov	x0, x13
  40cff0:	ldr	w1, [sp, #136]
  40cff4:	ldr	x2, [sp, #128]
  40cff8:	ldr	w3, [sp, #120]
  40cffc:	ldr	x4, [sp, #112]
  40d000:	ldr	w5, [sp, #104]
  40d004:	ldr	x6, [sp, #96]
  40d008:	ldr	w7, [sp, #92]
  40d00c:	mov	x13, sp
  40d010:	ldr	x14, [sp, #80]
  40d014:	str	x14, [x13]
  40d018:	mov	x13, sp
  40d01c:	ldr	w9, [sp, #76]
  40d020:	str	w9, [x13, #8]
  40d024:	mov	x13, sp
  40d028:	ldr	x15, [sp, #64]
  40d02c:	str	x15, [x13, #16]
  40d030:	mov	x13, sp
  40d034:	ldr	w11, [sp, #60]
  40d038:	str	w11, [x13, #24]
  40d03c:	mov	x13, sp
  40d040:	str	x10, [x13, #32]
  40d044:	mov	x10, sp
  40d048:	str	x12, [x10, #40]
  40d04c:	bl	402980 <printf@plt>
  40d050:	ldr	w9, [sp, #180]
  40d054:	and	w11, w9, #0x1
  40d058:	mov	w0, w11
  40d05c:	add	sp, sp, #0x510
  40d060:	ldr	x28, [sp, #16]
  40d064:	ldp	x29, x30, [sp], #32
  40d068:	ret
  40d06c:	stp	x29, x30, [sp, #-32]!
  40d070:	str	x28, [sp, #16]
  40d074:	mov	x29, sp
  40d078:	sub	sp, sp, #0x630
  40d07c:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40d080:	add	x8, x8, #0xe20
  40d084:	add	x9, sp, #0x4e0
  40d088:	stur	x0, [x29, #-16]
  40d08c:	stur	x1, [x29, #-24]
  40d090:	ldur	x10, [x29, #-16]
  40d094:	ldr	x0, [x10]
  40d098:	str	x8, [sp, #496]
  40d09c:	str	x9, [sp, #488]
  40d0a0:	bl	402440 <lzma_index_stream_count@plt>
  40d0a4:	ldur	x8, [x29, #-16]
  40d0a8:	ldr	x8, [x8]
  40d0ac:	str	x0, [sp, #480]
  40d0b0:	mov	x0, x8
  40d0b4:	bl	402a20 <lzma_index_block_count@plt>
  40d0b8:	ldur	x8, [x29, #-16]
  40d0bc:	ldr	x8, [x8]
  40d0c0:	str	x0, [sp, #472]
  40d0c4:	mov	x0, x8
  40d0c8:	bl	402570 <lzma_index_file_size@plt>
  40d0cc:	ldur	x8, [x29, #-16]
  40d0d0:	ldr	x8, [x8]
  40d0d4:	str	x0, [sp, #464]
  40d0d8:	mov	x0, x8
  40d0dc:	bl	4028e0 <lzma_index_uncompressed_size@plt>
  40d0e0:	ldur	x8, [x29, #-16]
  40d0e4:	ldr	x8, [x8]
  40d0e8:	str	x0, [sp, #456]
  40d0ec:	mov	x0, x8
  40d0f0:	bl	4028c0 <lzma_index_checks@plt>
  40d0f4:	ldur	x8, [x29, #-16]
  40d0f8:	ldr	x5, [x8, #8]
  40d0fc:	ldr	x1, [sp, #480]
  40d100:	str	w0, [sp, #452]
  40d104:	mov	x0, x1
  40d108:	ldr	x1, [sp, #472]
  40d10c:	ldr	x2, [sp, #464]
  40d110:	ldr	x3, [sp, #456]
  40d114:	ldr	w4, [sp, #452]
  40d118:	bl	40dd4c <ferror@plt+0xb2ec>
  40d11c:	stur	wzr, [x29, #-28]
  40d120:	ldr	x0, [sp, #496]
  40d124:	bl	402a10 <gettext@plt>
  40d128:	bl	402780 <puts@plt>
  40d12c:	ldur	x8, [x29, #-16]
  40d130:	ldr	x1, [x8]
  40d134:	ldr	x8, [sp, #488]
  40d138:	mov	x0, x8
  40d13c:	bl	402430 <lzma_index_iter_init@plt>
  40d140:	add	x0, sp, #0x4e0
  40d144:	mov	w1, #0x1                   	// #1
  40d148:	bl	4023f0 <lzma_index_iter_next@plt>
  40d14c:	tst	w0, #0xff
  40d150:	cset	w8, ne  // ne = any
  40d154:	eor	w8, w8, #0x1
  40d158:	tbnz	w8, #0, 40d160 <ferror@plt+0xa700>
  40d15c:	b	40d418 <ferror@plt+0xa9b8>
  40d160:	ldr	x0, [sp, #1280]
  40d164:	mov	w8, wzr
  40d168:	mov	w1, w8
  40d16c:	str	w8, [sp, #448]
  40d170:	bl	40b214 <ferror@plt+0x87b4>
  40d174:	add	x9, sp, #0x4c0
  40d178:	str	x0, [sp, #1216]
  40d17c:	ldr	x0, [sp, #1288]
  40d180:	mov	w8, #0x1                   	// #1
  40d184:	mov	w1, w8
  40d188:	str	x9, [sp, #440]
  40d18c:	str	w8, [sp, #436]
  40d190:	bl	40b214 <ferror@plt+0x87b4>
  40d194:	ldr	x9, [sp, #440]
  40d198:	str	x0, [x9, #8]
  40d19c:	ldr	x0, [sp, #1296]
  40d1a0:	mov	w8, #0x2                   	// #2
  40d1a4:	mov	w1, w8
  40d1a8:	str	w8, [sp, #432]
  40d1ac:	bl	40b214 <ferror@plt+0x87b4>
  40d1b0:	ldr	x9, [sp, #440]
  40d1b4:	str	x0, [x9, #16]
  40d1b8:	ldr	x0, [sp, #1304]
  40d1bc:	mov	w1, #0x3                   	// #3
  40d1c0:	bl	40b214 <ferror@plt+0x87b4>
  40d1c4:	ldr	x9, [sp, #440]
  40d1c8:	str	x0, [x9, #24]
  40d1cc:	ldr	x0, [sp, #1216]
  40d1d0:	mov	w1, #0x6                   	// #6
  40d1d4:	bl	40bb8c <ferror@plt+0x912c>
  40d1d8:	ldr	x2, [sp, #1216]
  40d1dc:	ldr	x9, [sp, #440]
  40d1e0:	ldr	x10, [x9, #8]
  40d1e4:	str	w0, [sp, #428]
  40d1e8:	mov	x0, x10
  40d1ec:	mov	w1, #0x9                   	// #9
  40d1f0:	str	x2, [sp, #416]
  40d1f4:	bl	40bb8c <ferror@plt+0x912c>
  40d1f8:	ldr	x9, [sp, #440]
  40d1fc:	ldr	x4, [x9, #8]
  40d200:	ldr	x10, [x9, #16]
  40d204:	str	w0, [sp, #412]
  40d208:	mov	x0, x10
  40d20c:	mov	w8, #0xf                   	// #15
  40d210:	mov	w1, w8
  40d214:	str	x4, [sp, #400]
  40d218:	str	w8, [sp, #396]
  40d21c:	bl	40bb8c <ferror@plt+0x912c>
  40d220:	ldr	x9, [sp, #440]
  40d224:	ldr	x6, [x9, #16]
  40d228:	ldr	x10, [x9, #24]
  40d22c:	str	w0, [sp, #392]
  40d230:	mov	x0, x10
  40d234:	ldr	w1, [sp, #396]
  40d238:	str	x6, [sp, #384]
  40d23c:	bl	40bb8c <ferror@plt+0x912c>
  40d240:	ldr	x9, [sp, #440]
  40d244:	ldr	x10, [x9, #24]
  40d248:	adrp	x11, 411000 <ferror@plt+0xe5a0>
  40d24c:	add	x11, x11, #0xe9b
  40d250:	str	w0, [sp, #380]
  40d254:	mov	x0, x11
  40d258:	ldr	w1, [sp, #428]
  40d25c:	ldr	x2, [sp, #416]
  40d260:	ldr	w3, [sp, #412]
  40d264:	ldr	x4, [sp, #400]
  40d268:	ldr	w5, [sp, #392]
  40d26c:	ldr	x6, [sp, #384]
  40d270:	ldr	w7, [sp, #380]
  40d274:	mov	x11, sp
  40d278:	str	x10, [x11]
  40d27c:	bl	402980 <printf@plt>
  40d280:	ldr	x9, [sp, #1312]
  40d284:	mov	x0, x9
  40d288:	ldr	w1, [sp, #448]
  40d28c:	bl	40b214 <ferror@plt+0x87b4>
  40d290:	add	x9, sp, #0x498
  40d294:	str	x0, [sp, #1176]
  40d298:	ldr	x0, [sp, #1320]
  40d29c:	ldr	w1, [sp, #436]
  40d2a0:	str	x9, [sp, #368]
  40d2a4:	bl	40b214 <ferror@plt+0x87b4>
  40d2a8:	ldr	x9, [sp, #368]
  40d2ac:	str	x0, [x9, #8]
  40d2b0:	ldr	x0, [sp, #1312]
  40d2b4:	ldr	x1, [sp, #1320]
  40d2b8:	bl	40dc94 <ferror@plt+0xb234>
  40d2bc:	ldr	x9, [sp, #368]
  40d2c0:	str	x0, [x9, #16]
  40d2c4:	ldr	x10, [sp, #1248]
  40d2c8:	ldr	w8, [x10, #16]
  40d2cc:	mov	w10, w8
  40d2d0:	mov	x11, #0xc                   	// #12
  40d2d4:	mul	x10, x11, x10
  40d2d8:	adrp	x11, 411000 <ferror@plt+0xe5a0>
  40d2dc:	add	x11, x11, #0xfd0
  40d2e0:	add	x0, x11, x10
  40d2e4:	bl	402a10 <gettext@plt>
  40d2e8:	ldr	x9, [sp, #368]
  40d2ec:	str	x0, [x9, #24]
  40d2f0:	ldr	x0, [sp, #1328]
  40d2f4:	ldr	w1, [sp, #432]
  40d2f8:	bl	40b214 <ferror@plt+0x87b4>
  40d2fc:	ldr	x9, [sp, #368]
  40d300:	str	x0, [x9, #32]
  40d304:	ldr	x0, [sp, #1176]
  40d308:	ldr	w1, [sp, #396]
  40d30c:	bl	40bb8c <ferror@plt+0x912c>
  40d310:	ldr	x2, [sp, #1176]
  40d314:	ldr	x9, [sp, #368]
  40d318:	ldr	x10, [x9, #8]
  40d31c:	str	w0, [sp, #364]
  40d320:	mov	x0, x10
  40d324:	ldr	w1, [sp, #396]
  40d328:	str	x2, [sp, #352]
  40d32c:	bl	40bb8c <ferror@plt+0x912c>
  40d330:	ldr	x9, [sp, #368]
  40d334:	ldr	x4, [x9, #8]
  40d338:	ldr	x10, [x9, #16]
  40d33c:	str	w0, [sp, #348]
  40d340:	mov	x0, x10
  40d344:	mov	w1, #0x5                   	// #5
  40d348:	str	x4, [sp, #336]
  40d34c:	bl	40bb8c <ferror@plt+0x912c>
  40d350:	ldr	x9, [sp, #368]
  40d354:	ldr	x6, [x9, #16]
  40d358:	ldr	x10, [x9, #24]
  40d35c:	str	w0, [sp, #332]
  40d360:	mov	x0, x10
  40d364:	mov	w1, #0xa                   	// #10
  40d368:	str	x6, [sp, #320]
  40d36c:	bl	40bb8c <ferror@plt+0x912c>
  40d370:	ldr	x9, [sp, #368]
  40d374:	ldr	x10, [x9, #24]
  40d378:	ldr	x11, [x9, #32]
  40d37c:	str	w0, [sp, #316]
  40d380:	mov	x0, x11
  40d384:	mov	w1, #0x7                   	// #7
  40d388:	str	x10, [sp, #304]
  40d38c:	bl	40bb8c <ferror@plt+0x912c>
  40d390:	ldr	x9, [sp, #368]
  40d394:	ldr	x10, [x9, #32]
  40d398:	adrp	x11, 411000 <ferror@plt+0xe5a0>
  40d39c:	add	x11, x11, #0xeb0
  40d3a0:	str	w0, [sp, #300]
  40d3a4:	mov	x0, x11
  40d3a8:	ldr	w1, [sp, #364]
  40d3ac:	ldr	x2, [sp, #352]
  40d3b0:	ldr	w3, [sp, #348]
  40d3b4:	ldr	x4, [sp, #336]
  40d3b8:	ldr	w5, [sp, #332]
  40d3bc:	ldr	x6, [sp, #320]
  40d3c0:	ldr	w7, [sp, #316]
  40d3c4:	mov	x11, sp
  40d3c8:	ldr	x12, [sp, #304]
  40d3cc:	str	x12, [x11]
  40d3d0:	mov	x11, sp
  40d3d4:	ldr	w8, [sp, #300]
  40d3d8:	str	w8, [x11, #8]
  40d3dc:	mov	x11, sp
  40d3e0:	str	x10, [x11, #16]
  40d3e4:	bl	402980 <printf@plt>
  40d3e8:	ldr	x9, [sp, #1248]
  40d3ec:	ldr	w8, [x9, #16]
  40d3f0:	mov	w0, w8
  40d3f4:	bl	402680 <lzma_check_size@plt>
  40d3f8:	ldur	w8, [x29, #-28]
  40d3fc:	cmp	w0, w8
  40d400:	b.ls	40d414 <ferror@plt+0xa9b4>  // b.plast
  40d404:	ldr	x8, [sp, #1248]
  40d408:	ldr	w0, [x8, #16]
  40d40c:	bl	402680 <lzma_check_size@plt>
  40d410:	stur	w0, [x29, #-28]
  40d414:	b	40d140 <ferror@plt+0xa6e0>
  40d418:	bl	407ac8 <ferror@plt+0x5068>
  40d41c:	cmp	w0, #0x4
  40d420:	cset	w8, cs  // cs = hs, nlast
  40d424:	and	w8, w8, #0x1
  40d428:	strb	w8, [sp, #1175]
  40d42c:	ldur	x9, [x29, #-16]
  40d430:	ldr	x0, [x9]
  40d434:	bl	402a20 <lzma_index_block_count@plt>
  40d438:	cmp	x0, #0x0
  40d43c:	cset	w8, ls  // ls = plast
  40d440:	tbnz	w8, #0, 40d8f4 <ferror@plt+0xae94>
  40d444:	ldur	w8, [x29, #-28]
  40d448:	mov	w9, #0x2                   	// #2
  40d44c:	mul	w8, w9, w8
  40d450:	mov	w9, #0x8                   	// #8
  40d454:	cmp	w9, w8
  40d458:	b.ls	40d468 <ferror@plt+0xaa08>  // b.plast
  40d45c:	mov	w8, #0x8                   	// #8
  40d460:	str	w8, [sp, #296]
  40d464:	b	40d478 <ferror@plt+0xaa18>
  40d468:	ldur	w8, [x29, #-28]
  40d46c:	mov	w9, #0x2                   	// #2
  40d470:	mul	w8, w9, w8
  40d474:	str	w8, [sp, #296]
  40d478:	ldr	w8, [sp, #296]
  40d47c:	str	w8, [sp, #628]
  40d480:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40d484:	add	x0, x0, #0xec8
  40d488:	bl	402a10 <gettext@plt>
  40d48c:	bl	402980 <printf@plt>
  40d490:	ldrb	w8, [sp, #1175]
  40d494:	tbnz	w8, #0, 40d49c <ferror@plt+0xaa3c>
  40d498:	b	40d4bc <ferror@plt+0xaa5c>
  40d49c:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40d4a0:	add	x0, x0, #0xf35
  40d4a4:	bl	402a10 <gettext@plt>
  40d4a8:	ldr	w8, [sp, #628]
  40d4ac:	subs	w1, w8, #0x8
  40d4b0:	adrp	x2, 40f000 <ferror@plt+0xc5a0>
  40d4b4:	add	x2, x2, #0xdd4
  40d4b8:	bl	402980 <printf@plt>
  40d4bc:	mov	w0, #0xa                   	// #10
  40d4c0:	bl	4029b0 <putchar@plt>
  40d4c4:	ldur	x8, [x29, #-16]
  40d4c8:	ldr	x1, [x8]
  40d4cc:	add	x8, sp, #0x4e0
  40d4d0:	mov	x0, x8
  40d4d4:	bl	402430 <lzma_index_iter_init@plt>
  40d4d8:	add	x0, sp, #0x4e0
  40d4dc:	mov	w1, #0x2                   	// #2
  40d4e0:	bl	4023f0 <lzma_index_iter_next@plt>
  40d4e4:	tst	w0, #0xff
  40d4e8:	cset	w8, ne  // ne = any
  40d4ec:	eor	w8, w8, #0x1
  40d4f0:	tbnz	w8, #0, 40d4f8 <ferror@plt+0xaa98>
  40d4f4:	b	40d8f4 <ferror@plt+0xae94>
  40d4f8:	ldrb	w8, [sp, #1175]
  40d4fc:	tbnz	w8, #0, 40d504 <ferror@plt+0xaaa4>
  40d500:	b	40d530 <ferror@plt+0xaad0>
  40d504:	ldur	x0, [x29, #-24]
  40d508:	ldur	x3, [x29, #-16]
  40d50c:	add	x1, sp, #0x4e0
  40d510:	add	x2, sp, #0x278
  40d514:	bl	40e084 <ferror@plt+0xb624>
  40d518:	tbnz	w0, #0, 40d520 <ferror@plt+0xaac0>
  40d51c:	b	40d530 <ferror@plt+0xaad0>
  40d520:	mov	w8, #0x1                   	// #1
  40d524:	and	w8, w8, #0x1
  40d528:	sturb	w8, [x29, #-1]
  40d52c:	b	40d9dc <ferror@plt+0xaf7c>
  40d530:	ldr	x0, [sp, #1280]
  40d534:	mov	w8, wzr
  40d538:	mov	w1, w8
  40d53c:	str	w8, [sp, #292]
  40d540:	bl	40b214 <ferror@plt+0x87b4>
  40d544:	add	x9, sp, #0x250
  40d548:	str	x0, [sp, #592]
  40d54c:	ldr	x0, [sp, #1392]
  40d550:	mov	w8, #0x1                   	// #1
  40d554:	mov	w1, w8
  40d558:	str	x9, [sp, #280]
  40d55c:	str	w8, [sp, #276]
  40d560:	bl	40b214 <ferror@plt+0x87b4>
  40d564:	ldr	x9, [sp, #280]
  40d568:	str	x0, [x9, #8]
  40d56c:	ldr	x0, [sp, #1376]
  40d570:	mov	w1, #0x2                   	// #2
  40d574:	bl	40b214 <ferror@plt+0x87b4>
  40d578:	ldr	x9, [sp, #280]
  40d57c:	str	x0, [x9, #16]
  40d580:	ldr	x0, [sp, #1384]
  40d584:	mov	w1, #0x3                   	// #3
  40d588:	bl	40b214 <ferror@plt+0x87b4>
  40d58c:	ldr	x9, [sp, #280]
  40d590:	str	x0, [x9, #24]
  40d594:	ldr	x0, [sp, #592]
  40d598:	mov	w1, #0x6                   	// #6
  40d59c:	bl	40bb8c <ferror@plt+0x912c>
  40d5a0:	ldr	x2, [sp, #592]
  40d5a4:	ldr	x9, [sp, #280]
  40d5a8:	ldr	x10, [x9, #8]
  40d5ac:	str	w0, [sp, #272]
  40d5b0:	mov	x0, x10
  40d5b4:	mov	w1, #0x9                   	// #9
  40d5b8:	str	x2, [sp, #264]
  40d5bc:	bl	40bb8c <ferror@plt+0x912c>
  40d5c0:	ldr	x9, [sp, #280]
  40d5c4:	ldr	x4, [x9, #8]
  40d5c8:	ldr	x10, [x9, #16]
  40d5cc:	str	w0, [sp, #260]
  40d5d0:	mov	x0, x10
  40d5d4:	mov	w8, #0xf                   	// #15
  40d5d8:	mov	w1, w8
  40d5dc:	str	x4, [sp, #248]
  40d5e0:	str	w8, [sp, #244]
  40d5e4:	bl	40bb8c <ferror@plt+0x912c>
  40d5e8:	ldr	x9, [sp, #280]
  40d5ec:	ldr	x6, [x9, #16]
  40d5f0:	ldr	x10, [x9, #24]
  40d5f4:	str	w0, [sp, #240]
  40d5f8:	mov	x0, x10
  40d5fc:	ldr	w1, [sp, #244]
  40d600:	str	x6, [sp, #232]
  40d604:	bl	40bb8c <ferror@plt+0x912c>
  40d608:	ldr	x9, [sp, #280]
  40d60c:	ldr	x10, [x9, #24]
  40d610:	adrp	x11, 411000 <ferror@plt+0xe5a0>
  40d614:	add	x11, x11, #0xe9b
  40d618:	str	w0, [sp, #228]
  40d61c:	mov	x0, x11
  40d620:	ldr	w1, [sp, #272]
  40d624:	ldr	x2, [sp, #264]
  40d628:	ldr	w3, [sp, #260]
  40d62c:	ldr	x4, [sp, #248]
  40d630:	ldr	w5, [sp, #240]
  40d634:	ldr	x6, [sp, #232]
  40d638:	ldr	w7, [sp, #228]
  40d63c:	mov	x11, sp
  40d640:	str	x10, [x11]
  40d644:	bl	402980 <printf@plt>
  40d648:	ldr	x9, [sp, #1432]
  40d64c:	mov	x0, x9
  40d650:	ldr	w1, [sp, #292]
  40d654:	bl	40b214 <ferror@plt+0x87b4>
  40d658:	add	x9, sp, #0x230
  40d65c:	str	x0, [sp, #560]
  40d660:	ldr	x0, [sp, #1416]
  40d664:	ldr	w1, [sp, #276]
  40d668:	str	x9, [sp, #216]
  40d66c:	bl	40b214 <ferror@plt+0x87b4>
  40d670:	ldr	x9, [sp, #216]
  40d674:	str	x0, [x9, #8]
  40d678:	ldr	x0, [sp, #1432]
  40d67c:	ldr	x1, [sp, #1416]
  40d680:	bl	40dc94 <ferror@plt+0xb234>
  40d684:	ldr	x9, [sp, #216]
  40d688:	str	x0, [x9, #16]
  40d68c:	ldr	x10, [sp, #1248]
  40d690:	ldr	w8, [x10, #16]
  40d694:	mov	w10, w8
  40d698:	mov	x11, #0xc                   	// #12
  40d69c:	mul	x10, x11, x10
  40d6a0:	adrp	x11, 411000 <ferror@plt+0xe5a0>
  40d6a4:	add	x11, x11, #0xfd0
  40d6a8:	add	x0, x11, x10
  40d6ac:	bl	402a10 <gettext@plt>
  40d6b0:	ldr	x9, [sp, #216]
  40d6b4:	str	x0, [x9, #24]
  40d6b8:	ldr	x0, [sp, #560]
  40d6bc:	ldr	w1, [sp, #244]
  40d6c0:	bl	40bb8c <ferror@plt+0x912c>
  40d6c4:	ldr	x2, [sp, #560]
  40d6c8:	ldr	x9, [sp, #216]
  40d6cc:	ldr	x10, [x9, #8]
  40d6d0:	str	w0, [sp, #212]
  40d6d4:	mov	x0, x10
  40d6d8:	ldr	w1, [sp, #244]
  40d6dc:	str	x2, [sp, #200]
  40d6e0:	bl	40bb8c <ferror@plt+0x912c>
  40d6e4:	ldr	x9, [sp, #216]
  40d6e8:	ldr	x4, [x9, #8]
  40d6ec:	ldr	x10, [x9, #16]
  40d6f0:	str	w0, [sp, #196]
  40d6f4:	mov	x0, x10
  40d6f8:	mov	w1, #0x5                   	// #5
  40d6fc:	str	x4, [sp, #184]
  40d700:	bl	40bb8c <ferror@plt+0x912c>
  40d704:	ldr	x9, [sp, #216]
  40d708:	ldr	x6, [x9, #16]
  40d70c:	ldr	x10, [x9, #24]
  40d710:	ldrb	w8, [sp, #1175]
  40d714:	mov	w12, #0xb                   	// #11
  40d718:	tst	w8, #0x1
  40d71c:	ldr	w8, [sp, #276]
  40d720:	csel	w1, w12, w8, ne  // ne = any
  40d724:	str	w0, [sp, #180]
  40d728:	mov	x0, x10
  40d72c:	str	x6, [sp, #168]
  40d730:	bl	40bb8c <ferror@plt+0x912c>
  40d734:	ldr	x9, [sp, #216]
  40d738:	ldr	x10, [x9, #24]
  40d73c:	adrp	x11, 411000 <ferror@plt+0xe5a0>
  40d740:	add	x11, x11, #0xf7b
  40d744:	str	w0, [sp, #164]
  40d748:	mov	x0, x11
  40d74c:	ldr	w1, [sp, #212]
  40d750:	ldr	x2, [sp, #200]
  40d754:	ldr	w3, [sp, #196]
  40d758:	ldr	x4, [sp, #184]
  40d75c:	ldr	w5, [sp, #180]
  40d760:	ldr	x6, [sp, #168]
  40d764:	ldr	w7, [sp, #164]
  40d768:	mov	x11, sp
  40d76c:	str	x10, [x11]
  40d770:	bl	402980 <printf@plt>
  40d774:	ldrb	w8, [sp, #1175]
  40d778:	tbnz	w8, #0, 40d780 <ferror@plt+0xad20>
  40d77c:	b	40d8e8 <ferror@plt+0xae88>
  40d780:	ldr	x8, [sp, #1424]
  40d784:	add	x9, sp, #0x278
  40d788:	ldr	w10, [sp, #632]
  40d78c:	mov	w11, w10
  40d790:	subs	x8, x8, x11
  40d794:	ldr	x11, [sp, #1248]
  40d798:	ldr	w0, [x11, #16]
  40d79c:	str	x9, [sp, #152]
  40d7a0:	str	x8, [sp, #144]
  40d7a4:	bl	402680 <lzma_check_size@plt>
  40d7a8:	ldr	x8, [sp, #144]
  40d7ac:	subs	x9, x8, w0, uxtw
  40d7b0:	str	x9, [sp, #552]
  40d7b4:	add	x9, sp, #0x1f8
  40d7b8:	adrp	x11, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40d7bc:	add	x11, x11, #0xb74
  40d7c0:	str	x11, [sp, #504]
  40d7c4:	ldr	w10, [sp, #632]
  40d7c8:	mov	w0, w10
  40d7cc:	mov	w10, wzr
  40d7d0:	mov	w1, w10
  40d7d4:	str	x9, [sp, #136]
  40d7d8:	bl	40b214 <ferror@plt+0x87b4>
  40d7dc:	ldr	x8, [sp, #136]
  40d7e0:	str	x0, [x8, #8]
  40d7e4:	ldr	x9, [sp, #152]
  40d7e8:	add	x11, x9, #0x4
  40d7ec:	str	x11, [x8, #16]
  40d7f0:	ldr	x0, [sp, #552]
  40d7f4:	mov	w1, #0x1                   	// #1
  40d7f8:	bl	40b214 <ferror@plt+0x87b4>
  40d7fc:	ldr	x8, [sp, #136]
  40d800:	str	x0, [x8, #24]
  40d804:	ldr	x0, [sp, #648]
  40d808:	bl	40b1e8 <ferror@plt+0x8788>
  40d80c:	mov	w1, #0x2                   	// #2
  40d810:	bl	40b214 <ferror@plt+0x87b4>
  40d814:	ldr	x8, [sp, #136]
  40d818:	str	x0, [x8, #32]
  40d81c:	ldr	x9, [sp, #152]
  40d820:	add	x11, x9, #0x18
  40d824:	str	x11, [x8, #40]
  40d828:	ldr	w1, [sp, #628]
  40d82c:	ldr	x2, [sp, #504]
  40d830:	ldr	x0, [x8, #8]
  40d834:	mov	w10, #0x6                   	// #6
  40d838:	str	w1, [sp, #132]
  40d83c:	mov	w1, w10
  40d840:	str	x2, [sp, #120]
  40d844:	bl	40bb8c <ferror@plt+0x912c>
  40d848:	ldr	x8, [sp, #136]
  40d84c:	ldr	x4, [x8, #8]
  40d850:	ldr	x5, [x8, #16]
  40d854:	ldr	x9, [x8, #24]
  40d858:	str	w0, [sp, #116]
  40d85c:	mov	x0, x9
  40d860:	mov	w1, #0xf                   	// #15
  40d864:	str	x4, [sp, #104]
  40d868:	str	x5, [sp, #96]
  40d86c:	bl	40bb8c <ferror@plt+0x912c>
  40d870:	ldr	x8, [sp, #136]
  40d874:	ldr	x7, [x8, #24]
  40d878:	ldr	x9, [x8, #32]
  40d87c:	str	w0, [sp, #92]
  40d880:	mov	x0, x9
  40d884:	mov	w1, #0x7                   	// #7
  40d888:	str	x7, [sp, #80]
  40d88c:	bl	40bb8c <ferror@plt+0x912c>
  40d890:	ldr	x8, [sp, #136]
  40d894:	ldr	x9, [x8, #32]
  40d898:	ldr	x11, [x8, #40]
  40d89c:	adrp	x12, 411000 <ferror@plt+0xe5a0>
  40d8a0:	add	x12, x12, #0xf8e
  40d8a4:	str	w0, [sp, #76]
  40d8a8:	mov	x0, x12
  40d8ac:	ldr	w1, [sp, #132]
  40d8b0:	ldr	x2, [sp, #120]
  40d8b4:	ldr	w3, [sp, #116]
  40d8b8:	ldr	x4, [sp, #104]
  40d8bc:	ldr	x5, [sp, #96]
  40d8c0:	ldr	w6, [sp, #92]
  40d8c4:	ldr	x7, [sp, #80]
  40d8c8:	mov	x12, sp
  40d8cc:	ldr	w10, [sp, #76]
  40d8d0:	str	w10, [x12]
  40d8d4:	mov	x12, sp
  40d8d8:	str	x9, [x12, #8]
  40d8dc:	mov	x9, sp
  40d8e0:	str	x11, [x9, #16]
  40d8e4:	bl	402980 <printf@plt>
  40d8e8:	mov	w0, #0xa                   	// #10
  40d8ec:	bl	4029b0 <putchar@plt>
  40d8f0:	b	40d4d8 <ferror@plt+0xaa78>
  40d8f4:	ldrb	w8, [sp, #1175]
  40d8f8:	tbnz	w8, #0, 40d900 <ferror@plt+0xaea0>
  40d8fc:	b	40d9d0 <ferror@plt+0xaf70>
  40d900:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40d904:	add	x0, x0, #0xba8
  40d908:	bl	402a10 <gettext@plt>
  40d90c:	ldur	x8, [x29, #-16]
  40d910:	ldr	x8, [x8, #16]
  40d914:	str	x0, [sp, #64]
  40d918:	mov	x0, x8
  40d91c:	bl	40b1e8 <ferror@plt+0x8788>
  40d920:	mov	w9, wzr
  40d924:	mov	w1, w9
  40d928:	bl	40b214 <ferror@plt+0x87b4>
  40d92c:	ldr	x2, [sp, #64]
  40d930:	str	x0, [sp, #56]
  40d934:	mov	x0, x2
  40d938:	ldr	x1, [sp, #56]
  40d93c:	bl	402980 <printf@plt>
  40d940:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40d944:	add	x8, x8, #0xbc6
  40d948:	mov	x0, x8
  40d94c:	bl	402a10 <gettext@plt>
  40d950:	ldur	x8, [x29, #-16]
  40d954:	ldrb	w9, [x8, #24]
  40d958:	str	x0, [sp, #48]
  40d95c:	tbnz	w9, #0, 40d964 <ferror@plt+0xaf04>
  40d960:	b	40d978 <ferror@plt+0xaf18>
  40d964:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40d968:	add	x0, x0, #0xbe0
  40d96c:	bl	402a10 <gettext@plt>
  40d970:	str	x0, [sp, #40]
  40d974:	b	40d988 <ferror@plt+0xaf28>
  40d978:	adrp	x0, 411000 <ferror@plt+0xe5a0>
  40d97c:	add	x0, x0, #0xbe4
  40d980:	bl	402a10 <gettext@plt>
  40d984:	str	x0, [sp, #40]
  40d988:	ldr	x8, [sp, #40]
  40d98c:	ldr	x0, [sp, #48]
  40d990:	mov	x1, x8
  40d994:	bl	402980 <printf@plt>
  40d998:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40d99c:	add	x8, x8, #0xbe7
  40d9a0:	mov	x0, x8
  40d9a4:	bl	402a10 <gettext@plt>
  40d9a8:	ldur	x8, [x29, #-16]
  40d9ac:	ldr	w9, [x8, #28]
  40d9b0:	str	x0, [sp, #32]
  40d9b4:	mov	w0, w9
  40d9b8:	bl	40df80 <ferror@plt+0xb520>
  40d9bc:	ldr	x1, [sp, #32]
  40d9c0:	str	x0, [sp, #24]
  40d9c4:	mov	x0, x1
  40d9c8:	ldr	x1, [sp, #24]
  40d9cc:	bl	402980 <printf@plt>
  40d9d0:	mov	w8, wzr
  40d9d4:	and	w8, w8, #0x1
  40d9d8:	sturb	w8, [x29, #-1]
  40d9dc:	ldurb	w8, [x29, #-1]
  40d9e0:	and	w0, w8, #0x1
  40d9e4:	add	sp, sp, #0x630
  40d9e8:	ldr	x28, [sp, #16]
  40d9ec:	ldp	x29, x30, [sp], #32
  40d9f0:	ret
  40d9f4:	sub	sp, sp, #0x20
  40d9f8:	stp	x29, x30, [sp, #16]
  40d9fc:	add	x29, sp, #0x10
  40da00:	adrp	x8, 423000 <ferror@plt+0x205a0>
  40da04:	add	x8, x8, #0x420
  40da08:	str	x0, [sp, #8]
  40da0c:	ldr	x9, [x8]
  40da10:	add	x9, x9, #0x1
  40da14:	str	x9, [x8]
  40da18:	ldr	x9, [sp, #8]
  40da1c:	ldr	x0, [x9]
  40da20:	str	x8, [sp]
  40da24:	bl	402440 <lzma_index_stream_count@plt>
  40da28:	ldr	x8, [sp]
  40da2c:	ldr	x9, [x8, #8]
  40da30:	add	x9, x9, x0
  40da34:	str	x9, [x8, #8]
  40da38:	ldr	x9, [sp, #8]
  40da3c:	ldr	x0, [x9]
  40da40:	bl	402a20 <lzma_index_block_count@plt>
  40da44:	ldr	x8, [sp]
  40da48:	ldr	x9, [x8, #16]
  40da4c:	add	x9, x9, x0
  40da50:	str	x9, [x8, #16]
  40da54:	ldr	x9, [sp, #8]
  40da58:	ldr	x0, [x9]
  40da5c:	bl	402570 <lzma_index_file_size@plt>
  40da60:	ldr	x8, [sp]
  40da64:	ldr	x9, [x8, #24]
  40da68:	add	x9, x9, x0
  40da6c:	str	x9, [x8, #24]
  40da70:	ldr	x9, [sp, #8]
  40da74:	ldr	x0, [x9]
  40da78:	bl	4028e0 <lzma_index_uncompressed_size@plt>
  40da7c:	ldr	x8, [sp]
  40da80:	ldr	x9, [x8, #32]
  40da84:	add	x9, x9, x0
  40da88:	str	x9, [x8, #32]
  40da8c:	ldr	x9, [sp, #8]
  40da90:	ldr	x9, [x9, #8]
  40da94:	ldr	x10, [x8, #40]
  40da98:	add	x9, x10, x9
  40da9c:	str	x9, [x8, #40]
  40daa0:	ldr	x9, [sp, #8]
  40daa4:	ldr	x0, [x9]
  40daa8:	bl	4028c0 <lzma_index_checks@plt>
  40daac:	ldr	x8, [sp]
  40dab0:	ldr	w11, [x8, #56]
  40dab4:	orr	w11, w11, w0
  40dab8:	str	w11, [x8, #56]
  40dabc:	ldr	x9, [x8, #48]
  40dac0:	ldr	x10, [sp, #8]
  40dac4:	ldr	x10, [x10, #16]
  40dac8:	cmp	x9, x10
  40dacc:	b.cs	40dae0 <ferror@plt+0xb080>  // b.hs, b.nlast
  40dad0:	ldr	x8, [sp, #8]
  40dad4:	ldr	x8, [x8, #16]
  40dad8:	ldr	x9, [sp]
  40dadc:	str	x8, [x9, #48]
  40dae0:	ldr	x8, [sp]
  40dae4:	ldr	w9, [x8, #60]
  40dae8:	ldr	x10, [sp, #8]
  40daec:	ldr	w11, [x10, #28]
  40daf0:	cmp	w9, w11
  40daf4:	b.cs	40db08 <ferror@plt+0xb0a8>  // b.hs, b.nlast
  40daf8:	ldr	x8, [sp, #8]
  40dafc:	ldr	w9, [x8, #28]
  40db00:	ldr	x8, [sp]
  40db04:	str	w9, [x8, #60]
  40db08:	ldr	x8, [sp, #8]
  40db0c:	ldrb	w9, [x8, #24]
  40db10:	mov	w10, #0x1                   	// #1
  40db14:	and	w9, w9, #0x1
  40db18:	ldr	x8, [sp]
  40db1c:	ldrb	w11, [x8, #64]
  40db20:	and	w11, w11, #0x1
  40db24:	tst	w11, w9
  40db28:	cset	w9, ne  // ne = any
  40db2c:	and	w9, w9, w10
  40db30:	strb	w9, [x8, #64]
  40db34:	ldp	x29, x30, [sp, #16]
  40db38:	add	sp, sp, #0x20
  40db3c:	ret
  40db40:	sub	sp, sp, #0x60
  40db44:	stp	x29, x30, [sp, #80]
  40db48:	add	x29, sp, #0x50
  40db4c:	mov	w8, #0x1                   	// #1
  40db50:	stur	x0, [x29, #-8]
  40db54:	stur	w1, [x29, #-12]
  40db58:	and	w8, w2, w8
  40db5c:	sturb	w8, [x29, #-13]
  40db60:	ldur	w8, [x29, #-12]
  40db64:	cbnz	w8, 40db70 <ferror@plt+0xb110>
  40db68:	mov	w8, #0x1                   	// #1
  40db6c:	stur	w8, [x29, #-12]
  40db70:	ldur	x8, [x29, #-8]
  40db74:	stur	x8, [x29, #-24]
  40db78:	mov	x8, #0x400                 	// #1024
  40db7c:	stur	x8, [x29, #-32]
  40db80:	ldurb	w9, [x29, #-13]
  40db84:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40db88:	add	x8, x8, #0xb48
  40db8c:	adrp	x10, 411000 <ferror@plt+0xe5a0>
  40db90:	add	x10, x10, #0x396
  40db94:	tst	w9, #0x1
  40db98:	csel	x8, x10, x8, ne  // ne = any
  40db9c:	str	x8, [sp, #40]
  40dba0:	mov	w9, #0x0                   	// #0
  40dba4:	strb	w9, [sp, #39]
  40dba8:	str	xzr, [sp, #24]
  40dbac:	ldr	x8, [sp, #24]
  40dbb0:	cmp	x8, #0xf
  40dbb4:	b.hi	40dc88 <ferror@plt+0xb228>  // b.pmore
  40dbb8:	ldur	w8, [x29, #-12]
  40dbbc:	ldr	x9, [sp, #24]
  40dbc0:	mov	w10, #0x1                   	// #1
  40dbc4:	lsl	w9, w10, w9
  40dbc8:	and	w8, w8, w9
  40dbcc:	cbz	w8, 40dc78 <ferror@plt+0xb218>
  40dbd0:	ldrb	w8, [sp, #39]
  40dbd4:	tbnz	w8, #0, 40dbdc <ferror@plt+0xb17c>
  40dbd8:	b	40dbe8 <ferror@plt+0xb188>
  40dbdc:	ldr	x8, [sp, #40]
  40dbe0:	str	x8, [sp, #16]
  40dbe4:	b	40dbf4 <ferror@plt+0xb194>
  40dbe8:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  40dbec:	add	x8, x8, #0xdd4
  40dbf0:	str	x8, [sp, #16]
  40dbf4:	ldr	x8, [sp, #16]
  40dbf8:	adrp	x9, 423000 <ferror@plt+0x205a0>
  40dbfc:	add	x9, x9, #0x49c
  40dc00:	ldrb	w10, [x9]
  40dc04:	str	x8, [sp, #8]
  40dc08:	tbnz	w10, #0, 40dc10 <ferror@plt+0xb1b0>
  40dc0c:	b	40dc30 <ferror@plt+0xb1d0>
  40dc10:	ldr	x8, [sp, #24]
  40dc14:	mov	x9, #0xc                   	// #12
  40dc18:	mul	x8, x9, x8
  40dc1c:	adrp	x9, 411000 <ferror@plt+0xe5a0>
  40dc20:	add	x9, x9, #0xfd0
  40dc24:	add	x8, x9, x8
  40dc28:	str	x8, [sp]
  40dc2c:	b	40dc50 <ferror@plt+0xb1f0>
  40dc30:	ldr	x8, [sp, #24]
  40dc34:	mov	x9, #0xc                   	// #12
  40dc38:	mul	x8, x9, x8
  40dc3c:	adrp	x9, 411000 <ferror@plt+0xe5a0>
  40dc40:	add	x9, x9, #0xfd0
  40dc44:	add	x0, x9, x8
  40dc48:	bl	402a10 <gettext@plt>
  40dc4c:	str	x0, [sp]
  40dc50:	ldr	x8, [sp]
  40dc54:	sub	x0, x29, #0x18
  40dc58:	sub	x1, x29, #0x20
  40dc5c:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40dc60:	add	x2, x2, #0xb4a
  40dc64:	ldr	x3, [sp, #8]
  40dc68:	mov	x4, x8
  40dc6c:	bl	40b60c <ferror@plt+0x8bac>
  40dc70:	mov	w9, #0x1                   	// #1
  40dc74:	strb	w9, [sp, #39]
  40dc78:	ldr	x8, [sp, #24]
  40dc7c:	add	x8, x8, #0x1
  40dc80:	str	x8, [sp, #24]
  40dc84:	b	40dbac <ferror@plt+0xb14c>
  40dc88:	ldp	x29, x30, [sp, #80]
  40dc8c:	add	sp, sp, #0x60
  40dc90:	ret
  40dc94:	sub	sp, sp, #0x40
  40dc98:	stp	x29, x30, [sp, #48]
  40dc9c:	add	x29, sp, #0x30
  40dca0:	stur	x0, [x29, #-16]
  40dca4:	str	x1, [sp, #24]
  40dca8:	ldr	x8, [sp, #24]
  40dcac:	cbnz	x8, 40dcc0 <ferror@plt+0xb260>
  40dcb0:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40dcb4:	add	x8, x8, #0xb4f
  40dcb8:	stur	x8, [x29, #-8]
  40dcbc:	b	40dd3c <ferror@plt+0xb2dc>
  40dcc0:	ldur	x8, [x29, #-16]
  40dcc4:	ucvtf	d0, x8
  40dcc8:	ldr	x8, [sp, #24]
  40dccc:	ucvtf	d1, x8
  40dcd0:	fdiv	d0, d0, d1
  40dcd4:	str	d0, [sp, #16]
  40dcd8:	ldr	d0, [sp, #16]
  40dcdc:	mov	x8, #0x6873                	// #26739
  40dce0:	movk	x8, #0xed91, lsl #16
  40dce4:	movk	x8, #0xff7c, lsl #32
  40dce8:	movk	x8, #0x4023, lsl #48
  40dcec:	fmov	d1, x8
  40dcf0:	fcmp	d0, d1
  40dcf4:	cset	w9, gt
  40dcf8:	tbnz	w9, #0, 40dd00 <ferror@plt+0xb2a0>
  40dcfc:	b	40dd10 <ferror@plt+0xb2b0>
  40dd00:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40dd04:	add	x8, x8, #0xb4f
  40dd08:	stur	x8, [x29, #-8]
  40dd0c:	b	40dd3c <ferror@plt+0xb2dc>
  40dd10:	ldr	d0, [sp, #16]
  40dd14:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40dd18:	add	x8, x8, #0xb44
  40dd1c:	mov	x0, x8
  40dd20:	mov	x1, #0x10                  	// #16
  40dd24:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40dd28:	add	x2, x2, #0x323
  40dd2c:	str	x8, [sp, #8]
  40dd30:	bl	402540 <snprintf@plt>
  40dd34:	ldr	x8, [sp, #8]
  40dd38:	stur	x8, [x29, #-8]
  40dd3c:	ldur	x0, [x29, #-8]
  40dd40:	ldp	x29, x30, [sp, #48]
  40dd44:	add	sp, sp, #0x40
  40dd48:	ret
  40dd4c:	stp	x29, x30, [sp, #-32]!
  40dd50:	str	x28, [sp, #16]
  40dd54:	mov	x29, sp
  40dd58:	sub	sp, sp, #0x4f0
  40dd5c:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40dd60:	add	x8, x8, #0xc07
  40dd64:	mov	w9, wzr
  40dd68:	adrp	x10, 411000 <ferror@plt+0xe5a0>
  40dd6c:	add	x10, x10, #0xc21
  40dd70:	adrp	x11, 411000 <ferror@plt+0xe5a0>
  40dd74:	add	x11, x11, #0xc3b
  40dd78:	mov	w12, #0x4                   	// #4
  40dd7c:	adrp	x13, 411000 <ferror@plt+0xe5a0>
  40dd80:	add	x13, x13, #0xc55
  40dd84:	adrp	x14, 411000 <ferror@plt+0xe5a0>
  40dd88:	add	x14, x14, #0xc6f
  40dd8c:	adrp	x15, 411000 <ferror@plt+0xe5a0>
  40dd90:	add	x15, x15, #0xc89
  40dd94:	adrp	x16, 411000 <ferror@plt+0xe5a0>
  40dd98:	add	x16, x16, #0xca3
  40dd9c:	add	x17, sp, #0xc0
  40dda0:	stur	x0, [x29, #-8]
  40dda4:	stur	x1, [x29, #-16]
  40dda8:	stur	x2, [x29, #-24]
  40ddac:	stur	x3, [x29, #-32]
  40ddb0:	stur	w4, [x29, #-36]
  40ddb4:	stur	x5, [x29, #-48]
  40ddb8:	ldur	w1, [x29, #-36]
  40ddbc:	mov	x0, x17
  40ddc0:	mov	w18, #0x1                   	// #1
  40ddc4:	and	w2, w18, #0x1
  40ddc8:	str	x8, [sp, #184]
  40ddcc:	str	w9, [sp, #180]
  40ddd0:	str	x10, [sp, #168]
  40ddd4:	str	x11, [sp, #160]
  40ddd8:	str	w12, [sp, #156]
  40dddc:	str	x13, [sp, #144]
  40dde0:	str	x14, [sp, #136]
  40dde4:	str	x15, [sp, #128]
  40dde8:	str	x16, [sp, #120]
  40ddec:	str	x17, [sp, #112]
  40ddf0:	str	w18, [sp, #108]
  40ddf4:	bl	40db40 <ferror@plt+0xb0e0>
  40ddf8:	ldr	x0, [sp, #184]
  40ddfc:	bl	402a10 <gettext@plt>
  40de00:	ldur	x8, [x29, #-8]
  40de04:	str	x0, [sp, #96]
  40de08:	mov	x0, x8
  40de0c:	ldr	w1, [sp, #180]
  40de10:	bl	40b214 <ferror@plt+0x87b4>
  40de14:	ldr	x3, [sp, #96]
  40de18:	str	x0, [sp, #88]
  40de1c:	mov	x0, x3
  40de20:	ldr	x1, [sp, #88]
  40de24:	bl	402980 <printf@plt>
  40de28:	ldr	x8, [sp, #168]
  40de2c:	mov	x0, x8
  40de30:	bl	402a10 <gettext@plt>
  40de34:	ldur	x8, [x29, #-16]
  40de38:	str	x0, [sp, #80]
  40de3c:	mov	x0, x8
  40de40:	ldr	w1, [sp, #180]
  40de44:	bl	40b214 <ferror@plt+0x87b4>
  40de48:	ldr	x3, [sp, #80]
  40de4c:	str	x0, [sp, #72]
  40de50:	mov	x0, x3
  40de54:	ldr	x1, [sp, #72]
  40de58:	bl	402980 <printf@plt>
  40de5c:	ldr	x8, [sp, #160]
  40de60:	mov	x0, x8
  40de64:	bl	402a10 <gettext@plt>
  40de68:	ldur	x8, [x29, #-24]
  40de6c:	str	x0, [sp, #64]
  40de70:	mov	x0, x8
  40de74:	ldr	w1, [sp, #180]
  40de78:	ldr	w2, [sp, #156]
  40de7c:	ldr	w9, [sp, #108]
  40de80:	and	w3, w9, #0x1
  40de84:	ldr	w4, [sp, #180]
  40de88:	bl	40b394 <ferror@plt+0x8934>
  40de8c:	ldr	x5, [sp, #64]
  40de90:	str	x0, [sp, #56]
  40de94:	mov	x0, x5
  40de98:	ldr	x1, [sp, #56]
  40de9c:	bl	402980 <printf@plt>
  40dea0:	ldr	x8, [sp, #144]
  40dea4:	mov	x0, x8
  40dea8:	bl	402a10 <gettext@plt>
  40deac:	ldur	x8, [x29, #-32]
  40deb0:	str	x0, [sp, #48]
  40deb4:	mov	x0, x8
  40deb8:	ldr	w1, [sp, #180]
  40debc:	ldr	w2, [sp, #156]
  40dec0:	ldr	w9, [sp, #108]
  40dec4:	and	w3, w9, #0x1
  40dec8:	ldr	w4, [sp, #180]
  40decc:	bl	40b394 <ferror@plt+0x8934>
  40ded0:	ldr	x5, [sp, #48]
  40ded4:	str	x0, [sp, #40]
  40ded8:	mov	x0, x5
  40dedc:	ldr	x1, [sp, #40]
  40dee0:	bl	402980 <printf@plt>
  40dee4:	ldr	x8, [sp, #136]
  40dee8:	mov	x0, x8
  40deec:	bl	402a10 <gettext@plt>
  40def0:	ldur	x8, [x29, #-24]
  40def4:	ldur	x1, [x29, #-32]
  40def8:	str	x0, [sp, #32]
  40defc:	mov	x0, x8
  40df00:	bl	40dc94 <ferror@plt+0xb234>
  40df04:	ldr	x1, [sp, #32]
  40df08:	str	x0, [sp, #24]
  40df0c:	mov	x0, x1
  40df10:	ldr	x1, [sp, #24]
  40df14:	bl	402980 <printf@plt>
  40df18:	ldr	x8, [sp, #128]
  40df1c:	mov	x0, x8
  40df20:	bl	402a10 <gettext@plt>
  40df24:	ldr	x1, [sp, #112]
  40df28:	bl	402980 <printf@plt>
  40df2c:	ldr	x8, [sp, #120]
  40df30:	mov	x0, x8
  40df34:	bl	402a10 <gettext@plt>
  40df38:	ldur	x8, [x29, #-48]
  40df3c:	str	x0, [sp, #16]
  40df40:	mov	x0, x8
  40df44:	ldr	w1, [sp, #180]
  40df48:	ldr	w2, [sp, #156]
  40df4c:	ldr	w9, [sp, #108]
  40df50:	and	w3, w9, #0x1
  40df54:	ldr	w4, [sp, #180]
  40df58:	bl	40b394 <ferror@plt+0x8934>
  40df5c:	ldr	x5, [sp, #16]
  40df60:	str	x0, [sp, #8]
  40df64:	mov	x0, x5
  40df68:	ldr	x1, [sp, #8]
  40df6c:	bl	402980 <printf@plt>
  40df70:	add	sp, sp, #0x4f0
  40df74:	ldr	x28, [sp, #16]
  40df78:	ldp	x29, x30, [sp], #32
  40df7c:	ret
  40df80:	sub	sp, sp, #0x40
  40df84:	stp	x29, x30, [sp, #48]
  40df88:	add	x29, sp, #0x30
  40df8c:	mov	w8, #0x9680                	// #38528
  40df90:	movk	w8, #0x98, lsl #16
  40df94:	mov	w9, #0x2710                	// #10000
  40df98:	mov	w10, #0xa                   	// #10
  40df9c:	stur	w0, [x29, #-4]
  40dfa0:	ldur	w11, [x29, #-4]
  40dfa4:	udiv	w11, w11, w8
  40dfa8:	stur	w11, [x29, #-8]
  40dfac:	ldur	w11, [x29, #-8]
  40dfb0:	mul	w8, w11, w8
  40dfb4:	ldur	w11, [x29, #-4]
  40dfb8:	subs	w8, w11, w8
  40dfbc:	stur	w8, [x29, #-4]
  40dfc0:	ldur	w8, [x29, #-4]
  40dfc4:	udiv	w8, w8, w9
  40dfc8:	stur	w8, [x29, #-12]
  40dfcc:	ldur	w8, [x29, #-12]
  40dfd0:	mul	w8, w8, w9
  40dfd4:	ldur	w9, [x29, #-4]
  40dfd8:	subs	w8, w9, w8
  40dfdc:	stur	w8, [x29, #-4]
  40dfe0:	ldur	w8, [x29, #-4]
  40dfe4:	udiv	w8, w8, w10
  40dfe8:	stur	w8, [x29, #-16]
  40dfec:	ldur	w8, [x29, #-16]
  40dff0:	mul	w8, w8, w10
  40dff4:	ldur	w9, [x29, #-4]
  40dff8:	subs	w8, w9, w8
  40dffc:	stur	w8, [x29, #-4]
  40e000:	ldur	w8, [x29, #-4]
  40e004:	cbnz	w8, 40e018 <ferror@plt+0xb5b8>
  40e008:	adrp	x8, 411000 <ferror@plt+0xe5a0>
  40e00c:	add	x8, x8, #0xcbd
  40e010:	str	x8, [sp, #16]
  40e014:	b	40e038 <ferror@plt+0xb5d8>
  40e018:	ldur	w8, [x29, #-4]
  40e01c:	adrp	x9, 40f000 <ferror@plt+0xc5a0>
  40e020:	add	x9, x9, #0xdd4
  40e024:	adrp	x10, 411000 <ferror@plt+0xe5a0>
  40e028:	add	x10, x10, #0xcc3
  40e02c:	cmp	w8, #0x1
  40e030:	csel	x9, x10, x9, eq  // eq = none
  40e034:	str	x9, [sp, #16]
  40e038:	ldr	x8, [sp, #16]
  40e03c:	str	x8, [sp, #24]
  40e040:	ldur	w3, [x29, #-8]
  40e044:	ldur	w4, [x29, #-12]
  40e048:	ldur	w5, [x29, #-16]
  40e04c:	ldr	x6, [sp, #24]
  40e050:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40e054:	add	x8, x8, #0xb54
  40e058:	mov	x0, x8
  40e05c:	mov	x1, #0x20                  	// #32
  40e060:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40e064:	add	x2, x2, #0xcc8
  40e068:	str	x8, [sp, #8]
  40e06c:	bl	402540 <snprintf@plt>
  40e070:	ldr	x8, [sp, #8]
  40e074:	mov	x0, x8
  40e078:	ldp	x29, x30, [sp, #48]
  40e07c:	add	sp, sp, #0x40
  40e080:	ret
  40e084:	sub	sp, sp, #0x40
  40e088:	stp	x29, x30, [sp, #48]
  40e08c:	add	x29, sp, #0x30
  40e090:	stur	x0, [x29, #-16]
  40e094:	str	x1, [sp, #24]
  40e098:	str	x2, [sp, #16]
  40e09c:	str	x3, [sp, #8]
  40e0a0:	ldur	x0, [x29, #-16]
  40e0a4:	ldr	x1, [sp, #24]
  40e0a8:	ldr	x2, [sp, #16]
  40e0ac:	ldr	x3, [sp, #8]
  40e0b0:	bl	40e110 <ferror@plt+0xb6b0>
  40e0b4:	tbnz	w0, #0, 40e0bc <ferror@plt+0xb65c>
  40e0b8:	b	40e0cc <ferror@plt+0xb66c>
  40e0bc:	mov	w8, #0x1                   	// #1
  40e0c0:	and	w8, w8, #0x1
  40e0c4:	sturb	w8, [x29, #-1]
  40e0c8:	b	40e0fc <ferror@plt+0xb69c>
  40e0cc:	ldur	x0, [x29, #-16]
  40e0d0:	ldr	x1, [sp, #24]
  40e0d4:	bl	40e5b4 <ferror@plt+0xbb54>
  40e0d8:	tbnz	w0, #0, 40e0e0 <ferror@plt+0xb680>
  40e0dc:	b	40e0f0 <ferror@plt+0xb690>
  40e0e0:	mov	w8, #0x1                   	// #1
  40e0e4:	and	w8, w8, #0x1
  40e0e8:	sturb	w8, [x29, #-1]
  40e0ec:	b	40e0fc <ferror@plt+0xb69c>
  40e0f0:	mov	w8, wzr
  40e0f4:	and	w8, w8, #0x1
  40e0f8:	sturb	w8, [x29, #-1]
  40e0fc:	ldurb	w8, [x29, #-1]
  40e100:	and	w0, w8, #0x1
  40e104:	ldp	x29, x30, [sp, #48]
  40e108:	add	sp, sp, #0x40
  40e10c:	ret
  40e110:	stp	x29, x30, [sp, #-32]!
  40e114:	str	x28, [sp, #16]
  40e118:	mov	x29, sp
  40e11c:	sub	sp, sp, #0x2, lsl #12
  40e120:	sub	sp, sp, #0x1c0
  40e124:	sub	x8, x29, #0x1
  40e128:	stur	x0, [x29, #-16]
  40e12c:	stur	x1, [x29, #-24]
  40e130:	stur	x2, [x29, #-32]
  40e134:	stur	x3, [x29, #-40]
  40e138:	ldur	x9, [x29, #-24]
  40e13c:	ldr	x9, [x9, #184]
  40e140:	ldur	x10, [x29, #-24]
  40e144:	ldr	x10, [x10]
  40e148:	ldr	w0, [x10, #16]
  40e14c:	str	x8, [sp, #80]
  40e150:	str	x9, [sp, #72]
  40e154:	bl	402680 <lzma_check_size@plt>
  40e158:	ldr	x8, [sp, #72]
  40e15c:	subs	x9, x8, w0, uxtw
  40e160:	cmp	x9, #0x400
  40e164:	b.cs	40e194 <ferror@plt+0xb734>  // b.hs, b.nlast
  40e168:	ldur	x8, [x29, #-24]
  40e16c:	ldr	x8, [x8, #184]
  40e170:	ldur	x9, [x29, #-24]
  40e174:	ldr	x9, [x9]
  40e178:	ldr	w0, [x9, #16]
  40e17c:	str	x8, [sp, #64]
  40e180:	bl	402680 <lzma_check_size@plt>
  40e184:	ldr	x8, [sp, #64]
  40e188:	subs	x9, x8, w0, uxtw
  40e18c:	str	x9, [sp, #56]
  40e190:	b	40e19c <ferror@plt+0xb73c>
  40e194:	mov	x8, #0x400                 	// #1024
  40e198:	str	x8, [sp, #56]
  40e19c:	ldr	x8, [sp, #56]
  40e1a0:	stur	w8, [x29, #-44]
  40e1a4:	ldur	x0, [x29, #-16]
  40e1a8:	ldur	w8, [x29, #-44]
  40e1ac:	mov	w2, w8
  40e1b0:	ldur	x9, [x29, #-24]
  40e1b4:	ldr	x3, [x9, #128]
  40e1b8:	add	x1, sp, #0x190
  40e1bc:	bl	406c7c <ferror@plt+0x421c>
  40e1c0:	tbnz	w0, #0, 40e1c8 <ferror@plt+0xb768>
  40e1c4:	b	40e1dc <ferror@plt+0xb77c>
  40e1c8:	mov	w8, #0x1                   	// #1
  40e1cc:	and	w8, w8, #0x1
  40e1d0:	ldr	x9, [sp, #80]
  40e1d4:	strb	w8, [x9]
  40e1d8:	b	40e594 <ferror@plt+0xbb34>
  40e1dc:	ldrb	w8, [sp, #400]
  40e1e0:	cbnz	w8, 40e1e8 <ferror@plt+0xb788>
  40e1e4:	b	40e554 <ferror@plt+0xbaf4>
  40e1e8:	add	x8, sp, #0x70
  40e1ec:	str	wzr, [sp, #112]
  40e1f0:	ldur	x9, [x29, #-24]
  40e1f4:	ldr	x9, [x9]
  40e1f8:	ldr	w10, [x9, #16]
  40e1fc:	str	w10, [sp, #120]
  40e200:	add	x9, sp, #0x140
  40e204:	str	x9, [x8, #32]
  40e208:	ldrb	w10, [sp, #400]
  40e20c:	add	w10, w10, #0x1
  40e210:	mov	w11, #0x4                   	// #4
  40e214:	mul	w10, w10, w11
  40e218:	str	w10, [sp, #116]
  40e21c:	ldr	w10, [sp, #116]
  40e220:	ldur	w11, [x29, #-44]
  40e224:	cmp	w10, w11
  40e228:	b.ls	40e230 <ferror@plt+0xb7d0>  // b.plast
  40e22c:	b	40e554 <ferror@plt+0xbaf4>
  40e230:	add	x0, sp, #0x70
  40e234:	mov	x8, xzr
  40e238:	mov	x1, x8
  40e23c:	add	x2, sp, #0x190
  40e240:	bl	4027a0 <lzma_block_header_decode@plt>
  40e244:	str	w0, [sp, #52]
  40e248:	cbz	w0, 40e270 <ferror@plt+0xb810>
  40e24c:	b	40e250 <ferror@plt+0xb7f0>
  40e250:	ldr	w8, [sp, #52]
  40e254:	cmp	w8, #0x8
  40e258:	b.eq	40e274 <ferror@plt+0xb814>  // b.none
  40e25c:	b	40e260 <ferror@plt+0xb800>
  40e260:	ldr	w8, [sp, #52]
  40e264:	cmp	w8, #0x9
  40e268:	b.eq	40e2b8 <ferror@plt+0xb858>  // b.none
  40e26c:	b	40e2bc <ferror@plt+0xb85c>
  40e270:	b	40e2c0 <ferror@plt+0xb860>
  40e274:	ldur	x8, [x29, #-16]
  40e278:	ldr	x1, [x8]
  40e27c:	mov	w0, #0x8                   	// #8
  40e280:	str	x1, [sp, #40]
  40e284:	bl	408f1c <ferror@plt+0x64bc>
  40e288:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  40e28c:	add	x8, x8, #0xec
  40e290:	str	x0, [sp, #32]
  40e294:	mov	x0, x8
  40e298:	ldr	x1, [sp, #40]
  40e29c:	ldr	x2, [sp, #32]
  40e2a0:	bl	408d78 <ferror@plt+0x6318>
  40e2a4:	mov	w9, #0x1                   	// #1
  40e2a8:	and	w9, w9, #0x1
  40e2ac:	ldr	x8, [sp, #80]
  40e2b0:	strb	w9, [x8]
  40e2b4:	b	40e594 <ferror@plt+0xbb34>
  40e2b8:	b	40e554 <ferror@plt+0xbaf4>
  40e2bc:	bl	408f04 <ferror@plt+0x64a4>
  40e2c0:	ldr	x8, [sp, #128]
  40e2c4:	mov	x9, #0xffffffffffffffff    	// #-1
  40e2c8:	mov	w10, #0x2d                  	// #45
  40e2cc:	mov	w11, #0x63                  	// #99
  40e2d0:	cmp	x8, x9
  40e2d4:	csel	w11, w11, w10, ne  // ne = any
  40e2d8:	ldur	x8, [x29, #-32]
  40e2dc:	strb	w11, [x8, #4]
  40e2e0:	ldr	x8, [sp, #136]
  40e2e4:	mov	w11, #0x75                  	// #117
  40e2e8:	cmp	x8, x9
  40e2ec:	csel	w10, w11, w10, ne  // ne = any
  40e2f0:	ldur	x8, [x29, #-32]
  40e2f4:	strb	w10, [x8, #5]
  40e2f8:	ldur	x8, [x29, #-32]
  40e2fc:	mov	w10, #0x0                   	// #0
  40e300:	strb	w10, [x8, #6]
  40e304:	ldr	x8, [sp, #128]
  40e308:	mov	w10, #0x0                   	// #0
  40e30c:	cmp	x8, x9
  40e310:	str	w10, [sp, #28]
  40e314:	b.eq	40e32c <ferror@plt+0xb8cc>  // b.none
  40e318:	ldr	x8, [sp, #136]
  40e31c:	mov	x9, #0xffffffffffffffff    	// #-1
  40e320:	cmp	x8, x9
  40e324:	cset	w10, ne  // ne = any
  40e328:	str	w10, [sp, #28]
  40e32c:	ldr	w8, [sp, #28]
  40e330:	mov	w9, #0x1                   	// #1
  40e334:	and	w8, w8, #0x1
  40e338:	ldur	x10, [x29, #-40]
  40e33c:	ldrb	w11, [x10, #24]
  40e340:	and	w11, w11, #0x1
  40e344:	tst	w11, w8
  40e348:	cset	w8, ne  // ne = any
  40e34c:	and	w8, w8, w9
  40e350:	strb	w8, [x10, #24]
  40e354:	ldur	x10, [x29, #-24]
  40e358:	ldr	x1, [x10, #176]
  40e35c:	add	x0, sp, #0x70
  40e360:	bl	4024d0 <lzma_block_compressed_size@plt>
  40e364:	str	w0, [sp, #24]
  40e368:	cbz	w0, 40e380 <ferror@plt+0xb920>
  40e36c:	b	40e370 <ferror@plt+0xb910>
  40e370:	ldr	w8, [sp, #24]
  40e374:	cmp	w8, #0x9
  40e378:	b.eq	40e3a8 <ferror@plt+0xb948>  // b.none
  40e37c:	b	40e3fc <ferror@plt+0xb99c>
  40e380:	ldr	x8, [sp, #136]
  40e384:	mov	x9, #0xffffffffffffffff    	// #-1
  40e388:	cmp	x8, x9
  40e38c:	b.eq	40e3a4 <ferror@plt+0xb944>  // b.none
  40e390:	ldr	x8, [sp, #136]
  40e394:	ldur	x9, [x29, #-24]
  40e398:	ldr	x9, [x9, #168]
  40e39c:	cmp	x8, x9
  40e3a0:	b.ne	40e3a8 <ferror@plt+0xb948>  // b.any
  40e3a4:	b	40e400 <ferror@plt+0xb9a0>
  40e3a8:	str	xzr, [sp, #104]
  40e3ac:	ldr	x8, [sp, #104]
  40e3b0:	mov	x9, #0x10                  	// #16
  40e3b4:	mul	x8, x9, x8
  40e3b8:	add	x9, sp, #0x140
  40e3bc:	ldr	x8, [x9, x8]
  40e3c0:	mov	x9, #0xffffffffffffffff    	// #-1
  40e3c4:	cmp	x8, x9
  40e3c8:	b.eq	40e3f8 <ferror@plt+0xb998>  // b.none
  40e3cc:	ldr	x8, [sp, #104]
  40e3d0:	mov	x9, #0x10                  	// #16
  40e3d4:	mul	x8, x9, x8
  40e3d8:	add	x9, sp, #0x140
  40e3dc:	add	x8, x9, x8
  40e3e0:	ldr	x0, [x8, #8]
  40e3e4:	bl	402820 <free@plt>
  40e3e8:	ldr	x8, [sp, #104]
  40e3ec:	add	x8, x8, #0x1
  40e3f0:	str	x8, [sp, #104]
  40e3f4:	b	40e3ac <ferror@plt+0xb94c>
  40e3f8:	b	40e554 <ferror@plt+0xbaf4>
  40e3fc:	bl	408f04 <ferror@plt+0x64a4>
  40e400:	ldr	w8, [sp, #116]
  40e404:	ldur	x9, [x29, #-32]
  40e408:	str	w8, [x9]
  40e40c:	ldr	x9, [sp, #128]
  40e410:	ldur	x10, [x29, #-32]
  40e414:	str	x9, [x10, #8]
  40e418:	add	x0, sp, #0x140
  40e41c:	bl	402690 <lzma_raw_decoder_memusage@plt>
  40e420:	ldur	x9, [x29, #-32]
  40e424:	str	x0, [x9, #16]
  40e428:	ldur	x9, [x29, #-40]
  40e42c:	ldr	x9, [x9, #16]
  40e430:	ldur	x10, [x29, #-32]
  40e434:	ldr	x10, [x10, #16]
  40e438:	cmp	x9, x10
  40e43c:	b.cs	40e450 <ferror@plt+0xb9f0>  // b.hs, b.nlast
  40e440:	ldur	x8, [x29, #-32]
  40e444:	ldr	x8, [x8, #16]
  40e448:	ldur	x9, [x29, #-40]
  40e44c:	str	x8, [x9, #16]
  40e450:	str	xzr, [sp, #96]
  40e454:	ldr	x8, [sp, #96]
  40e458:	add	x8, x8, #0x1
  40e45c:	mov	x9, #0x10                  	// #16
  40e460:	mul	x8, x9, x8
  40e464:	add	x9, sp, #0x140
  40e468:	ldr	x8, [x9, x8]
  40e46c:	mov	x9, #0xffffffffffffffff    	// #-1
  40e470:	cmp	x8, x9
  40e474:	b.eq	40e488 <ferror@plt+0xba28>  // b.none
  40e478:	ldr	x8, [sp, #96]
  40e47c:	add	x8, x8, #0x1
  40e480:	str	x8, [sp, #96]
  40e484:	b	40e454 <ferror@plt+0xb9f4>
  40e488:	ldr	x8, [sp, #96]
  40e48c:	mov	x9, #0x10                  	// #16
  40e490:	mul	x8, x9, x8
  40e494:	add	x9, sp, #0x140
  40e498:	ldr	x8, [x9, x8]
  40e49c:	cmp	x8, #0x21
  40e4a0:	b.ne	40e4d8 <ferror@plt+0xba78>  // b.any
  40e4a4:	ldur	x8, [x29, #-24]
  40e4a8:	ldr	x8, [x8, #168]
  40e4ac:	cbnz	x8, 40e4d8 <ferror@plt+0xba78>
  40e4b0:	ldur	x8, [x29, #-40]
  40e4b4:	ldr	w9, [x8, #28]
  40e4b8:	mov	w10, #0xf096                	// #61590
  40e4bc:	movk	w10, #0x2fa, lsl #16
  40e4c0:	cmp	w9, w10
  40e4c4:	b.cs	40e4d8 <ferror@plt+0xba78>  // b.hs, b.nlast
  40e4c8:	ldur	x8, [x29, #-40]
  40e4cc:	mov	w9, #0xf096                	// #61590
  40e4d0:	movk	w9, #0x2fa, lsl #16
  40e4d4:	str	w9, [x8, #28]
  40e4d8:	ldur	x8, [x29, #-32]
  40e4dc:	add	x0, x8, #0x18
  40e4e0:	add	x1, sp, #0x140
  40e4e4:	mov	w9, wzr
  40e4e8:	and	w2, w9, #0x1
  40e4ec:	bl	40918c <ferror@plt+0x672c>
  40e4f0:	str	xzr, [sp, #88]
  40e4f4:	ldr	x8, [sp, #88]
  40e4f8:	mov	x9, #0x10                  	// #16
  40e4fc:	mul	x8, x9, x8
  40e500:	add	x9, sp, #0x140
  40e504:	ldr	x8, [x9, x8]
  40e508:	mov	x9, #0xffffffffffffffff    	// #-1
  40e50c:	cmp	x8, x9
  40e510:	b.eq	40e540 <ferror@plt+0xbae0>  // b.none
  40e514:	ldr	x8, [sp, #88]
  40e518:	mov	x9, #0x10                  	// #16
  40e51c:	mul	x8, x9, x8
  40e520:	add	x9, sp, #0x140
  40e524:	add	x8, x9, x8
  40e528:	ldr	x0, [x8, #8]
  40e52c:	bl	402820 <free@plt>
  40e530:	ldr	x8, [sp, #88]
  40e534:	add	x8, x8, #0x1
  40e538:	str	x8, [sp, #88]
  40e53c:	b	40e4f4 <ferror@plt+0xba94>
  40e540:	mov	w8, wzr
  40e544:	and	w8, w8, #0x1
  40e548:	ldr	x9, [sp, #80]
  40e54c:	strb	w8, [x9]
  40e550:	b	40e594 <ferror@plt+0xbb34>
  40e554:	ldur	x8, [x29, #-16]
  40e558:	ldr	x1, [x8]
  40e55c:	mov	w0, #0x9                   	// #9
  40e560:	str	x1, [sp, #16]
  40e564:	bl	408f1c <ferror@plt+0x64bc>
  40e568:	adrp	x8, 40f000 <ferror@plt+0xc5a0>
  40e56c:	add	x8, x8, #0xec
  40e570:	str	x0, [sp, #8]
  40e574:	mov	x0, x8
  40e578:	ldr	x1, [sp, #16]
  40e57c:	ldr	x2, [sp, #8]
  40e580:	bl	408d78 <ferror@plt+0x6318>
  40e584:	mov	w9, #0x1                   	// #1
  40e588:	and	w9, w9, #0x1
  40e58c:	ldr	x8, [sp, #80]
  40e590:	strb	w9, [x8]
  40e594:	ldr	x8, [sp, #80]
  40e598:	ldrb	w9, [x8]
  40e59c:	and	w0, w9, #0x1
  40e5a0:	add	sp, sp, #0x2, lsl #12
  40e5a4:	add	sp, sp, #0x1c0
  40e5a8:	ldr	x28, [sp, #16]
  40e5ac:	ldp	x29, x30, [sp], #32
  40e5b0:	ret
  40e5b4:	stp	x29, x30, [sp, #-32]!
  40e5b8:	str	x28, [sp, #16]
  40e5bc:	mov	x29, sp
  40e5c0:	sub	sp, sp, #0x2, lsl #12
  40e5c4:	sub	sp, sp, #0x40
  40e5c8:	sub	x8, x29, #0x1
  40e5cc:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3b70>
  40e5d0:	add	x9, x9, #0xb74
  40e5d4:	stur	x0, [x29, #-16]
  40e5d8:	stur	x1, [x29, #-24]
  40e5dc:	ldur	x10, [x29, #-24]
  40e5e0:	ldr	x10, [x10]
  40e5e4:	ldr	w11, [x10, #16]
  40e5e8:	str	x8, [sp, #8]
  40e5ec:	str	x9, [sp]
  40e5f0:	cbnz	w11, 40e61c <ferror@plt+0xbbbc>
  40e5f4:	ldr	x0, [sp]
  40e5f8:	mov	x1, #0x81                  	// #129
  40e5fc:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40e600:	add	x2, x2, #0xb4f
  40e604:	bl	402540 <snprintf@plt>
  40e608:	mov	w8, wzr
  40e60c:	and	w8, w8, #0x1
  40e610:	ldr	x9, [sp, #8]
  40e614:	strb	w8, [x9]
  40e618:	b	40e740 <ferror@plt+0xbce0>
  40e61c:	ldur	x8, [x29, #-24]
  40e620:	ldr	x8, [x8]
  40e624:	ldr	w0, [x8, #16]
  40e628:	bl	402680 <lzma_check_size@plt>
  40e62c:	stur	w0, [x29, #-28]
  40e630:	ldur	x8, [x29, #-24]
  40e634:	ldr	x8, [x8, #128]
  40e638:	ldur	x9, [x29, #-24]
  40e63c:	ldr	x9, [x9, #184]
  40e640:	add	x8, x8, x9
  40e644:	ldur	w10, [x29, #-28]
  40e648:	mov	w9, w10
  40e64c:	subs	x8, x8, x9
  40e650:	stur	x8, [x29, #-40]
  40e654:	ldur	x0, [x29, #-16]
  40e658:	ldur	w10, [x29, #-28]
  40e65c:	mov	w2, w10
  40e660:	ldur	x3, [x29, #-40]
  40e664:	add	x1, sp, #0x18
  40e668:	bl	406c7c <ferror@plt+0x421c>
  40e66c:	tbnz	w0, #0, 40e674 <ferror@plt+0xbc14>
  40e670:	b	40e688 <ferror@plt+0xbc28>
  40e674:	mov	w8, #0x1                   	// #1
  40e678:	and	w8, w8, #0x1
  40e67c:	ldr	x9, [sp, #8]
  40e680:	strb	w8, [x9]
  40e684:	b	40e740 <ferror@plt+0xbce0>
  40e688:	ldur	w8, [x29, #-28]
  40e68c:	cmp	w8, #0x4
  40e690:	b.ne	40e6b0 <ferror@plt+0xbc50>  // b.any
  40e694:	ldr	w3, [sp, #24]
  40e698:	ldr	x0, [sp]
  40e69c:	mov	x1, #0x81                  	// #129
  40e6a0:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40e6a4:	add	x2, x2, #0xdad
  40e6a8:	bl	402540 <snprintf@plt>
  40e6ac:	b	40e730 <ferror@plt+0xbcd0>
  40e6b0:	ldur	w8, [x29, #-28]
  40e6b4:	cmp	w8, #0x8
  40e6b8:	b.ne	40e6d8 <ferror@plt+0xbc78>  // b.any
  40e6bc:	ldr	x3, [sp, #24]
  40e6c0:	ldr	x0, [sp]
  40e6c4:	mov	x1, #0x81                  	// #129
  40e6c8:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40e6cc:	add	x2, x2, #0xdb2
  40e6d0:	bl	402540 <snprintf@plt>
  40e6d4:	b	40e730 <ferror@plt+0xbcd0>
  40e6d8:	str	xzr, [sp, #16]
  40e6dc:	ldr	x8, [sp, #16]
  40e6e0:	ldur	w9, [x29, #-28]
  40e6e4:	mov	w10, w9
  40e6e8:	cmp	x8, x10
  40e6ec:	b.cs	40e730 <ferror@plt+0xbcd0>  // b.hs, b.nlast
  40e6f0:	ldr	x8, [sp, #16]
  40e6f4:	mov	x9, #0x2                   	// #2
  40e6f8:	mul	x8, x8, x9
  40e6fc:	ldr	x9, [sp]
  40e700:	add	x0, x9, x8
  40e704:	ldr	x8, [sp, #16]
  40e708:	add	x10, sp, #0x18
  40e70c:	ldrb	w3, [x10, x8]
  40e710:	mov	x1, #0x3                   	// #3
  40e714:	adrp	x2, 411000 <ferror@plt+0xe5a0>
  40e718:	add	x2, x2, #0xdb9
  40e71c:	bl	402540 <snprintf@plt>
  40e720:	ldr	x8, [sp, #16]
  40e724:	add	x8, x8, #0x1
  40e728:	str	x8, [sp, #16]
  40e72c:	b	40e6dc <ferror@plt+0xbc7c>
  40e730:	mov	w8, wzr
  40e734:	and	w8, w8, #0x1
  40e738:	ldr	x9, [sp, #8]
  40e73c:	strb	w8, [x9]
  40e740:	ldr	x8, [sp, #8]
  40e744:	ldrb	w9, [x8]
  40e748:	and	w0, w9, #0x1
  40e74c:	add	sp, sp, #0x2, lsl #12
  40e750:	add	sp, sp, #0x40
  40e754:	ldr	x28, [sp, #16]
  40e758:	ldp	x29, x30, [sp], #32
  40e75c:	ret
  40e760:	stp	x29, x30, [sp, #-64]!
  40e764:	mov	x29, sp
  40e768:	stp	x19, x20, [sp, #16]
  40e76c:	adrp	x20, 422000 <ferror@plt+0x1f5a0>
  40e770:	add	x20, x20, #0xdd0
  40e774:	stp	x21, x22, [sp, #32]
  40e778:	adrp	x21, 422000 <ferror@plt+0x1f5a0>
  40e77c:	add	x21, x21, #0xdc8
  40e780:	sub	x20, x20, x21
  40e784:	mov	w22, w0
  40e788:	stp	x23, x24, [sp, #48]
  40e78c:	mov	x23, x1
  40e790:	mov	x24, x2
  40e794:	bl	402378 <lzma_index_total_size@plt-0x38>
  40e798:	cmp	xzr, x20, asr #3
  40e79c:	b.eq	40e7c8 <ferror@plt+0xbd68>  // b.none
  40e7a0:	asr	x20, x20, #3
  40e7a4:	mov	x19, #0x0                   	// #0
  40e7a8:	ldr	x3, [x21, x19, lsl #3]
  40e7ac:	mov	x2, x24
  40e7b0:	add	x19, x19, #0x1
  40e7b4:	mov	x1, x23
  40e7b8:	mov	w0, w22
  40e7bc:	blr	x3
  40e7c0:	cmp	x20, x19
  40e7c4:	b.ne	40e7a8 <ferror@plt+0xbd48>  // b.any
  40e7c8:	ldp	x19, x20, [sp, #16]
  40e7cc:	ldp	x21, x22, [sp, #32]
  40e7d0:	ldp	x23, x24, [sp, #48]
  40e7d4:	ldp	x29, x30, [sp], #64
  40e7d8:	ret
  40e7dc:	nop
  40e7e0:	ret
  40e7e4:	nop
  40e7e8:	mov	x2, x1
  40e7ec:	mov	x1, x0
  40e7f0:	mov	w0, #0x0                   	// #0
  40e7f4:	b	4029c0 <__xstat@plt>
  40e7f8:	mov	x2, x1
  40e7fc:	mov	w1, w0
  40e800:	mov	w0, #0x0                   	// #0
  40e804:	b	4028f0 <__fxstat@plt>
  40e808:	mov	x2, x1
  40e80c:	mov	x1, x0
  40e810:	mov	w0, #0x0                   	// #0
  40e814:	b	402880 <__lxstat@plt>

Disassembly of section .fini:

000000000040e818 <.fini>:
  40e818:	stp	x29, x30, [sp, #-16]!
  40e81c:	mov	x29, sp
  40e820:	ldp	x29, x30, [sp], #16
  40e824:	ret
