$comment
	File created using the following command:
		vcd file aula05_3.msim.vcd -direction
$end
$date
	Mon Sep 18 21:47:40 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula05_3_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & PC_OUT [8] $end
$var wire 1 ' PC_OUT [7] $end
$var wire 1 ( PC_OUT [6] $end
$var wire 1 ) PC_OUT [5] $end
$var wire 1 * PC_OUT [4] $end
$var wire 1 + PC_OUT [3] $end
$var wire 1 , PC_OUT [2] $end
$var wire 1 - PC_OUT [1] $end
$var wire 1 . PC_OUT [0] $end
$var wire 1 / SinaisControleOut [11] $end
$var wire 1 0 SinaisControleOut [10] $end
$var wire 1 1 SinaisControleOut [9] $end
$var wire 1 2 SinaisControleOut [8] $end
$var wire 1 3 SinaisControleOut [7] $end
$var wire 1 4 SinaisControleOut [6] $end
$var wire 1 5 SinaisControleOut [5] $end
$var wire 1 6 SinaisControleOut [4] $end
$var wire 1 7 SinaisControleOut [3] $end
$var wire 1 8 SinaisControleOut [2] $end
$var wire 1 9 SinaisControleOut [1] $end
$var wire 1 : SinaisControleOut [0] $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var wire 1 > devoe $end
$var wire 1 ? devclrn $end
$var wire 1 @ devpor $end
$var wire 1 A ww_devoe $end
$var wire 1 B ww_devclrn $end
$var wire 1 C ww_devpor $end
$var wire 1 D ww_CLOCK_50 $end
$var wire 1 E ww_KEY [3] $end
$var wire 1 F ww_KEY [2] $end
$var wire 1 G ww_KEY [1] $end
$var wire 1 H ww_KEY [0] $end
$var wire 1 I ww_PC_OUT [8] $end
$var wire 1 J ww_PC_OUT [7] $end
$var wire 1 K ww_PC_OUT [6] $end
$var wire 1 L ww_PC_OUT [5] $end
$var wire 1 M ww_PC_OUT [4] $end
$var wire 1 N ww_PC_OUT [3] $end
$var wire 1 O ww_PC_OUT [2] $end
$var wire 1 P ww_PC_OUT [1] $end
$var wire 1 Q ww_PC_OUT [0] $end
$var wire 1 R ww_SinaisControleOut [11] $end
$var wire 1 S ww_SinaisControleOut [10] $end
$var wire 1 T ww_SinaisControleOut [9] $end
$var wire 1 U ww_SinaisControleOut [8] $end
$var wire 1 V ww_SinaisControleOut [7] $end
$var wire 1 W ww_SinaisControleOut [6] $end
$var wire 1 X ww_SinaisControleOut [5] $end
$var wire 1 Y ww_SinaisControleOut [4] $end
$var wire 1 Z ww_SinaisControleOut [3] $end
$var wire 1 [ ww_SinaisControleOut [2] $end
$var wire 1 \ ww_SinaisControleOut [1] $end
$var wire 1 ] ww_SinaisControleOut [0] $end
$var wire 1 ^ \CLOCK_50~input_o\ $end
$var wire 1 _ \KEY[1]~input_o\ $end
$var wire 1 ` \KEY[2]~input_o\ $end
$var wire 1 a \KEY[3]~input_o\ $end
$var wire 1 b \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 c \KEY[0]~input_o\ $end
$var wire 1 d \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 e \incrementaPC|Add0~1_sumout\ $end
$var wire 1 f \incrementaPC|Add0~14\ $end
$var wire 1 g \incrementaPC|Add0~17_sumout\ $end
$var wire 1 h \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 i \ROM1|memROM~3_combout\ $end
$var wire 1 j \incrementaPC|Add0~18\ $end
$var wire 1 k \incrementaPC|Add0~21_sumout\ $end
$var wire 1 l \MUX_PC|saida_MUX[5]~5_combout\ $end
$var wire 1 m \incrementaPC|Add0~22\ $end
$var wire 1 n \incrementaPC|Add0~25_sumout\ $end
$var wire 1 o \MUX_PC|saida_MUX[6]~6_combout\ $end
$var wire 1 p \PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 q \incrementaPC|Add0~26\ $end
$var wire 1 r \incrementaPC|Add0~29_sumout\ $end
$var wire 1 s \MUX_PC|saida_MUX[7]~7_combout\ $end
$var wire 1 t \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 u \RAM1|process_0~0_combout\ $end
$var wire 1 v \incrementaPC|Add0~30\ $end
$var wire 1 w \incrementaPC|Add0~33_sumout\ $end
$var wire 1 x \MUX_PC|saida_MUX[8]~8_combout\ $end
$var wire 1 y \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 z \PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 { \ROM1|memROM~1_combout\ $end
$var wire 1 | \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 } \ROM1|memROM~0_combout\ $end
$var wire 1 ~ \ROM1|memROM~4_combout\ $end
$var wire 1 !! \UC1|saida~5_combout\ $end
$var wire 1 "! \MUX_PC|saida_MUX[4]~4_combout\ $end
$var wire 1 #! \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 $! \ROM1|memROM~11_combout\ $end
$var wire 1 %! \ROM1|memROM~6_combout\ $end
$var wire 1 &! \incrementaPC|Add0~2\ $end
$var wire 1 '! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 (! \MUX_PC|saida_MUX[1]~1_combout\ $end
$var wire 1 )! \incrementaPC|Add0~6\ $end
$var wire 1 *! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 +! \ROM1|memROM~7_combout\ $end
$var wire 1 ,! \MUX_PC|saida_MUX[2]~2_combout\ $end
$var wire 1 -! \incrementaPC|Add0~10\ $end
$var wire 1 .! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 /! \ROM1|memROM~8_combout\ $end
$var wire 1 0! \MUX_PC|saida_MUX[3]~3_combout\ $end
$var wire 1 1! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 2! \ROM1|memROM~2_combout\ $end
$var wire 1 3! \UC1|saida~4_combout\ $end
$var wire 1 4! \UC1|saida[2]~2_combout\ $end
$var wire 1 5! \ZF1|DOUT~0_combout\ $end
$var wire 1 6! \UC1|Equal6~0_combout\ $end
$var wire 1 7! \UC1|saida[5]~3_combout\ $end
$var wire 1 8! \RAM1|ram~27feeder_combout\ $end
$var wire 1 9! \UC1|saida[0]~0_combout\ $end
$var wire 1 :! \ROM1|memROM~10_combout\ $end
$var wire 1 ;! \ROM1|memROM~5_combout\ $end
$var wire 1 <! \RAM1|ram~176_combout\ $end
$var wire 1 =! \RAM1|ram~27_q\ $end
$var wire 1 >! \RAM1|ram~35feeder_combout\ $end
$var wire 1 ?! \RAM1|ram~173_combout\ $end
$var wire 1 @! \RAM1|ram~35_q\ $end
$var wire 1 A! \RAM1|ram~175_combout\ $end
$var wire 1 B! \RAM1|ram~19_q\ $end
$var wire 1 C! \RAM1|ram~174_combout\ $end
$var wire 1 D! \RAM1|ram~43_q\ $end
$var wire 1 E! \RAM1|ram~164_combout\ $end
$var wire 1 F! \RAM1|ram~165_combout\ $end
$var wire 1 G! \ULA1|saida[1]~0_combout\ $end
$var wire 1 H! \ULA1|saida[1]~1_combout\ $end
$var wire 1 I! \ULA1|saida[0]~2_combout\ $end
$var wire 1 J! \RAM1|ram~41_q\ $end
$var wire 1 K! \RAM1|ram~33_q\ $end
$var wire 1 L! \RAM1|ram~17_q\ $end
$var wire 1 M! \RAM1|ram~25_q\ $end
$var wire 1 N! \RAM1|ram~150_combout\ $end
$var wire 1 O! \RAM1|ram~151_combout\ $end
$var wire 1 P! \ULA1|Add0~34_cout\ $end
$var wire 1 Q! \ULA1|Add0~5_sumout\ $end
$var wire 1 R! \ULA1|saida[0]~7_combout\ $end
$var wire 1 S! \ULA1|Add0~6\ $end
$var wire 1 T! \ULA1|Add0~1_sumout\ $end
$var wire 1 U! \ULA1|saida[1]~6_combout\ $end
$var wire 1 V! \RAM1|ram~34_q\ $end
$var wire 1 W! \RAM1|ram~145_combout\ $end
$var wire 1 X! \RAM1|ram~18_q\ $end
$var wire 1 Y! \RAM1|ram~147_combout\ $end
$var wire 1 Z! \RAM1|ram~42_q\ $end
$var wire 1 [! \RAM1|ram~146_combout\ $end
$var wire 1 \! \RAM1|ram~26_q\ $end
$var wire 1 ]! \RAM1|ram~148_combout\ $end
$var wire 1 ^! \RAM1|ram~149_combout\ $end
$var wire 1 _! \ULA1|Add0~2\ $end
$var wire 1 `! \ULA1|Add0~21_sumout\ $end
$var wire 1 a! \ULA1|saida[2]~5_combout\ $end
$var wire 1 b! \ZF1|DOUT~1_combout\ $end
$var wire 1 c! \ULA1|saida[6]~3_combout\ $end
$var wire 1 d! \ULA1|saida[4]~9_combout\ $end
$var wire 1 e! \REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 f! \RAM1|ram~29_q\ $end
$var wire 1 g! \RAM1|ram~21_q\ $end
$var wire 1 h! \RAM1|ram~37_q\ $end
$var wire 1 i! \RAM1|ram~45_q\ $end
$var wire 1 j! \RAM1|ram~157_combout\ $end
$var wire 1 k! \RAM1|ram~158_combout\ $end
$var wire 1 l! \ULA1|Add0~22\ $end
$var wire 1 m! \ULA1|Add0~17_sumout\ $end
$var wire 1 n! \ULA1|saida[3]~4_combout\ $end
$var wire 1 o! \RAM1|ram~44_q\ $end
$var wire 1 p! \RAM1|ram~160_combout\ $end
$var wire 1 q! \RAM1|ram~28feeder_combout\ $end
$var wire 1 r! \RAM1|ram~28_q\ $end
$var wire 1 s! \RAM1|ram~162_combout\ $end
$var wire 1 t! \RAM1|ram~36_q\ $end
$var wire 1 u! \RAM1|ram~159_combout\ $end
$var wire 1 v! \RAM1|ram~20_q\ $end
$var wire 1 w! \RAM1|ram~161_combout\ $end
$var wire 1 x! \RAM1|ram~163_combout\ $end
$var wire 1 y! \ULA1|Add0~18\ $end
$var wire 1 z! \ULA1|Add0~13_sumout\ $end
$var wire 1 {! \ULA1|saida[5]~8_combout\ $end
$var wire 1 |! \RAM1|ram~30_q\ $end
$var wire 1 }! \RAM1|ram~155_combout\ $end
$var wire 1 ~! \RAM1|ram~46_q\ $end
$var wire 1 !" \RAM1|ram~153_combout\ $end
$var wire 1 "" \RAM1|ram~22_q\ $end
$var wire 1 #" \RAM1|ram~154_combout\ $end
$var wire 1 $" \RAM1|ram~38_q\ $end
$var wire 1 %" \RAM1|ram~152_combout\ $end
$var wire 1 &" \RAM1|ram~156_combout\ $end
$var wire 1 '" \ROM1|memROM~9_combout\ $end
$var wire 1 (" \UC1|Equal6~1_combout\ $end
$var wire 1 )" \ULA1|Add0~14\ $end
$var wire 1 *" \ULA1|Add0~9_sumout\ $end
$var wire 1 +" \ZF1|DOUT~2_combout\ $end
$var wire 1 ," \ULA1|saida[7]~10_combout\ $end
$var wire 1 -" \RAM1|ram~40_q\ $end
$var wire 1 ." \RAM1|ram~166_combout\ $end
$var wire 1 /" \RAM1|ram~24_q\ $end
$var wire 1 0" \RAM1|ram~168_combout\ $end
$var wire 1 1" \RAM1|ram~32_q\ $end
$var wire 1 2" \RAM1|ram~169_combout\ $end
$var wire 1 3" \RAM1|ram~48_q\ $end
$var wire 1 4" \RAM1|ram~167_combout\ $end
$var wire 1 5" \RAM1|ram~170_combout\ $end
$var wire 1 6" \ULA1|Add0~10\ $end
$var wire 1 7" \ULA1|Add0~29_sumout\ $end
$var wire 1 8" \ULA1|saida[6]~11_combout\ $end
$var wire 1 9" \RAM1|ram~31_q\ $end
$var wire 1 :" \RAM1|ram~39_q\ $end
$var wire 1 ;" \RAM1|ram~23_q\ $end
$var wire 1 <" \RAM1|ram~47_q\ $end
$var wire 1 =" \RAM1|ram~171_combout\ $end
$var wire 1 >" \RAM1|ram~172_combout\ $end
$var wire 1 ?" \ULA1|Add0~30\ $end
$var wire 1 @" \ULA1|Add0~25_sumout\ $end
$var wire 1 A" \ZF1|DOUT~3_combout\ $end
$var wire 1 B" \ZF1|DOUT~4_combout\ $end
$var wire 1 C" \ZF1|DOUT~q\ $end
$var wire 1 D" \UC1|Equal3~0_combout\ $end
$var wire 1 E" \UC1|Equal4~0_combout\ $end
$var wire 1 F" \LOGDESVIO|saida[1]~0_combout\ $end
$var wire 1 G" \MUX_PC|saida_MUX[0]~0_combout\ $end
$var wire 1 H" \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 I" \UC1|saida[1]~1_combout\ $end
$var wire 1 J" \PC|DOUT\ [8] $end
$var wire 1 K" \PC|DOUT\ [7] $end
$var wire 1 L" \PC|DOUT\ [6] $end
$var wire 1 M" \PC|DOUT\ [5] $end
$var wire 1 N" \PC|DOUT\ [4] $end
$var wire 1 O" \PC|DOUT\ [3] $end
$var wire 1 P" \PC|DOUT\ [2] $end
$var wire 1 Q" \PC|DOUT\ [1] $end
$var wire 1 R" \PC|DOUT\ [0] $end
$var wire 1 S" \REGA|DOUT\ [7] $end
$var wire 1 T" \REGA|DOUT\ [6] $end
$var wire 1 U" \REGA|DOUT\ [5] $end
$var wire 1 V" \REGA|DOUT\ [4] $end
$var wire 1 W" \REGA|DOUT\ [3] $end
$var wire 1 X" \REGA|DOUT\ [2] $end
$var wire 1 Y" \REGA|DOUT\ [1] $end
$var wire 1 Z" \REGA|DOUT\ [0] $end
$var wire 1 [" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 \" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 ]" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 ^" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 _" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 `" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 a" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 b" \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 c" \ZF1|ALT_INV_DOUT~3_combout\ $end
$var wire 1 d" \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 e" \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 f" \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 g" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 h" \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 i" \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 j" \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 k" \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 l" \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 m" \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 n" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 o" \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 p" \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 s" \ULA1|ALT_INV_saida[2]~5_combout\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 v" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 z" \ULA1|ALT_INV_saida[3]~4_combout\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 &# \ZF1|ALT_INV_DOUT~2_combout\ $end
$var wire 1 '# \ULA1|ALT_INV_saida[6]~3_combout\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 ,# \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 3# \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 6# \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 7# \ZF1|ALT_INV_DOUT~1_combout\ $end
$var wire 1 8# \ULA1|ALT_INV_saida[0]~2_combout\ $end
$var wire 1 9# \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 :# \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 ;# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 <# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 =# \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 ># \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 ?# \ULA1|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 @# \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 A# \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 B# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 C# \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 D# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 E# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 F# \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 G# \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 I# \ZF1|ALT_INV_DOUT~0_combout\ $end
$var wire 1 J# \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 K# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 L# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 M# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 N# \LOGDESVIO|ALT_INV_saida[1]~0_combout\ $end
$var wire 1 O# \ZF1|ALT_INV_DOUT~q\ $end
$var wire 1 P# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 Q# \UC1|ALT_INV_Equal4~0_combout\ $end
$var wire 1 R# \UC1|ALT_INV_saida~5_combout\ $end
$var wire 1 S# \UC1|ALT_INV_saida~4_combout\ $end
$var wire 1 T# \UC1|ALT_INV_Equal3~0_combout\ $end
$var wire 1 U# \UC1|ALT_INV_Equal6~0_combout\ $end
$var wire 1 V# \ULA1|ALT_INV_saida[1]~0_combout\ $end
$var wire 1 W# \UC1|ALT_INV_saida[2]~2_combout\ $end
$var wire 1 X# \UC1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 Y# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 Z# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 [# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 \# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 ]# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 ^# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 _# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 `# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 a# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 b# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 c# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 d# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 e# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 f# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 g# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 h# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 i# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 j# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 k# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 l# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 m# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 n# \PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 o# \PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 p# \PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 q# \PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 r# \PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 s# \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 t# \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 u# \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 v# \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 w# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 x# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 y# \UC1|ALT_INV_Equal6~1_combout\ $end
$var wire 1 z# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 {# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 |# \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 }# \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ~# \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 !$ \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 "$ \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 #$ \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 $$ \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 %$ \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 &$ \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0;
1<
x=
1>
1?
1@
1A
1B
1C
xD
x^
x_
x`
xa
xb
1c
1d
1e
0f
0g
0h
1i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
0#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
1l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
1y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
1)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
16"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
1?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
1G"
0H"
0I"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
0V#
1W#
1X#
1Y#
0Z#
1[#
0\#
1]#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
0w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
0&$
x"
x#
x$
1%
xE
xF
xG
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
1b"
1^#
x_#
1`#
1a#
xb#
1c#
1d#
1e#
1f#
0&
0'
0(
0)
0*
0+
0,
0-
0.
1/
00
01
12
03
04
05
06
07
08
09
0:
$end
#20000
0%
0H
0c
0d
#40000
1%
1H
1c
1d
1R"
1H"
0v#
0f#
0e
1&!
0i
1~
0$!
1/!
12!
1:!
0x#
0[#
0K#
1w#
0Y#
1Z#
1&$
1Q
1'!
0G"
1%!
13!
1E"
1;!
0%$
1.
0P#
0Q#
0S#
0M#
1(!
1S
0U
0R
10
02
0/
#60000
0%
0H
0c
0d
#80000
1%
1H
1c
1d
0R"
1|
1Q"
0H"
1v#
0e#
0u#
1f#
0'!
1)!
1e
0&!
1}
1+!
0/!
1K#
0L#
0]#
0&$
1%$
0Q
1P
1'!
0)!
1*!
0(!
1G"
1'"
1D"
0E"
0$$
0%$
0.
1-
0*!
1Q#
0T#
0z#
1(!
1,!
1$$
0,!
0S
1V
13
00
#100000
0%
0H
0c
0d
#120000
1%
1H
1c
1d
1R"
1H"
0v#
0f#
0e
1&!
0}
0~
1/!
02!
0:!
1x#
1[#
0K#
1Y#
1]#
1&$
1Q
0'!
1)!
0G"
0'"
0D"
0;!
1%$
1.
1*!
1P#
1T#
1z#
0(!
0$$
1,!
0V
03
#140000
0%
0H
0c
0d
#160000
1%
1H
1c
1d
1h
0R"
0|
0Q"
1P"
0H"
1v#
0d#
1e#
1u#
1f#
0t#
1'!
0)!
0*!
1-!
1e
0&!
0&$
1$$
0%$
0Q
1O
0P
0'!
1.!
1*!
0-!
1(!
0,!
1G"
0$$
0#$
1%$
0.
0-
1,
0.!
0(!
10!
1,!
1#$
00!
#180000
0%
0H
0c
0d
#200000
1%
1H
1c
1d
1R"
1H"
0v#
0f#
0e
1&!
1~
0+!
1:!
0x#
1L#
0Y#
1&$
1Q
1'!
0G"
16!
17!
0G!
1c!
1("
1;!
0%$
1.
0P#
0y#
0'#
1V#
0U#
1(!
1`!
0l!
1a!
1I!
1Q!
0S!
0m#
08#
0s"
0i#
1X
1W
1T!
0_!
1m!
0y!
1Y
1R!
0j#
0{#
15
14
1z!
0)"
0`!
16
1i#
0k#
1*"
06"
0l#
17"
0?"
0g#
1@"
0h#
#220000
0%
0H
0c
0d
#240000
1%
1H
1c
1d
0R"
1|
1Q"
1X"
1Z"
0H"
1v#
0b"
0`"
0e#
0u#
1f#
1u
0'!
1)!
18!
1>!
1`!
0Q!
1S!
1e
0&!
1}
1+!
0:!
1x#
0L#
0]#
0&$
1m#
0i#
1%$
0J#
0Q
1P
1'!
0)!
0T!
1_!
0*!
1-!
0(!
1G"
06!
07!
19!
1G!
0c!
1'"
0`!
1l!
0a!
0;!
1$$
1{#
0%$
0.
1-
1.!
1`!
1*!
0-!
1P#
1s"
1i#
0z#
1'#
0V#
0X#
1U#
1(!
0,!
0m!
1y!
0$$
0i#
0#$
1n!
1d!
1{!
1+"
1,"
18"
1A"
1A!
0I!
1Q!
0.!
1j#
10!
1a!
1,!
0z!
1)"
1#$
0m#
18#
0c"
0&#
0z"
1]
0X
0W
0n!
1k#
0s"
0Y
00!
0*"
16"
1z"
1:
05
04
0d!
1l#
06
07"
1?"
0{!
0+"
1g#
0@"
1&#
08"
1h#
0,"
0A"
1c"
#260000
0%
0H
0c
0d
#280000
1%
1H
1c
1d
1R"
1B!
1L!
1H"
0v#
0<#
0w"
0f#
1E!
1N!
0e
1&!
1i
0~
1Y#
0Z#
1&$
0:#
0u"
1Q
0'!
1)!
1F!
1O!
0G"
14!
09!
0("
1I"
1%$
1.
0*!
1-!
1y#
1X#
0W#
09#
0t"
0(!
1$$
0`!
0Q!
0A!
1.!
0,!
0#$
1m#
1i#
1\
0]
1[
0a!
0R!
1b!
10!
0:
19
18
07#
1s"
1B"
#300000
0%
0H
0c
0d
#320000
1%
1H
1c
1d
1O"
0h
0R"
0|
0Q"
0P"
11!
1C"
0H"
1v#
0O#
0s#
1d#
1e#
1u#
1f#
1t#
0c#
0.!
1f
1'!
0)!
0u
1*!
0-!
1e
0&!
0i
0}
1~
1$!
12!
0[#
0w#
0Y#
1]#
1Z#
0&$
0$$
1J#
0%$
1#$
0Q
0O
0P
1N
0'!
1.!
0f
0*!
1g
00!
1(!
1,!
1G"
0'"
0%!
04!
1E"
0I"
0"$
1$$
0#$
1%$
0.
0-
0,
1+
0g
0Q#
1W#
1M#
1z#
0(!
10!
0,!
1"!
1"$
0E!
0N!
15!
0b!
0"!
17#
0I#
1:#
1u"
0\
1S
0[
0F!
0O!
09
08
10
19#
1t"
1`!
1Q!
0m#
0i#
1a!
1R!
0s"
#340000
0%
0H
0c
0d
#360000
1%
1H
1c
1d
1R"
1H"
0v#
0f#
0e
1&!
0~
0$!
02!
1[#
1w#
1Y#
1&$
1Q
1'!
0G"
1%!
0E"
0%$
1.
1Q#
0M#
1(!
1E!
1N!
0:#
0u"
0S
1F!
1O!
00
09#
0t"
0`!
0Q!
1m#
1i#
0a!
0R!
1s"
#380000
0%
0H
0c
0d
#400000
1%
1H
1c
1d
0R"
1|
1Q"
0H"
1v#
0e#
0u#
1f#
0'!
1)!
1e
0&!
1~
0+!
1L#
0Y#
0&$
1%$
0Q
1P
1'!
0)!
1*!
0(!
1G"
16!
17!
0G!
1c!
1("
0F!
0O!
0$$
0%$
0.
1-
0*!
19#
1t"
0y#
0'#
1V#
0U#
1(!
1,!
1$$
1a!
1Q!
0,!
0m#
0s"
1X
1W
1Y
15
14
16
#420000
0%
0H
0c
0d
#440000
1%
1H
1c
1d
1R"
0Z"
1H"
0v#
1b"
0f#
1u
0Q!
0e
1&!
1i
1}
0~
1+!
0L#
1Y#
0]#
0Z#
1&$
1m#
0J#
1Q
0'!
1)!
0G"
1'"
14!
06!
07!
1G!
0c!
0("
1I"
1F!
1O!
1`!
0a!
1%$
1.
1*!
1s"
0i#
09#
0t"
1y#
1'#
0V#
1U#
0W#
0z#
0(!
0$$
05!
1b!
0`!
1Q!
0S!
1a!
1,!
0s"
0m#
1i#
07#
1I#
1\
0X
0W
1[
1T!
0_!
0Y
0a!
1R!
0b!
0B"
0{#
19
18
05
04
1`!
0l!
17#
1s"
06
1U!
0i#
1m!
0y!
1a!
0j#
1z!
0)"
0s"
1n!
0k#
1*"
06"
0z"
1d!
1+"
0l#
17"
0?"
0&#
1{!
0g#
1@"
18"
1A"
0h#
0c"
1,"
#460000
0%
0H
0c
0d
#480000
1%
1H
1c
1d
1h
0R"
0|
0Q"
1P"
0C"
0H"
1v#
1O#
0d#
1e#
1u#
1f#
0t#
1'!
0)!
0u
0*!
1-!
1e
0&!
0i
1~
1$!
12!
1:!
0x#
0[#
0w#
0Y#
1Z#
0&$
1$$
1J#
0%$
0Q
1O
0P
0'!
0.!
1f
1*!
0-!
1(!
0,!
1G"
0%!
04!
1D"
0I"
1;!
0$$
1#$
1%$
0.
0-
1,
1.!
0f
1g
0P#
0T#
1W#
1M#
0(!
00!
1,!
0"$
0#$
0E!
0N!
0g
10!
1"!
1"$
1:#
1u"
0\
1V
0[
0F!
0O!
0"!
09
08
13
19#
1t"
0`!
1l!
0Q!
1S!
1m#
1i#
0T!
1_!
0m!
1y!
0a!
0R!
1j#
1{#
0z!
1)"
1`!
1s"
0U!
0n!
0i#
1k#
0*"
16"
1z"
0d!
1a!
1l#
07"
1?"
0s"
0{!
0+"
1g#
0@"
1&#
08"
1h#
0,"
0A"
1c"
#500000
0%
0H
0c
0d
#520000
1%
1H
1c
1d
1R"
1H"
0v#
0f#
0e
1&!
0}
0$!
0+!
0/!
1K#
1L#
1w#
1]#
1&$
1Q
1'!
0G"
0'"
0D"
1E"
1%!
0%$
1.
0M#
0Q#
1T#
1z#
1(!
1S
0V
03
10
#540000
0%
0H
0c
0d
#560000
1%
1H
1c
1d
0R"
1|
1Q"
0H"
1v#
0e#
0u#
1f#
0'!
1)!
1e
0&!
0~
1+!
1/!
02!
0:!
1x#
1[#
0K#
0L#
1Y#
0&$
1%$
0Q
1P
1'!
0)!
0*!
1-!
0(!
1G"
0E"
0;!
1$$
0%$
0.
1-
0.!
1f
1*!
0-!
1P#
1Q#
1(!
0,!
0$$
1#$
1E!
1N!
1.!
0f
1g
00!
1,!
0"$
0#$
0:#
0u"
0S
0g
1F!
1O!
10!
1"!
1"$
00
09#
0t"
0"!
0`!
1Q!
0S!
0m#
1i#
1T!
0_!
0a!
1R!
0{#
1`!
0l!
1s"
1U!
0i#
1m!
0y!
1a!
0j#
1z!
0)"
0s"
1n!
0k#
1*"
06"
0z"
1d!
1+"
0l#
17"
0?"
0&#
1{!
0g#
1@"
18"
1A"
0h#
0c"
1,"
#580000
