// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "10/27/2024 16:13:01"

// 
// Device: Altera 5M240ZM68C4 Package MBGA68
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module singleport8x16_async_ram (
	addr,
	we,
	re,
	data);
input 	[2:0] addr;
input 	we;
input 	re;
inout 	[15:0] data;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \data[0]~0 ;
wire \data[1]~1 ;
wire \data[2]~2 ;
wire \data[3]~3 ;
wire \data[4]~4 ;
wire \data[5]~5 ;
wire \data[6]~6 ;
wire \data[7]~7 ;
wire \data[8]~8 ;
wire \data[9]~9 ;
wire \data[10]~10 ;
wire \data[11]~11 ;
wire \data[12]~12 ;
wire \data[13]~13 ;
wire \data[14]~14 ;
wire \data[15]~15 ;
wire \re~combout ;
wire \we~combout ;
wire \always0~0_combout ;
wire \rtl~6_combout ;
wire \mem~64_combout ;
wire \rtl~5_combout ;
wire \mem~96_combout ;
wire \mem~128_combout ;
wire \rtl~7_combout ;
wire \mem~112_combout ;
wire \rtl~4_combout ;
wire \mem~80_combout ;
wire \mem~129_combout ;
wire \rtl~2_combout ;
wire \mem~0_combout ;
wire \rtl~1_combout ;
wire \mem~16_combout ;
wire \mem~130_combout ;
wire \rtl~3_combout ;
wire \mem~48_combout ;
wire \rtl~0_combout ;
wire \mem~32_combout ;
wire \mem~131_combout ;
wire \mem~132_combout ;
wire \data~32_combout ;
wire \mem~81_combout ;
wire \mem~97_combout ;
wire \mem~65_combout ;
wire \mem~133_combout ;
wire \mem~113_combout ;
wire \mem~134_combout ;
wire \mem~49_combout ;
wire \mem~1_combout ;
wire \mem~17_combout ;
wire \mem~135_combout ;
wire \mem~33_combout ;
wire \mem~136_combout ;
wire \mem~137_combout ;
wire \mem~34_combout ;
wire \mem~18_combout ;
wire \mem~2_combout ;
wire \mem~140_combout ;
wire \mem~50_combout ;
wire \mem~141_combout ;
wire \mem~114_combout ;
wire \mem~82_combout ;
wire \mem~98_combout ;
wire \mem~66_combout ;
wire \mem~138_combout ;
wire \mem~139_combout ;
wire \mem~142_combout ;
wire \mem~3_combout ;
wire \mem~19_combout ;
wire \mem~145_combout ;
wire \mem~51_combout ;
wire \mem~35_combout ;
wire \mem~146_combout ;
wire \mem~115_combout ;
wire \mem~83_combout ;
wire \mem~67_combout ;
wire \mem~99_combout ;
wire \mem~143_combout ;
wire \mem~144_combout ;
wire \mem~147_combout ;
wire \mem~20_combout ;
wire \mem~4_combout ;
wire \mem~150_combout ;
wire \mem~36_combout ;
wire \mem~52_combout ;
wire \mem~151_combout ;
wire \mem~84_combout ;
wire \mem~116_combout ;
wire \mem~100_combout ;
wire \mem~68_combout ;
wire \mem~148_combout ;
wire \mem~149_combout ;
wire \mem~152_combout ;
wire \mem~37_combout ;
wire \mem~53_combout ;
wire \mem~21_combout ;
wire \mem~5_combout ;
wire \mem~155_combout ;
wire \mem~156_combout ;
wire \mem~101_combout ;
wire \mem~69_combout ;
wire \mem~153_combout ;
wire \mem~117_combout ;
wire \mem~85_combout ;
wire \mem~154_combout ;
wire \mem~157_combout ;
wire \mem~118_combout ;
wire \mem~102_combout ;
wire \mem~70_combout ;
wire \mem~158_combout ;
wire \mem~86_combout ;
wire \mem~159_combout ;
wire \mem~6_combout ;
wire \mem~22_combout ;
wire \mem~160_combout ;
wire \mem~54_combout ;
wire \mem~38_combout ;
wire \mem~161_combout ;
wire \mem~162_combout ;
wire \mem~119_combout ;
wire \mem~71_combout ;
wire \mem~103_combout ;
wire \mem~163_combout ;
wire \mem~87_combout ;
wire \mem~164_combout ;
wire \mem~23_combout ;
wire \mem~7_combout ;
wire \mem~165_combout ;
wire \mem~39_combout ;
wire \mem~55_combout ;
wire \mem~166_combout ;
wire \mem~167_combout ;
wire \mem~88_combout ;
wire \mem~120_combout ;
wire \mem~104_combout ;
wire \mem~72_combout ;
wire \mem~168_combout ;
wire \mem~169_combout ;
wire \mem~24_combout ;
wire \mem~8_combout ;
wire \mem~170_combout ;
wire \mem~56_combout ;
wire \mem~40_combout ;
wire \mem~171_combout ;
wire \mem~172_combout ;
wire \mem~89_combout ;
wire \mem~121_combout ;
wire \mem~105_combout ;
wire \mem~73_combout ;
wire \mem~173_combout ;
wire \mem~174_combout ;
wire \mem~41_combout ;
wire \mem~57_combout ;
wire \mem~9_combout ;
wire \mem~25_combout ;
wire \mem~175_combout ;
wire \mem~176_combout ;
wire \mem~177_combout ;
wire \mem~42_combout ;
wire \mem~10_combout ;
wire \mem~26_combout ;
wire \mem~180_combout ;
wire \mem~58_combout ;
wire \mem~181_combout ;
wire \mem~74_combout ;
wire \mem~106_combout ;
wire \mem~178_combout ;
wire \mem~122_combout ;
wire \mem~90_combout ;
wire \mem~179_combout ;
wire \mem~182_combout ;
wire \mem~107_combout ;
wire \mem~75_combout ;
wire \mem~183_combout ;
wire \mem~123_combout ;
wire \mem~91_combout ;
wire \mem~184_combout ;
wire \mem~43_combout ;
wire \mem~59_combout ;
wire \mem~11_combout ;
wire \mem~27_combout ;
wire \mem~185_combout ;
wire \mem~186_combout ;
wire \mem~187_combout ;
wire \mem~12_combout ;
wire \mem~28_combout ;
wire \mem~190_combout ;
wire \mem~44_combout ;
wire \mem~60_combout ;
wire \mem~191_combout ;
wire \mem~124_combout ;
wire \mem~92_combout ;
wire \mem~76_combout ;
wire \mem~108_combout ;
wire \mem~188_combout ;
wire \mem~189_combout ;
wire \mem~192_combout ;
wire \mem~93_combout ;
wire \mem~125_combout ;
wire \mem~77_combout ;
wire \mem~109_combout ;
wire \mem~193_combout ;
wire \mem~194_combout ;
wire \mem~13_combout ;
wire \mem~29_combout ;
wire \mem~195_combout ;
wire \mem~61_combout ;
wire \mem~45_combout ;
wire \mem~196_combout ;
wire \mem~197_combout ;
wire \mem~62_combout ;
wire \mem~30_combout ;
wire \mem~14_combout ;
wire \mem~200_combout ;
wire \mem~46_combout ;
wire \mem~201_combout ;
wire \mem~94_combout ;
wire \mem~126_combout ;
wire \mem~78_combout ;
wire \mem~110_combout ;
wire \mem~198_combout ;
wire \mem~199_combout ;
wire \mem~202_combout ;
wire \mem~79_combout ;
wire \mem~111_combout ;
wire \mem~203_combout ;
wire \mem~95_combout ;
wire \mem~127_combout ;
wire \mem~204_combout ;
wire \mem~63_combout ;
wire \mem~47_combout ;
wire \mem~31_combout ;
wire \mem~15_combout ;
wire \mem~205_combout ;
wire \mem~206_combout ;
wire \mem~207_combout ;
wire [2:0] \addr~combout ;


// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[0]~I (
	.datain(\mem~132_combout ),
	.oe(\data~32_combout ),
	.combout(\data[0]~0 ),
	.padio(data[0]));
// synopsys translate_off
defparam \data[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[1]~I (
	.datain(\mem~137_combout ),
	.oe(\data~32_combout ),
	.combout(\data[1]~1 ),
	.padio(data[1]));
// synopsys translate_off
defparam \data[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[2]~I (
	.datain(\mem~142_combout ),
	.oe(\data~32_combout ),
	.combout(\data[2]~2 ),
	.padio(data[2]));
// synopsys translate_off
defparam \data[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[3]~I (
	.datain(\mem~147_combout ),
	.oe(\data~32_combout ),
	.combout(\data[3]~3 ),
	.padio(data[3]));
// synopsys translate_off
defparam \data[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[4]~I (
	.datain(\mem~152_combout ),
	.oe(\data~32_combout ),
	.combout(\data[4]~4 ),
	.padio(data[4]));
// synopsys translate_off
defparam \data[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[5]~I (
	.datain(\mem~157_combout ),
	.oe(\data~32_combout ),
	.combout(\data[5]~5 ),
	.padio(data[5]));
// synopsys translate_off
defparam \data[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[6]~I (
	.datain(\mem~162_combout ),
	.oe(\data~32_combout ),
	.combout(\data[6]~6 ),
	.padio(data[6]));
// synopsys translate_off
defparam \data[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[7]~I (
	.datain(\mem~167_combout ),
	.oe(\data~32_combout ),
	.combout(\data[7]~7 ),
	.padio(data[7]));
// synopsys translate_off
defparam \data[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[8]~I (
	.datain(\mem~172_combout ),
	.oe(\data~32_combout ),
	.combout(\data[8]~8 ),
	.padio(data[8]));
// synopsys translate_off
defparam \data[8]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[9]~I (
	.datain(\mem~177_combout ),
	.oe(\data~32_combout ),
	.combout(\data[9]~9 ),
	.padio(data[9]));
// synopsys translate_off
defparam \data[9]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[10]~I (
	.datain(\mem~182_combout ),
	.oe(\data~32_combout ),
	.combout(\data[10]~10 ),
	.padio(data[10]));
// synopsys translate_off
defparam \data[10]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[11]~I (
	.datain(\mem~187_combout ),
	.oe(\data~32_combout ),
	.combout(\data[11]~11 ),
	.padio(data[11]));
// synopsys translate_off
defparam \data[11]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[12]~I (
	.datain(\mem~192_combout ),
	.oe(\data~32_combout ),
	.combout(\data[12]~12 ),
	.padio(data[12]));
// synopsys translate_off
defparam \data[12]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[13]~I (
	.datain(\mem~197_combout ),
	.oe(\data~32_combout ),
	.combout(\data[13]~13 ),
	.padio(data[13]));
// synopsys translate_off
defparam \data[13]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[14]~I (
	.datain(\mem~202_combout ),
	.oe(\data~32_combout ),
	.combout(\data[14]~14 ),
	.padio(data[14]));
// synopsys translate_off
defparam \data[14]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \data[15]~I (
	.datain(\mem~207_combout ),
	.oe(\data~32_combout ),
	.combout(\data[15]~15 ),
	.padio(data[15]));
// synopsys translate_off
defparam \data[15]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \addr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\addr~combout [2]),
	.padio(addr[2]));
// synopsys translate_off
defparam \addr[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \re~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\re~combout ),
	.padio(re));
// synopsys translate_off
defparam \re~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \we~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\we~combout ),
	.padio(we));
// synopsys translate_off
defparam \we~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxv_lcell \always0~0 (
// Equation(s):
// \always0~0_combout  = (((!\re~combout  & \we~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\re~combout ),
	.datad(\we~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~0 .lut_mask = "0f00";
defparam \always0~0 .operation_mode = "normal";
defparam \always0~0 .output_mode = "comb_only";
defparam \always0~0 .register_cascade_mode = "off";
defparam \always0~0 .sum_lutc_input = "datac";
defparam \always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \addr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\addr~combout [0]),
	.padio(addr[0]));
// synopsys translate_off
defparam \addr[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \addr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\addr~combout [1]),
	.padio(addr[1]));
// synopsys translate_off
defparam \addr[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y2_N5
maxv_lcell \rtl~6 (
// Equation(s):
// \rtl~6_combout  = (\addr~combout [2] & (\always0~0_combout  & (!\addr~combout [0] & !\addr~combout [1])))

	.clk(gnd),
	.dataa(\addr~combout [2]),
	.datab(\always0~0_combout ),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtl~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtl~6 .lut_mask = "0008";
defparam \rtl~6 .operation_mode = "normal";
defparam \rtl~6 .output_mode = "comb_only";
defparam \rtl~6 .register_cascade_mode = "off";
defparam \rtl~6 .sum_lutc_input = "datac";
defparam \rtl~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \mem~64 (
// Equation(s):
// \mem~64_combout  = ((\rtl~6_combout  & (\data[0]~0 )) # (!\rtl~6_combout  & ((\mem~64_combout ))))

	.clk(gnd),
	.dataa(\data[0]~0 ),
	.datab(vcc),
	.datac(\rtl~6_combout ),
	.datad(\mem~64_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~64 .lut_mask = "afa0";
defparam \mem~64 .operation_mode = "normal";
defparam \mem~64 .output_mode = "comb_only";
defparam \mem~64 .register_cascade_mode = "off";
defparam \mem~64 .sum_lutc_input = "datac";
defparam \mem~64 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxv_lcell \rtl~5 (
// Equation(s):
// \rtl~5_combout  = (\addr~combout [1] & (\addr~combout [2] & (\always0~0_combout  & !\addr~combout [0])))

	.clk(gnd),
	.dataa(\addr~combout [1]),
	.datab(\addr~combout [2]),
	.datac(\always0~0_combout ),
	.datad(\addr~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtl~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtl~5 .lut_mask = "0080";
defparam \rtl~5 .operation_mode = "normal";
defparam \rtl~5 .output_mode = "comb_only";
defparam \rtl~5 .register_cascade_mode = "off";
defparam \rtl~5 .sum_lutc_input = "datac";
defparam \rtl~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \mem~96 (
// Equation(s):
// \mem~96_combout  = ((\rtl~5_combout  & (\data[0]~0 )) # (!\rtl~5_combout  & ((\mem~96_combout ))))

	.clk(gnd),
	.dataa(\data[0]~0 ),
	.datab(vcc),
	.datac(\mem~96_combout ),
	.datad(\rtl~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~96_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~96 .lut_mask = "aaf0";
defparam \mem~96 .operation_mode = "normal";
defparam \mem~96 .output_mode = "comb_only";
defparam \mem~96 .register_cascade_mode = "off";
defparam \mem~96 .sum_lutc_input = "datac";
defparam \mem~96 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \mem~128 (
// Equation(s):
// \mem~128_combout  = (\addr~combout [1] & (((\mem~96_combout ) # (\addr~combout [0])))) # (!\addr~combout [1] & (\mem~64_combout  & ((!\addr~combout [0]))))

	.clk(gnd),
	.dataa(\mem~64_combout ),
	.datab(\mem~96_combout ),
	.datac(\addr~combout [1]),
	.datad(\addr~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~128_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~128 .lut_mask = "f0ca";
defparam \mem~128 .operation_mode = "normal";
defparam \mem~128 .output_mode = "comb_only";
defparam \mem~128 .register_cascade_mode = "off";
defparam \mem~128 .sum_lutc_input = "datac";
defparam \mem~128 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxv_lcell \rtl~7 (
// Equation(s):
// \rtl~7_combout  = (\always0~0_combout  & (\addr~combout [1] & (\addr~combout [2] & \addr~combout [0])))

	.clk(gnd),
	.dataa(\always0~0_combout ),
	.datab(\addr~combout [1]),
	.datac(\addr~combout [2]),
	.datad(\addr~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtl~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtl~7 .lut_mask = "8000";
defparam \rtl~7 .operation_mode = "normal";
defparam \rtl~7 .output_mode = "comb_only";
defparam \rtl~7 .register_cascade_mode = "off";
defparam \rtl~7 .sum_lutc_input = "datac";
defparam \rtl~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \mem~112 (
// Equation(s):
// \mem~112_combout  = ((\rtl~7_combout  & (\data[0]~0 )) # (!\rtl~7_combout  & ((\mem~112_combout ))))

	.clk(gnd),
	.dataa(\data[0]~0 ),
	.datab(\mem~112_combout ),
	.datac(vcc),
	.datad(\rtl~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~112_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~112 .lut_mask = "aacc";
defparam \mem~112 .operation_mode = "normal";
defparam \mem~112 .output_mode = "comb_only";
defparam \mem~112 .register_cascade_mode = "off";
defparam \mem~112 .sum_lutc_input = "datac";
defparam \mem~112 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxv_lcell \rtl~4 (
// Equation(s):
// \rtl~4_combout  = (\always0~0_combout  & (\addr~combout [2] & (\addr~combout [0] & !\addr~combout [1])))

	.clk(gnd),
	.dataa(\always0~0_combout ),
	.datab(\addr~combout [2]),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtl~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtl~4 .lut_mask = "0080";
defparam \rtl~4 .operation_mode = "normal";
defparam \rtl~4 .output_mode = "comb_only";
defparam \rtl~4 .register_cascade_mode = "off";
defparam \rtl~4 .sum_lutc_input = "datac";
defparam \rtl~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \mem~80 (
// Equation(s):
// \mem~80_combout  = ((\rtl~4_combout  & (\data[0]~0 )) # (!\rtl~4_combout  & ((\mem~80_combout ))))

	.clk(gnd),
	.dataa(\data[0]~0 ),
	.datab(vcc),
	.datac(\rtl~4_combout ),
	.datad(\mem~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~80 .lut_mask = "afa0";
defparam \mem~80 .operation_mode = "normal";
defparam \mem~80 .output_mode = "comb_only";
defparam \mem~80 .register_cascade_mode = "off";
defparam \mem~80 .sum_lutc_input = "datac";
defparam \mem~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \mem~129 (
// Equation(s):
// \mem~129_combout  = (\mem~128_combout  & ((\mem~112_combout ) # ((!\addr~combout [0])))) # (!\mem~128_combout  & (((\mem~80_combout  & \addr~combout [0]))))

	.clk(gnd),
	.dataa(\mem~128_combout ),
	.datab(\mem~112_combout ),
	.datac(\mem~80_combout ),
	.datad(\addr~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~129_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~129 .lut_mask = "d8aa";
defparam \mem~129 .operation_mode = "normal";
defparam \mem~129 .output_mode = "comb_only";
defparam \mem~129 .register_cascade_mode = "off";
defparam \mem~129 .sum_lutc_input = "datac";
defparam \mem~129 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxv_lcell \rtl~2 (
// Equation(s):
// \rtl~2_combout  = (\always0~0_combout  & (!\addr~combout [1] & (!\addr~combout [0] & !\addr~combout [2])))

	.clk(gnd),
	.dataa(\always0~0_combout ),
	.datab(\addr~combout [1]),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtl~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtl~2 .lut_mask = "0002";
defparam \rtl~2 .operation_mode = "normal";
defparam \rtl~2 .output_mode = "comb_only";
defparam \rtl~2 .register_cascade_mode = "off";
defparam \rtl~2 .sum_lutc_input = "datac";
defparam \rtl~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N6
maxv_lcell \mem~0 (
// Equation(s):
// \mem~0_combout  = ((GLOBAL(\rtl~2_combout ) & (\data[0]~0 )) # (!GLOBAL(\rtl~2_combout ) & ((\mem~0_combout ))))

	.clk(gnd),
	.dataa(\data[0]~0 ),
	.datab(vcc),
	.datac(\mem~0_combout ),
	.datad(\rtl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~0 .lut_mask = "aaf0";
defparam \mem~0 .operation_mode = "normal";
defparam \mem~0 .output_mode = "comb_only";
defparam \mem~0 .register_cascade_mode = "off";
defparam \mem~0 .sum_lutc_input = "datac";
defparam \mem~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxv_lcell \rtl~1 (
// Equation(s):
// \rtl~1_combout  = (\always0~0_combout  & (!\addr~combout [1] & (\addr~combout [0] & !\addr~combout [2])))

	.clk(gnd),
	.dataa(\always0~0_combout ),
	.datab(\addr~combout [1]),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtl~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtl~1 .lut_mask = "0020";
defparam \rtl~1 .operation_mode = "normal";
defparam \rtl~1 .output_mode = "comb_only";
defparam \rtl~1 .register_cascade_mode = "off";
defparam \rtl~1 .sum_lutc_input = "datac";
defparam \rtl~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N8
maxv_lcell \mem~16 (
// Equation(s):
// \mem~16_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[0]~0 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~16_combout ))))

	.clk(gnd),
	.dataa(\data[0]~0 ),
	.datab(vcc),
	.datac(\rtl~1_combout ),
	.datad(\mem~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~16 .lut_mask = "afa0";
defparam \mem~16 .operation_mode = "normal";
defparam \mem~16 .output_mode = "comb_only";
defparam \mem~16 .register_cascade_mode = "off";
defparam \mem~16 .sum_lutc_input = "datac";
defparam \mem~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N7
maxv_lcell \mem~130 (
// Equation(s):
// \mem~130_combout  = (\addr~combout [0] & (((\addr~combout [1]) # (\mem~16_combout )))) # (!\addr~combout [0] & (\mem~0_combout  & (!\addr~combout [1])))

	.clk(gnd),
	.dataa(\mem~0_combout ),
	.datab(\addr~combout [0]),
	.datac(\addr~combout [1]),
	.datad(\mem~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~130_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~130 .lut_mask = "cec2";
defparam \mem~130 .operation_mode = "normal";
defparam \mem~130 .output_mode = "comb_only";
defparam \mem~130 .register_cascade_mode = "off";
defparam \mem~130 .sum_lutc_input = "datac";
defparam \mem~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N2
maxv_lcell \rtl~3 (
// Equation(s):
// \rtl~3_combout  = (\always0~0_combout  & (\addr~combout [1] & (\addr~combout [0] & !\addr~combout [2])))

	.clk(gnd),
	.dataa(\always0~0_combout ),
	.datab(\addr~combout [1]),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtl~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtl~3 .lut_mask = "0080";
defparam \rtl~3 .operation_mode = "normal";
defparam \rtl~3 .output_mode = "comb_only";
defparam \rtl~3 .register_cascade_mode = "off";
defparam \rtl~3 .sum_lutc_input = "datac";
defparam \rtl~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \mem~48 (
// Equation(s):
// \mem~48_combout  = ((GLOBAL(\rtl~3_combout ) & ((\data[0]~0 ))) # (!GLOBAL(\rtl~3_combout ) & (\mem~48_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~48_combout ),
	.datac(\data[0]~0 ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~48 .lut_mask = "f0cc";
defparam \mem~48 .operation_mode = "normal";
defparam \mem~48 .output_mode = "comb_only";
defparam \mem~48 .register_cascade_mode = "off";
defparam \mem~48 .sum_lutc_input = "datac";
defparam \mem~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N1
maxv_lcell \rtl~0 (
// Equation(s):
// \rtl~0_combout  = (\always0~0_combout  & (\addr~combout [1] & (!\addr~combout [0] & !\addr~combout [2])))

	.clk(gnd),
	.dataa(\always0~0_combout ),
	.datab(\addr~combout [1]),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtl~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtl~0 .lut_mask = "0008";
defparam \rtl~0 .operation_mode = "normal";
defparam \rtl~0 .output_mode = "comb_only";
defparam \rtl~0 .register_cascade_mode = "off";
defparam \rtl~0 .sum_lutc_input = "datac";
defparam \rtl~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \mem~32 (
// Equation(s):
// \mem~32_combout  = ((GLOBAL(\rtl~0_combout ) & (\data[0]~0 )) # (!GLOBAL(\rtl~0_combout ) & ((\mem~32_combout ))))

	.clk(gnd),
	.dataa(\data[0]~0 ),
	.datab(vcc),
	.datac(\rtl~0_combout ),
	.datad(\mem~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~32 .lut_mask = "afa0";
defparam \mem~32 .operation_mode = "normal";
defparam \mem~32 .output_mode = "comb_only";
defparam \mem~32 .register_cascade_mode = "off";
defparam \mem~32 .sum_lutc_input = "datac";
defparam \mem~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxv_lcell \mem~131 (
// Equation(s):
// \mem~131_combout  = (\mem~130_combout  & ((\mem~48_combout ) # ((!\addr~combout [1])))) # (!\mem~130_combout  & (((\addr~combout [1] & \mem~32_combout ))))

	.clk(gnd),
	.dataa(\mem~130_combout ),
	.datab(\mem~48_combout ),
	.datac(\addr~combout [1]),
	.datad(\mem~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~131_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~131 .lut_mask = "da8a";
defparam \mem~131 .operation_mode = "normal";
defparam \mem~131 .output_mode = "comb_only";
defparam \mem~131 .register_cascade_mode = "off";
defparam \mem~131 .sum_lutc_input = "datac";
defparam \mem~131 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N0
maxv_lcell \mem~132 (
// Equation(s):
// \mem~132_combout  = ((\addr~combout [2] & (\mem~129_combout )) # (!\addr~combout [2] & ((\mem~131_combout ))))

	.clk(gnd),
	.dataa(\mem~129_combout ),
	.datab(vcc),
	.datac(\mem~131_combout ),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~132_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~132 .lut_mask = "aaf0";
defparam \mem~132 .operation_mode = "normal";
defparam \mem~132 .output_mode = "comb_only";
defparam \mem~132 .register_cascade_mode = "off";
defparam \mem~132 .sum_lutc_input = "datac";
defparam \mem~132 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxv_lcell \data~32 (
// Equation(s):
// \data~32_combout  = (((\re~combout  & !\we~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\re~combout ),
	.datad(\we~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\data~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data~32 .lut_mask = "00f0";
defparam \data~32 .operation_mode = "normal";
defparam \data~32 .output_mode = "comb_only";
defparam \data~32 .register_cascade_mode = "off";
defparam \data~32 .sum_lutc_input = "datac";
defparam \data~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxv_lcell \mem~81 (
// Equation(s):
// \mem~81_combout  = (\rtl~4_combout  & (\data[1]~1 )) # (!\rtl~4_combout  & (((\mem~81_combout ))))

	.clk(gnd),
	.dataa(\data[1]~1 ),
	.datab(\rtl~4_combout ),
	.datac(vcc),
	.datad(\mem~81_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~81_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~81 .lut_mask = "bb88";
defparam \mem~81 .operation_mode = "normal";
defparam \mem~81 .output_mode = "comb_only";
defparam \mem~81 .register_cascade_mode = "off";
defparam \mem~81 .sum_lutc_input = "datac";
defparam \mem~81 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxv_lcell \mem~97 (
// Equation(s):
// \mem~97_combout  = ((\rtl~5_combout  & (\data[1]~1 )) # (!\rtl~5_combout  & ((\mem~97_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[1]~1 ),
	.datac(\mem~97_combout ),
	.datad(\rtl~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~97_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~97 .lut_mask = "ccf0";
defparam \mem~97 .operation_mode = "normal";
defparam \mem~97 .output_mode = "comb_only";
defparam \mem~97 .register_cascade_mode = "off";
defparam \mem~97 .sum_lutc_input = "datac";
defparam \mem~97 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxv_lcell \mem~65 (
// Equation(s):
// \mem~65_combout  = ((\rtl~6_combout  & (\data[1]~1 )) # (!\rtl~6_combout  & ((\mem~65_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[1]~1 ),
	.datac(\rtl~6_combout ),
	.datad(\mem~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~65 .lut_mask = "cfc0";
defparam \mem~65 .operation_mode = "normal";
defparam \mem~65 .output_mode = "comb_only";
defparam \mem~65 .register_cascade_mode = "off";
defparam \mem~65 .sum_lutc_input = "datac";
defparam \mem~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxv_lcell \mem~133 (
// Equation(s):
// \mem~133_combout  = (\addr~combout [0] & (((\addr~combout [1])))) # (!\addr~combout [0] & ((\addr~combout [1] & (\mem~97_combout )) # (!\addr~combout [1] & ((\mem~65_combout )))))

	.clk(gnd),
	.dataa(\addr~combout [0]),
	.datab(\mem~97_combout ),
	.datac(\mem~65_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~133_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~133 .lut_mask = "ee50";
defparam \mem~133 .operation_mode = "normal";
defparam \mem~133 .output_mode = "comb_only";
defparam \mem~133 .register_cascade_mode = "off";
defparam \mem~133 .sum_lutc_input = "datac";
defparam \mem~133 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxv_lcell \mem~113 (
// Equation(s):
// \mem~113_combout  = ((\rtl~7_combout  & ((\data[1]~1 ))) # (!\rtl~7_combout  & (\mem~113_combout )))

	.clk(gnd),
	.dataa(\mem~113_combout ),
	.datab(\data[1]~1 ),
	.datac(vcc),
	.datad(\rtl~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~113_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~113 .lut_mask = "ccaa";
defparam \mem~113 .operation_mode = "normal";
defparam \mem~113 .output_mode = "comb_only";
defparam \mem~113 .register_cascade_mode = "off";
defparam \mem~113 .sum_lutc_input = "datac";
defparam \mem~113 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxv_lcell \mem~134 (
// Equation(s):
// \mem~134_combout  = (\mem~133_combout  & (((\mem~113_combout ) # (!\addr~combout [0])))) # (!\mem~133_combout  & (\mem~81_combout  & ((\addr~combout [0]))))

	.clk(gnd),
	.dataa(\mem~81_combout ),
	.datab(\mem~133_combout ),
	.datac(\mem~113_combout ),
	.datad(\addr~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~134_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~134 .lut_mask = "e2cc";
defparam \mem~134 .operation_mode = "normal";
defparam \mem~134 .output_mode = "comb_only";
defparam \mem~134 .register_cascade_mode = "off";
defparam \mem~134 .sum_lutc_input = "datac";
defparam \mem~134 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxv_lcell \mem~49 (
// Equation(s):
// \mem~49_combout  = ((GLOBAL(\rtl~3_combout ) & ((\data[1]~1 ))) # (!GLOBAL(\rtl~3_combout ) & (\mem~49_combout )))

	.clk(gnd),
	.dataa(\mem~49_combout ),
	.datab(\data[1]~1 ),
	.datac(vcc),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~49 .lut_mask = "ccaa";
defparam \mem~49 .operation_mode = "normal";
defparam \mem~49 .output_mode = "comb_only";
defparam \mem~49 .register_cascade_mode = "off";
defparam \mem~49 .sum_lutc_input = "datac";
defparam \mem~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N5
maxv_lcell \mem~1 (
// Equation(s):
// \mem~1_combout  = ((GLOBAL(\rtl~2_combout ) & (\data[1]~1 )) # (!GLOBAL(\rtl~2_combout ) & ((\mem~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[1]~1 ),
	.datac(\mem~1_combout ),
	.datad(\rtl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~1 .lut_mask = "ccf0";
defparam \mem~1 .operation_mode = "normal";
defparam \mem~1 .output_mode = "comb_only";
defparam \mem~1 .register_cascade_mode = "off";
defparam \mem~1 .sum_lutc_input = "datac";
defparam \mem~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N9
maxv_lcell \mem~17 (
// Equation(s):
// \mem~17_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[1]~1 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~17_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[1]~1 ),
	.datac(\rtl~1_combout ),
	.datad(\mem~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~17 .lut_mask = "cfc0";
defparam \mem~17 .operation_mode = "normal";
defparam \mem~17 .output_mode = "comb_only";
defparam \mem~17 .register_cascade_mode = "off";
defparam \mem~17 .sum_lutc_input = "datac";
defparam \mem~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N4
maxv_lcell \mem~135 (
// Equation(s):
// \mem~135_combout  = (\addr~combout [0] & (((\addr~combout [1]) # (\mem~17_combout )))) # (!\addr~combout [0] & (\mem~1_combout  & (!\addr~combout [1])))

	.clk(gnd),
	.dataa(\mem~1_combout ),
	.datab(\addr~combout [0]),
	.datac(\addr~combout [1]),
	.datad(\mem~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~135 .lut_mask = "cec2";
defparam \mem~135 .operation_mode = "normal";
defparam \mem~135 .output_mode = "comb_only";
defparam \mem~135 .register_cascade_mode = "off";
defparam \mem~135 .sum_lutc_input = "datac";
defparam \mem~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxv_lcell \mem~33 (
// Equation(s):
// \mem~33_combout  = ((GLOBAL(\rtl~0_combout ) & (\data[1]~1 )) # (!GLOBAL(\rtl~0_combout ) & ((\mem~33_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[1]~1 ),
	.datac(\rtl~0_combout ),
	.datad(\mem~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~33 .lut_mask = "cfc0";
defparam \mem~33 .operation_mode = "normal";
defparam \mem~33 .output_mode = "comb_only";
defparam \mem~33 .register_cascade_mode = "off";
defparam \mem~33 .sum_lutc_input = "datac";
defparam \mem~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxv_lcell \mem~136 (
// Equation(s):
// \mem~136_combout  = (\addr~combout [1] & ((\mem~135_combout  & (\mem~49_combout )) # (!\mem~135_combout  & ((\mem~33_combout ))))) # (!\addr~combout [1] & (((\mem~135_combout ))))

	.clk(gnd),
	.dataa(\mem~49_combout ),
	.datab(\addr~combout [1]),
	.datac(\mem~135_combout ),
	.datad(\mem~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~136_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~136 .lut_mask = "bcb0";
defparam \mem~136 .operation_mode = "normal";
defparam \mem~136 .output_mode = "comb_only";
defparam \mem~136 .register_cascade_mode = "off";
defparam \mem~136 .sum_lutc_input = "datac";
defparam \mem~136 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxv_lcell \mem~137 (
// Equation(s):
// \mem~137_combout  = ((\addr~combout [2] & (\mem~134_combout )) # (!\addr~combout [2] & ((\mem~136_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~134_combout ),
	.datac(\addr~combout [2]),
	.datad(\mem~136_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~137_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~137 .lut_mask = "cfc0";
defparam \mem~137 .operation_mode = "normal";
defparam \mem~137 .output_mode = "comb_only";
defparam \mem~137 .register_cascade_mode = "off";
defparam \mem~137 .sum_lutc_input = "datac";
defparam \mem~137 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxv_lcell \mem~34 (
// Equation(s):
// \mem~34_combout  = (GLOBAL(\rtl~0_combout ) & (\data[2]~2 )) # (!GLOBAL(\rtl~0_combout ) & (((\mem~34_combout ))))

	.clk(gnd),
	.dataa(\data[2]~2 ),
	.datab(\mem~34_combout ),
	.datac(\rtl~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~34 .lut_mask = "acac";
defparam \mem~34 .operation_mode = "normal";
defparam \mem~34 .output_mode = "comb_only";
defparam \mem~34 .register_cascade_mode = "off";
defparam \mem~34 .sum_lutc_input = "datac";
defparam \mem~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N3
maxv_lcell \mem~18 (
// Equation(s):
// \mem~18_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[2]~2 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~18_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[2]~2 ),
	.datac(\rtl~1_combout ),
	.datad(\mem~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~18 .lut_mask = "cfc0";
defparam \mem~18 .operation_mode = "normal";
defparam \mem~18 .output_mode = "comb_only";
defparam \mem~18 .register_cascade_mode = "off";
defparam \mem~18 .sum_lutc_input = "datac";
defparam \mem~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N1
maxv_lcell \mem~2 (
// Equation(s):
// \mem~2_combout  = ((GLOBAL(\rtl~2_combout ) & (\data[2]~2 )) # (!GLOBAL(\rtl~2_combout ) & ((\mem~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[2]~2 ),
	.datac(\mem~2_combout ),
	.datad(\rtl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~2 .lut_mask = "ccf0";
defparam \mem~2 .operation_mode = "normal";
defparam \mem~2 .output_mode = "comb_only";
defparam \mem~2 .register_cascade_mode = "off";
defparam \mem~2 .sum_lutc_input = "datac";
defparam \mem~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N2
maxv_lcell \mem~140 (
// Equation(s):
// \mem~140_combout  = (\addr~combout [1] & (((\addr~combout [0])))) # (!\addr~combout [1] & ((\addr~combout [0] & (\mem~18_combout )) # (!\addr~combout [0] & ((\mem~2_combout )))))

	.clk(gnd),
	.dataa(\mem~18_combout ),
	.datab(\mem~2_combout ),
	.datac(\addr~combout [1]),
	.datad(\addr~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~140_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~140 .lut_mask = "fa0c";
defparam \mem~140 .operation_mode = "normal";
defparam \mem~140 .output_mode = "comb_only";
defparam \mem~140 .register_cascade_mode = "off";
defparam \mem~140 .sum_lutc_input = "datac";
defparam \mem~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxv_lcell \mem~50 (
// Equation(s):
// \mem~50_combout  = ((GLOBAL(\rtl~3_combout ) & (\data[2]~2 )) # (!GLOBAL(\rtl~3_combout ) & ((\mem~50_combout ))))

	.clk(gnd),
	.dataa(\data[2]~2 ),
	.datab(vcc),
	.datac(\mem~50_combout ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~50 .lut_mask = "aaf0";
defparam \mem~50 .operation_mode = "normal";
defparam \mem~50 .output_mode = "comb_only";
defparam \mem~50 .register_cascade_mode = "off";
defparam \mem~50 .sum_lutc_input = "datac";
defparam \mem~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxv_lcell \mem~141 (
// Equation(s):
// \mem~141_combout  = (\mem~140_combout  & (((\mem~50_combout ) # (!\addr~combout [1])))) # (!\mem~140_combout  & (\mem~34_combout  & ((\addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~34_combout ),
	.datab(\mem~140_combout ),
	.datac(\mem~50_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~141_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~141 .lut_mask = "e2cc";
defparam \mem~141 .operation_mode = "normal";
defparam \mem~141 .output_mode = "comb_only";
defparam \mem~141 .register_cascade_mode = "off";
defparam \mem~141 .sum_lutc_input = "datac";
defparam \mem~141 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxv_lcell \mem~114 (
// Equation(s):
// \mem~114_combout  = ((\rtl~7_combout  & (\data[2]~2 )) # (!\rtl~7_combout  & ((\mem~114_combout ))))

	.clk(gnd),
	.dataa(\data[2]~2 ),
	.datab(\mem~114_combout ),
	.datac(vcc),
	.datad(\rtl~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~114_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~114 .lut_mask = "aacc";
defparam \mem~114 .operation_mode = "normal";
defparam \mem~114 .output_mode = "comb_only";
defparam \mem~114 .register_cascade_mode = "off";
defparam \mem~114 .sum_lutc_input = "datac";
defparam \mem~114 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N0
maxv_lcell \mem~82 (
// Equation(s):
// \mem~82_combout  = ((\rtl~4_combout  & (\data[2]~2 )) # (!\rtl~4_combout  & ((\mem~82_combout ))))

	.clk(gnd),
	.dataa(\data[2]~2 ),
	.datab(vcc),
	.datac(\mem~82_combout ),
	.datad(\rtl~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~82 .lut_mask = "aaf0";
defparam \mem~82 .operation_mode = "normal";
defparam \mem~82 .output_mode = "comb_only";
defparam \mem~82 .register_cascade_mode = "off";
defparam \mem~82 .sum_lutc_input = "datac";
defparam \mem~82 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N9
maxv_lcell \mem~98 (
// Equation(s):
// \mem~98_combout  = ((\rtl~5_combout  & (\data[2]~2 )) # (!\rtl~5_combout  & ((\mem~98_combout ))))

	.clk(gnd),
	.dataa(\data[2]~2 ),
	.datab(vcc),
	.datac(\rtl~5_combout ),
	.datad(\mem~98_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~98_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~98 .lut_mask = "afa0";
defparam \mem~98 .operation_mode = "normal";
defparam \mem~98 .output_mode = "comb_only";
defparam \mem~98 .register_cascade_mode = "off";
defparam \mem~98 .sum_lutc_input = "datac";
defparam \mem~98 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxv_lcell \mem~66 (
// Equation(s):
// \mem~66_combout  = ((\rtl~6_combout  & (\data[2]~2 )) # (!\rtl~6_combout  & ((\mem~66_combout ))))

	.clk(gnd),
	.dataa(\data[2]~2 ),
	.datab(vcc),
	.datac(\mem~66_combout ),
	.datad(\rtl~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~66 .lut_mask = "aaf0";
defparam \mem~66 .operation_mode = "normal";
defparam \mem~66 .output_mode = "comb_only";
defparam \mem~66 .register_cascade_mode = "off";
defparam \mem~66 .sum_lutc_input = "datac";
defparam \mem~66 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N8
maxv_lcell \mem~138 (
// Equation(s):
// \mem~138_combout  = (\addr~combout [0] & (((\addr~combout [1])))) # (!\addr~combout [0] & ((\addr~combout [1] & (\mem~98_combout )) # (!\addr~combout [1] & ((\mem~66_combout )))))

	.clk(gnd),
	.dataa(\mem~98_combout ),
	.datab(\addr~combout [0]),
	.datac(\mem~66_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~138_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~138 .lut_mask = "ee30";
defparam \mem~138 .operation_mode = "normal";
defparam \mem~138 .output_mode = "comb_only";
defparam \mem~138 .register_cascade_mode = "off";
defparam \mem~138 .sum_lutc_input = "datac";
defparam \mem~138 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N3
maxv_lcell \mem~139 (
// Equation(s):
// \mem~139_combout  = (\addr~combout [0] & ((\mem~138_combout  & (\mem~114_combout )) # (!\mem~138_combout  & ((\mem~82_combout ))))) # (!\addr~combout [0] & (((\mem~138_combout ))))

	.clk(gnd),
	.dataa(\addr~combout [0]),
	.datab(\mem~114_combout ),
	.datac(\mem~82_combout ),
	.datad(\mem~138_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~139_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~139 .lut_mask = "dda0";
defparam \mem~139 .operation_mode = "normal";
defparam \mem~139 .output_mode = "comb_only";
defparam \mem~139 .register_cascade_mode = "off";
defparam \mem~139 .sum_lutc_input = "datac";
defparam \mem~139 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxv_lcell \mem~142 (
// Equation(s):
// \mem~142_combout  = (\addr~combout [2] & (((\mem~139_combout )))) # (!\addr~combout [2] & (\mem~141_combout ))

	.clk(gnd),
	.dataa(\addr~combout [2]),
	.datab(\mem~141_combout ),
	.datac(vcc),
	.datad(\mem~139_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~142_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~142 .lut_mask = "ee44";
defparam \mem~142 .operation_mode = "normal";
defparam \mem~142 .output_mode = "comb_only";
defparam \mem~142 .register_cascade_mode = "off";
defparam \mem~142 .sum_lutc_input = "datac";
defparam \mem~142 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N0
maxv_lcell \mem~3 (
// Equation(s):
// \mem~3_combout  = ((GLOBAL(\rtl~2_combout ) & (\data[3]~3 )) # (!GLOBAL(\rtl~2_combout ) & ((\mem~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[3]~3 ),
	.datac(\mem~3_combout ),
	.datad(\rtl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~3 .lut_mask = "ccf0";
defparam \mem~3 .operation_mode = "normal";
defparam \mem~3 .output_mode = "comb_only";
defparam \mem~3 .register_cascade_mode = "off";
defparam \mem~3 .sum_lutc_input = "datac";
defparam \mem~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxv_lcell \mem~19 (
// Equation(s):
// \mem~19_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[3]~3 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~19_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[3]~3 ),
	.datac(\rtl~1_combout ),
	.datad(\mem~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~19 .lut_mask = "cfc0";
defparam \mem~19 .operation_mode = "normal";
defparam \mem~19 .output_mode = "comb_only";
defparam \mem~19 .register_cascade_mode = "off";
defparam \mem~19 .sum_lutc_input = "datac";
defparam \mem~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxv_lcell \mem~145 (
// Equation(s):
// \mem~145_combout  = (\addr~combout [1] & (\addr~combout [0])) # (!\addr~combout [1] & ((\addr~combout [0] & ((\mem~19_combout ))) # (!\addr~combout [0] & (\mem~3_combout ))))

	.clk(gnd),
	.dataa(\addr~combout [1]),
	.datab(\addr~combout [0]),
	.datac(\mem~3_combout ),
	.datad(\mem~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~145_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~145 .lut_mask = "dc98";
defparam \mem~145 .operation_mode = "normal";
defparam \mem~145 .output_mode = "comb_only";
defparam \mem~145 .register_cascade_mode = "off";
defparam \mem~145 .sum_lutc_input = "datac";
defparam \mem~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N6
maxv_lcell \mem~51 (
// Equation(s):
// \mem~51_combout  = ((GLOBAL(\rtl~3_combout ) & (\data[3]~3 )) # (!GLOBAL(\rtl~3_combout ) & ((\mem~51_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[3]~3 ),
	.datac(\mem~51_combout ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~51 .lut_mask = "ccf0";
defparam \mem~51 .operation_mode = "normal";
defparam \mem~51 .output_mode = "comb_only";
defparam \mem~51 .register_cascade_mode = "off";
defparam \mem~51 .sum_lutc_input = "datac";
defparam \mem~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N0
maxv_lcell \mem~35 (
// Equation(s):
// \mem~35_combout  = ((GLOBAL(\rtl~0_combout ) & (\data[3]~3 )) # (!GLOBAL(\rtl~0_combout ) & ((\mem~35_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[3]~3 ),
	.datac(\rtl~0_combout ),
	.datad(\mem~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~35 .lut_mask = "cfc0";
defparam \mem~35 .operation_mode = "normal";
defparam \mem~35 .output_mode = "comb_only";
defparam \mem~35 .register_cascade_mode = "off";
defparam \mem~35 .sum_lutc_input = "datac";
defparam \mem~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxv_lcell \mem~146 (
// Equation(s):
// \mem~146_combout  = (\mem~145_combout  & (((\mem~51_combout )) # (!\addr~combout [1]))) # (!\mem~145_combout  & (\addr~combout [1] & ((\mem~35_combout ))))

	.clk(gnd),
	.dataa(\mem~145_combout ),
	.datab(\addr~combout [1]),
	.datac(\mem~51_combout ),
	.datad(\mem~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~146_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~146 .lut_mask = "e6a2";
defparam \mem~146 .operation_mode = "normal";
defparam \mem~146 .output_mode = "comb_only";
defparam \mem~146 .register_cascade_mode = "off";
defparam \mem~146 .sum_lutc_input = "datac";
defparam \mem~146 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxv_lcell \mem~115 (
// Equation(s):
// \mem~115_combout  = ((\rtl~7_combout  & ((\data[3]~3 ))) # (!\rtl~7_combout  & (\mem~115_combout )))

	.clk(gnd),
	.dataa(\mem~115_combout ),
	.datab(vcc),
	.datac(\data[3]~3 ),
	.datad(\rtl~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~115_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~115 .lut_mask = "f0aa";
defparam \mem~115 .operation_mode = "normal";
defparam \mem~115 .output_mode = "comb_only";
defparam \mem~115 .register_cascade_mode = "off";
defparam \mem~115 .sum_lutc_input = "datac";
defparam \mem~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxv_lcell \mem~83 (
// Equation(s):
// \mem~83_combout  = ((\rtl~4_combout  & ((\data[3]~3 ))) # (!\rtl~4_combout  & (\mem~83_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~83_combout ),
	.datac(\data[3]~3 ),
	.datad(\rtl~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~83 .lut_mask = "f0cc";
defparam \mem~83 .operation_mode = "normal";
defparam \mem~83 .output_mode = "comb_only";
defparam \mem~83 .register_cascade_mode = "off";
defparam \mem~83 .sum_lutc_input = "datac";
defparam \mem~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxv_lcell \mem~67 (
// Equation(s):
// \mem~67_combout  = ((\rtl~6_combout  & (\data[3]~3 )) # (!\rtl~6_combout  & ((\mem~67_combout ))))

	.clk(gnd),
	.dataa(\data[3]~3 ),
	.datab(vcc),
	.datac(\mem~67_combout ),
	.datad(\rtl~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~67_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~67 .lut_mask = "aaf0";
defparam \mem~67 .operation_mode = "normal";
defparam \mem~67 .output_mode = "comb_only";
defparam \mem~67 .register_cascade_mode = "off";
defparam \mem~67 .sum_lutc_input = "datac";
defparam \mem~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N1
maxv_lcell \mem~99 (
// Equation(s):
// \mem~99_combout  = ((\rtl~5_combout  & (\data[3]~3 )) # (!\rtl~5_combout  & ((\mem~99_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[3]~3 ),
	.datac(\rtl~5_combout ),
	.datad(\mem~99_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~99_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~99 .lut_mask = "cfc0";
defparam \mem~99 .operation_mode = "normal";
defparam \mem~99 .output_mode = "comb_only";
defparam \mem~99 .register_cascade_mode = "off";
defparam \mem~99 .sum_lutc_input = "datac";
defparam \mem~99 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N3
maxv_lcell \mem~143 (
// Equation(s):
// \mem~143_combout  = (\addr~combout [0] & (((\addr~combout [1])))) # (!\addr~combout [0] & ((\addr~combout [1] & ((\mem~99_combout ))) # (!\addr~combout [1] & (\mem~67_combout ))))

	.clk(gnd),
	.dataa(\mem~67_combout ),
	.datab(\mem~99_combout ),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~143_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~143 .lut_mask = "fc0a";
defparam \mem~143 .operation_mode = "normal";
defparam \mem~143 .output_mode = "comb_only";
defparam \mem~143 .register_cascade_mode = "off";
defparam \mem~143 .sum_lutc_input = "datac";
defparam \mem~143 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxv_lcell \mem~144 (
// Equation(s):
// \mem~144_combout  = (\addr~combout [0] & ((\mem~143_combout  & (\mem~115_combout )) # (!\mem~143_combout  & ((\mem~83_combout ))))) # (!\addr~combout [0] & (((\mem~143_combout ))))

	.clk(gnd),
	.dataa(\mem~115_combout ),
	.datab(\mem~83_combout ),
	.datac(\addr~combout [0]),
	.datad(\mem~143_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~144_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~144 .lut_mask = "afc0";
defparam \mem~144 .operation_mode = "normal";
defparam \mem~144 .output_mode = "comb_only";
defparam \mem~144 .register_cascade_mode = "off";
defparam \mem~144 .sum_lutc_input = "datac";
defparam \mem~144 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxv_lcell \mem~147 (
// Equation(s):
// \mem~147_combout  = ((\addr~combout [2] & ((\mem~144_combout ))) # (!\addr~combout [2] & (\mem~146_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~146_combout ),
	.datac(\addr~combout [2]),
	.datad(\mem~144_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~147_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~147 .lut_mask = "fc0c";
defparam \mem~147 .operation_mode = "normal";
defparam \mem~147 .output_mode = "comb_only";
defparam \mem~147 .register_cascade_mode = "off";
defparam \mem~147 .sum_lutc_input = "datac";
defparam \mem~147 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxv_lcell \mem~20 (
// Equation(s):
// \mem~20_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[4]~4 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~20_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[4]~4 ),
	.datac(\rtl~1_combout ),
	.datad(\mem~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~20 .lut_mask = "cfc0";
defparam \mem~20 .operation_mode = "normal";
defparam \mem~20 .output_mode = "comb_only";
defparam \mem~20 .register_cascade_mode = "off";
defparam \mem~20 .sum_lutc_input = "datac";
defparam \mem~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxv_lcell \mem~4 (
// Equation(s):
// \mem~4_combout  = ((GLOBAL(\rtl~2_combout ) & (\data[4]~4 )) # (!GLOBAL(\rtl~2_combout ) & ((\mem~4_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[4]~4 ),
	.datac(\mem~4_combout ),
	.datad(\rtl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~4 .lut_mask = "ccf0";
defparam \mem~4 .operation_mode = "normal";
defparam \mem~4 .output_mode = "comb_only";
defparam \mem~4 .register_cascade_mode = "off";
defparam \mem~4 .sum_lutc_input = "datac";
defparam \mem~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxv_lcell \mem~150 (
// Equation(s):
// \mem~150_combout  = (\addr~combout [0] & ((\mem~20_combout ) # ((\addr~combout [1])))) # (!\addr~combout [0] & (((\mem~4_combout  & !\addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~20_combout ),
	.datab(\mem~4_combout ),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~150_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~150 .lut_mask = "f0ac";
defparam \mem~150 .operation_mode = "normal";
defparam \mem~150 .output_mode = "comb_only";
defparam \mem~150 .register_cascade_mode = "off";
defparam \mem~150 .sum_lutc_input = "datac";
defparam \mem~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxv_lcell \mem~36 (
// Equation(s):
// \mem~36_combout  = (GLOBAL(\rtl~0_combout ) & (\data[4]~4 )) # (!GLOBAL(\rtl~0_combout ) & (((\mem~36_combout ))))

	.clk(gnd),
	.dataa(\data[4]~4 ),
	.datab(\mem~36_combout ),
	.datac(\rtl~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~36 .lut_mask = "acac";
defparam \mem~36 .operation_mode = "normal";
defparam \mem~36 .output_mode = "comb_only";
defparam \mem~36 .register_cascade_mode = "off";
defparam \mem~36 .sum_lutc_input = "datac";
defparam \mem~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxv_lcell \mem~52 (
// Equation(s):
// \mem~52_combout  = ((GLOBAL(\rtl~3_combout ) & ((\data[4]~4 ))) # (!GLOBAL(\rtl~3_combout ) & (\mem~52_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~52_combout ),
	.datac(\data[4]~4 ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~52 .lut_mask = "f0cc";
defparam \mem~52 .operation_mode = "normal";
defparam \mem~52 .output_mode = "comb_only";
defparam \mem~52 .register_cascade_mode = "off";
defparam \mem~52 .sum_lutc_input = "datac";
defparam \mem~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxv_lcell \mem~151 (
// Equation(s):
// \mem~151_combout  = (\mem~150_combout  & (((\mem~52_combout ) # (!\addr~combout [1])))) # (!\mem~150_combout  & (\mem~36_combout  & ((\addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~150_combout ),
	.datab(\mem~36_combout ),
	.datac(\mem~52_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~151_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~151 .lut_mask = "e4aa";
defparam \mem~151 .operation_mode = "normal";
defparam \mem~151 .output_mode = "comb_only";
defparam \mem~151 .register_cascade_mode = "off";
defparam \mem~151 .sum_lutc_input = "datac";
defparam \mem~151 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N5
maxv_lcell \mem~84 (
// Equation(s):
// \mem~84_combout  = ((\rtl~4_combout  & (\data[4]~4 )) # (!\rtl~4_combout  & ((\mem~84_combout ))))

	.clk(gnd),
	.dataa(\data[4]~4 ),
	.datab(vcc),
	.datac(\mem~84_combout ),
	.datad(\rtl~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~84 .lut_mask = "aaf0";
defparam \mem~84 .operation_mode = "normal";
defparam \mem~84 .output_mode = "comb_only";
defparam \mem~84 .register_cascade_mode = "off";
defparam \mem~84 .sum_lutc_input = "datac";
defparam \mem~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N9
maxv_lcell \mem~116 (
// Equation(s):
// \mem~116_combout  = ((\rtl~7_combout  & (\data[4]~4 )) # (!\rtl~7_combout  & ((\mem~116_combout ))))

	.clk(gnd),
	.dataa(\data[4]~4 ),
	.datab(\mem~116_combout ),
	.datac(vcc),
	.datad(\rtl~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~116_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~116 .lut_mask = "aacc";
defparam \mem~116 .operation_mode = "normal";
defparam \mem~116 .output_mode = "comb_only";
defparam \mem~116 .register_cascade_mode = "off";
defparam \mem~116 .sum_lutc_input = "datac";
defparam \mem~116 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N3
maxv_lcell \mem~100 (
// Equation(s):
// \mem~100_combout  = ((\rtl~5_combout  & (\data[4]~4 )) # (!\rtl~5_combout  & ((\mem~100_combout ))))

	.clk(gnd),
	.dataa(\data[4]~4 ),
	.datab(vcc),
	.datac(\rtl~5_combout ),
	.datad(\mem~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~100_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~100 .lut_mask = "afa0";
defparam \mem~100 .operation_mode = "normal";
defparam \mem~100 .output_mode = "comb_only";
defparam \mem~100 .register_cascade_mode = "off";
defparam \mem~100 .sum_lutc_input = "datac";
defparam \mem~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N4
maxv_lcell \mem~68 (
// Equation(s):
// \mem~68_combout  = (\rtl~6_combout  & (\data[4]~4 )) # (!\rtl~6_combout  & (((\mem~68_combout ))))

	.clk(gnd),
	.dataa(\data[4]~4 ),
	.datab(\mem~68_combout ),
	.datac(\rtl~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~68 .lut_mask = "acac";
defparam \mem~68 .operation_mode = "normal";
defparam \mem~68 .output_mode = "comb_only";
defparam \mem~68 .register_cascade_mode = "off";
defparam \mem~68 .sum_lutc_input = "datac";
defparam \mem~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N1
maxv_lcell \mem~148 (
// Equation(s):
// \mem~148_combout  = (\addr~combout [0] & (((\addr~combout [1])))) # (!\addr~combout [0] & ((\addr~combout [1] & (\mem~100_combout )) # (!\addr~combout [1] & ((\mem~68_combout )))))

	.clk(gnd),
	.dataa(\mem~100_combout ),
	.datab(\addr~combout [0]),
	.datac(\mem~68_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~148_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~148 .lut_mask = "ee30";
defparam \mem~148 .operation_mode = "normal";
defparam \mem~148 .output_mode = "comb_only";
defparam \mem~148 .register_cascade_mode = "off";
defparam \mem~148 .sum_lutc_input = "datac";
defparam \mem~148 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N6
maxv_lcell \mem~149 (
// Equation(s):
// \mem~149_combout  = (\addr~combout [0] & ((\mem~148_combout  & ((\mem~116_combout ))) # (!\mem~148_combout  & (\mem~84_combout )))) # (!\addr~combout [0] & (((\mem~148_combout ))))

	.clk(gnd),
	.dataa(\mem~84_combout ),
	.datab(\mem~116_combout ),
	.datac(\addr~combout [0]),
	.datad(\mem~148_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~149_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~149 .lut_mask = "cfa0";
defparam \mem~149 .operation_mode = "normal";
defparam \mem~149 .output_mode = "comb_only";
defparam \mem~149 .register_cascade_mode = "off";
defparam \mem~149 .sum_lutc_input = "datac";
defparam \mem~149 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N4
maxv_lcell \mem~152 (
// Equation(s):
// \mem~152_combout  = ((\addr~combout [2] & ((\mem~149_combout ))) # (!\addr~combout [2] & (\mem~151_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~151_combout ),
	.datac(\mem~149_combout ),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~152_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~152 .lut_mask = "f0cc";
defparam \mem~152 .operation_mode = "normal";
defparam \mem~152 .output_mode = "comb_only";
defparam \mem~152 .register_cascade_mode = "off";
defparam \mem~152 .sum_lutc_input = "datac";
defparam \mem~152 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxv_lcell \mem~37 (
// Equation(s):
// \mem~37_combout  = ((GLOBAL(\rtl~0_combout ) & (\data[5]~5 )) # (!GLOBAL(\rtl~0_combout ) & ((\mem~37_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[5]~5 ),
	.datac(\rtl~0_combout ),
	.datad(\mem~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~37 .lut_mask = "cfc0";
defparam \mem~37 .operation_mode = "normal";
defparam \mem~37 .output_mode = "comb_only";
defparam \mem~37 .register_cascade_mode = "off";
defparam \mem~37 .sum_lutc_input = "datac";
defparam \mem~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxv_lcell \mem~53 (
// Equation(s):
// \mem~53_combout  = ((GLOBAL(\rtl~3_combout ) & (\data[5]~5 )) # (!GLOBAL(\rtl~3_combout ) & ((\mem~53_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[5]~5 ),
	.datac(\mem~53_combout ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~53 .lut_mask = "ccf0";
defparam \mem~53 .operation_mode = "normal";
defparam \mem~53 .output_mode = "comb_only";
defparam \mem~53 .register_cascade_mode = "off";
defparam \mem~53 .sum_lutc_input = "datac";
defparam \mem~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \mem~21 (
// Equation(s):
// \mem~21_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[5]~5 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~21_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[5]~5 ),
	.datac(\rtl~1_combout ),
	.datad(\mem~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~21 .lut_mask = "cfc0";
defparam \mem~21 .operation_mode = "normal";
defparam \mem~21 .output_mode = "comb_only";
defparam \mem~21 .register_cascade_mode = "off";
defparam \mem~21 .sum_lutc_input = "datac";
defparam \mem~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \mem~5 (
// Equation(s):
// \mem~5_combout  = ((GLOBAL(\rtl~2_combout ) & (\data[5]~5 )) # (!GLOBAL(\rtl~2_combout ) & ((\mem~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[5]~5 ),
	.datac(\mem~5_combout ),
	.datad(\rtl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~5 .lut_mask = "ccf0";
defparam \mem~5 .operation_mode = "normal";
defparam \mem~5 .output_mode = "comb_only";
defparam \mem~5 .register_cascade_mode = "off";
defparam \mem~5 .sum_lutc_input = "datac";
defparam \mem~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxv_lcell \mem~155 (
// Equation(s):
// \mem~155_combout  = (\addr~combout [1] & (((\addr~combout [0])))) # (!\addr~combout [1] & ((\addr~combout [0] & (\mem~21_combout )) # (!\addr~combout [0] & ((\mem~5_combout )))))

	.clk(gnd),
	.dataa(\addr~combout [1]),
	.datab(\mem~21_combout ),
	.datac(\mem~5_combout ),
	.datad(\addr~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~155_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~155 .lut_mask = "ee50";
defparam \mem~155 .operation_mode = "normal";
defparam \mem~155 .output_mode = "comb_only";
defparam \mem~155 .register_cascade_mode = "off";
defparam \mem~155 .sum_lutc_input = "datac";
defparam \mem~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxv_lcell \mem~156 (
// Equation(s):
// \mem~156_combout  = (\addr~combout [1] & ((\mem~155_combout  & ((\mem~53_combout ))) # (!\mem~155_combout  & (\mem~37_combout )))) # (!\addr~combout [1] & (((\mem~155_combout ))))

	.clk(gnd),
	.dataa(\addr~combout [1]),
	.datab(\mem~37_combout ),
	.datac(\mem~53_combout ),
	.datad(\mem~155_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~156_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~156 .lut_mask = "f588";
defparam \mem~156 .operation_mode = "normal";
defparam \mem~156 .output_mode = "comb_only";
defparam \mem~156 .register_cascade_mode = "off";
defparam \mem~156 .sum_lutc_input = "datac";
defparam \mem~156 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxv_lcell \mem~101 (
// Equation(s):
// \mem~101_combout  = ((\rtl~5_combout  & (\data[5]~5 )) # (!\rtl~5_combout  & ((\mem~101_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[5]~5 ),
	.datac(\rtl~5_combout ),
	.datad(\mem~101_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~101_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~101 .lut_mask = "cfc0";
defparam \mem~101 .operation_mode = "normal";
defparam \mem~101 .output_mode = "comb_only";
defparam \mem~101 .register_cascade_mode = "off";
defparam \mem~101 .sum_lutc_input = "datac";
defparam \mem~101 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxv_lcell \mem~69 (
// Equation(s):
// \mem~69_combout  = ((\rtl~6_combout  & (\data[5]~5 )) # (!\rtl~6_combout  & ((\mem~69_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[5]~5 ),
	.datac(\rtl~6_combout ),
	.datad(\mem~69_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~69_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~69 .lut_mask = "cfc0";
defparam \mem~69 .operation_mode = "normal";
defparam \mem~69 .output_mode = "comb_only";
defparam \mem~69 .register_cascade_mode = "off";
defparam \mem~69 .sum_lutc_input = "datac";
defparam \mem~69 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxv_lcell \mem~153 (
// Equation(s):
// \mem~153_combout  = (\addr~combout [0] & (((\addr~combout [1])))) # (!\addr~combout [0] & ((\addr~combout [1] & (\mem~101_combout )) # (!\addr~combout [1] & ((\mem~69_combout )))))

	.clk(gnd),
	.dataa(\addr~combout [0]),
	.datab(\mem~101_combout ),
	.datac(\mem~69_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~153_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~153 .lut_mask = "ee50";
defparam \mem~153 .operation_mode = "normal";
defparam \mem~153 .output_mode = "comb_only";
defparam \mem~153 .register_cascade_mode = "off";
defparam \mem~153 .sum_lutc_input = "datac";
defparam \mem~153 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxv_lcell \mem~117 (
// Equation(s):
// \mem~117_combout  = ((\rtl~7_combout  & (\data[5]~5 )) # (!\rtl~7_combout  & ((\mem~117_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[5]~5 ),
	.datac(\mem~117_combout ),
	.datad(\rtl~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~117_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~117 .lut_mask = "ccf0";
defparam \mem~117 .operation_mode = "normal";
defparam \mem~117 .output_mode = "comb_only";
defparam \mem~117 .register_cascade_mode = "off";
defparam \mem~117 .sum_lutc_input = "datac";
defparam \mem~117 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxv_lcell \mem~85 (
// Equation(s):
// \mem~85_combout  = ((\rtl~4_combout  & ((\data[5]~5 ))) # (!\rtl~4_combout  & (\mem~85_combout )))

	.clk(gnd),
	.dataa(\mem~85_combout ),
	.datab(\data[5]~5 ),
	.datac(vcc),
	.datad(\rtl~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~85_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~85 .lut_mask = "ccaa";
defparam \mem~85 .operation_mode = "normal";
defparam \mem~85 .output_mode = "comb_only";
defparam \mem~85 .register_cascade_mode = "off";
defparam \mem~85 .sum_lutc_input = "datac";
defparam \mem~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxv_lcell \mem~154 (
// Equation(s):
// \mem~154_combout  = (\mem~153_combout  & ((\mem~117_combout ) # ((!\addr~combout [0])))) # (!\mem~153_combout  & (((\mem~85_combout  & \addr~combout [0]))))

	.clk(gnd),
	.dataa(\mem~153_combout ),
	.datab(\mem~117_combout ),
	.datac(\mem~85_combout ),
	.datad(\addr~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~154_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~154 .lut_mask = "d8aa";
defparam \mem~154 .operation_mode = "normal";
defparam \mem~154 .output_mode = "comb_only";
defparam \mem~154 .register_cascade_mode = "off";
defparam \mem~154 .sum_lutc_input = "datac";
defparam \mem~154 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxv_lcell \mem~157 (
// Equation(s):
// \mem~157_combout  = ((\addr~combout [2] & ((\mem~154_combout ))) # (!\addr~combout [2] & (\mem~156_combout )))

	.clk(gnd),
	.dataa(\mem~156_combout ),
	.datab(vcc),
	.datac(\mem~154_combout ),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~157_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~157 .lut_mask = "f0aa";
defparam \mem~157 .operation_mode = "normal";
defparam \mem~157 .output_mode = "comb_only";
defparam \mem~157 .register_cascade_mode = "off";
defparam \mem~157 .sum_lutc_input = "datac";
defparam \mem~157 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxv_lcell \mem~118 (
// Equation(s):
// \mem~118_combout  = ((\rtl~7_combout  & (\data[6]~6 )) # (!\rtl~7_combout  & ((\mem~118_combout ))))

	.clk(gnd),
	.dataa(\data[6]~6 ),
	.datab(vcc),
	.datac(\rtl~7_combout ),
	.datad(\mem~118_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~118_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~118 .lut_mask = "afa0";
defparam \mem~118 .operation_mode = "normal";
defparam \mem~118 .output_mode = "comb_only";
defparam \mem~118 .register_cascade_mode = "off";
defparam \mem~118 .sum_lutc_input = "datac";
defparam \mem~118 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \mem~102 (
// Equation(s):
// \mem~102_combout  = ((\rtl~5_combout  & ((\data[6]~6 ))) # (!\rtl~5_combout  & (\mem~102_combout )))

	.clk(gnd),
	.dataa(\mem~102_combout ),
	.datab(vcc),
	.datac(\data[6]~6 ),
	.datad(\rtl~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~102_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~102 .lut_mask = "f0aa";
defparam \mem~102 .operation_mode = "normal";
defparam \mem~102 .output_mode = "comb_only";
defparam \mem~102 .register_cascade_mode = "off";
defparam \mem~102 .sum_lutc_input = "datac";
defparam \mem~102 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxv_lcell \mem~70 (
// Equation(s):
// \mem~70_combout  = ((\rtl~6_combout  & (\data[6]~6 )) # (!\rtl~6_combout  & ((\mem~70_combout ))))

	.clk(gnd),
	.dataa(\data[6]~6 ),
	.datab(\mem~70_combout ),
	.datac(vcc),
	.datad(\rtl~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~70 .lut_mask = "aacc";
defparam \mem~70 .operation_mode = "normal";
defparam \mem~70 .output_mode = "comb_only";
defparam \mem~70 .register_cascade_mode = "off";
defparam \mem~70 .sum_lutc_input = "datac";
defparam \mem~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxv_lcell \mem~158 (
// Equation(s):
// \mem~158_combout  = (\addr~combout [0] & (\addr~combout [1])) # (!\addr~combout [0] & ((\addr~combout [1] & (\mem~102_combout )) # (!\addr~combout [1] & ((\mem~70_combout )))))

	.clk(gnd),
	.dataa(\addr~combout [0]),
	.datab(\addr~combout [1]),
	.datac(\mem~102_combout ),
	.datad(\mem~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~158_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~158 .lut_mask = "d9c8";
defparam \mem~158 .operation_mode = "normal";
defparam \mem~158 .output_mode = "comb_only";
defparam \mem~158 .register_cascade_mode = "off";
defparam \mem~158 .sum_lutc_input = "datac";
defparam \mem~158 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N3
maxv_lcell \mem~86 (
// Equation(s):
// \mem~86_combout  = ((\rtl~4_combout  & (\data[6]~6 )) # (!\rtl~4_combout  & ((\mem~86_combout ))))

	.clk(gnd),
	.dataa(\data[6]~6 ),
	.datab(vcc),
	.datac(\mem~86_combout ),
	.datad(\rtl~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~86 .lut_mask = "aaf0";
defparam \mem~86 .operation_mode = "normal";
defparam \mem~86 .output_mode = "comb_only";
defparam \mem~86 .register_cascade_mode = "off";
defparam \mem~86 .sum_lutc_input = "datac";
defparam \mem~86 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxv_lcell \mem~159 (
// Equation(s):
// \mem~159_combout  = (\addr~combout [0] & ((\mem~158_combout  & (\mem~118_combout )) # (!\mem~158_combout  & ((\mem~86_combout ))))) # (!\addr~combout [0] & (((\mem~158_combout ))))

	.clk(gnd),
	.dataa(\mem~118_combout ),
	.datab(\addr~combout [0]),
	.datac(\mem~158_combout ),
	.datad(\mem~86_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~159_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~159 .lut_mask = "bcb0";
defparam \mem~159 .operation_mode = "normal";
defparam \mem~159 .output_mode = "comb_only";
defparam \mem~159 .register_cascade_mode = "off";
defparam \mem~159 .sum_lutc_input = "datac";
defparam \mem~159 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxv_lcell \mem~6 (
// Equation(s):
// \mem~6_combout  = ((GLOBAL(\rtl~2_combout ) & (\data[6]~6 )) # (!GLOBAL(\rtl~2_combout ) & ((\mem~6_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[6]~6 ),
	.datac(\mem~6_combout ),
	.datad(\rtl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~6 .lut_mask = "ccf0";
defparam \mem~6 .operation_mode = "normal";
defparam \mem~6 .output_mode = "comb_only";
defparam \mem~6 .register_cascade_mode = "off";
defparam \mem~6 .sum_lutc_input = "datac";
defparam \mem~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxv_lcell \mem~22 (
// Equation(s):
// \mem~22_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[6]~6 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~22_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[6]~6 ),
	.datac(\rtl~1_combout ),
	.datad(\mem~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~22 .lut_mask = "cfc0";
defparam \mem~22 .operation_mode = "normal";
defparam \mem~22 .output_mode = "comb_only";
defparam \mem~22 .register_cascade_mode = "off";
defparam \mem~22 .sum_lutc_input = "datac";
defparam \mem~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxv_lcell \mem~160 (
// Equation(s):
// \mem~160_combout  = (\addr~combout [1] & (((\addr~combout [0])))) # (!\addr~combout [1] & ((\addr~combout [0] & ((\mem~22_combout ))) # (!\addr~combout [0] & (\mem~6_combout ))))

	.clk(gnd),
	.dataa(\mem~6_combout ),
	.datab(\addr~combout [1]),
	.datac(\addr~combout [0]),
	.datad(\mem~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~160_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~160 .lut_mask = "f2c2";
defparam \mem~160 .operation_mode = "normal";
defparam \mem~160 .output_mode = "comb_only";
defparam \mem~160 .register_cascade_mode = "off";
defparam \mem~160 .sum_lutc_input = "datac";
defparam \mem~160 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N1
maxv_lcell \mem~54 (
// Equation(s):
// \mem~54_combout  = ((GLOBAL(\rtl~3_combout ) & (\data[6]~6 )) # (!GLOBAL(\rtl~3_combout ) & ((\mem~54_combout ))))

	.clk(gnd),
	.dataa(\data[6]~6 ),
	.datab(\mem~54_combout ),
	.datac(vcc),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~54 .lut_mask = "aacc";
defparam \mem~54 .operation_mode = "normal";
defparam \mem~54 .output_mode = "comb_only";
defparam \mem~54 .register_cascade_mode = "off";
defparam \mem~54 .sum_lutc_input = "datac";
defparam \mem~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N9
maxv_lcell \mem~38 (
// Equation(s):
// \mem~38_combout  = ((GLOBAL(\rtl~0_combout ) & (\data[6]~6 )) # (!GLOBAL(\rtl~0_combout ) & ((\mem~38_combout ))))

	.clk(gnd),
	.dataa(\data[6]~6 ),
	.datab(vcc),
	.datac(\rtl~0_combout ),
	.datad(\mem~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~38 .lut_mask = "afa0";
defparam \mem~38 .operation_mode = "normal";
defparam \mem~38 .output_mode = "comb_only";
defparam \mem~38 .register_cascade_mode = "off";
defparam \mem~38 .sum_lutc_input = "datac";
defparam \mem~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxv_lcell \mem~161 (
// Equation(s):
// \mem~161_combout  = (\mem~160_combout  & ((\mem~54_combout ) # ((!\addr~combout [1])))) # (!\mem~160_combout  & (((\addr~combout [1] & \mem~38_combout ))))

	.clk(gnd),
	.dataa(\mem~160_combout ),
	.datab(\mem~54_combout ),
	.datac(\addr~combout [1]),
	.datad(\mem~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~161_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~161 .lut_mask = "da8a";
defparam \mem~161 .operation_mode = "normal";
defparam \mem~161 .output_mode = "comb_only";
defparam \mem~161 .register_cascade_mode = "off";
defparam \mem~161 .sum_lutc_input = "datac";
defparam \mem~161 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxv_lcell \mem~162 (
// Equation(s):
// \mem~162_combout  = ((\addr~combout [2] & (\mem~159_combout )) # (!\addr~combout [2] & ((\mem~161_combout ))))

	.clk(gnd),
	.dataa(\mem~159_combout ),
	.datab(vcc),
	.datac(\mem~161_combout ),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~162_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~162 .lut_mask = "aaf0";
defparam \mem~162 .operation_mode = "normal";
defparam \mem~162 .output_mode = "comb_only";
defparam \mem~162 .register_cascade_mode = "off";
defparam \mem~162 .sum_lutc_input = "datac";
defparam \mem~162 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxv_lcell \mem~119 (
// Equation(s):
// \mem~119_combout  = ((\rtl~7_combout  & (\data[7]~7 )) # (!\rtl~7_combout  & ((\mem~119_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[7]~7 ),
	.datac(\rtl~7_combout ),
	.datad(\mem~119_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~119_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~119 .lut_mask = "cfc0";
defparam \mem~119 .operation_mode = "normal";
defparam \mem~119 .output_mode = "comb_only";
defparam \mem~119 .register_cascade_mode = "off";
defparam \mem~119 .sum_lutc_input = "datac";
defparam \mem~119 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N0
maxv_lcell \mem~71 (
// Equation(s):
// \mem~71_combout  = ((\rtl~6_combout  & (\data[7]~7 )) # (!\rtl~6_combout  & ((\mem~71_combout ))))

	.clk(gnd),
	.dataa(\data[7]~7 ),
	.datab(vcc),
	.datac(\mem~71_combout ),
	.datad(\rtl~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~71 .lut_mask = "aaf0";
defparam \mem~71 .operation_mode = "normal";
defparam \mem~71 .output_mode = "comb_only";
defparam \mem~71 .register_cascade_mode = "off";
defparam \mem~71 .sum_lutc_input = "datac";
defparam \mem~71 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxv_lcell \mem~103 (
// Equation(s):
// \mem~103_combout  = ((\rtl~5_combout  & (\data[7]~7 )) # (!\rtl~5_combout  & ((\mem~103_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[7]~7 ),
	.datac(\rtl~5_combout ),
	.datad(\mem~103_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~103_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~103 .lut_mask = "cfc0";
defparam \mem~103 .operation_mode = "normal";
defparam \mem~103 .output_mode = "comb_only";
defparam \mem~103 .register_cascade_mode = "off";
defparam \mem~103 .sum_lutc_input = "datac";
defparam \mem~103 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxv_lcell \mem~163 (
// Equation(s):
// \mem~163_combout  = (\addr~combout [0] & (((\addr~combout [1])))) # (!\addr~combout [0] & ((\addr~combout [1] & ((\mem~103_combout ))) # (!\addr~combout [1] & (\mem~71_combout ))))

	.clk(gnd),
	.dataa(\mem~71_combout ),
	.datab(\addr~combout [0]),
	.datac(\mem~103_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~163_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~163 .lut_mask = "fc22";
defparam \mem~163 .operation_mode = "normal";
defparam \mem~163 .output_mode = "comb_only";
defparam \mem~163 .register_cascade_mode = "off";
defparam \mem~163 .sum_lutc_input = "datac";
defparam \mem~163 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxv_lcell \mem~87 (
// Equation(s):
// \mem~87_combout  = ((\rtl~4_combout  & (\data[7]~7 )) # (!\rtl~4_combout  & ((\mem~87_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[7]~7 ),
	.datac(\rtl~4_combout ),
	.datad(\mem~87_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~87 .lut_mask = "cfc0";
defparam \mem~87 .operation_mode = "normal";
defparam \mem~87 .output_mode = "comb_only";
defparam \mem~87 .register_cascade_mode = "off";
defparam \mem~87 .sum_lutc_input = "datac";
defparam \mem~87 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxv_lcell \mem~164 (
// Equation(s):
// \mem~164_combout  = (\addr~combout [0] & ((\mem~163_combout  & (\mem~119_combout )) # (!\mem~163_combout  & ((\mem~87_combout ))))) # (!\addr~combout [0] & (((\mem~163_combout ))))

	.clk(gnd),
	.dataa(\mem~119_combout ),
	.datab(\addr~combout [0]),
	.datac(\mem~163_combout ),
	.datad(\mem~87_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~164_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~164 .lut_mask = "bcb0";
defparam \mem~164 .operation_mode = "normal";
defparam \mem~164 .output_mode = "comb_only";
defparam \mem~164 .register_cascade_mode = "off";
defparam \mem~164 .sum_lutc_input = "datac";
defparam \mem~164 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxv_lcell \mem~23 (
// Equation(s):
// \mem~23_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[7]~7 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~23_combout ))))

	.clk(gnd),
	.dataa(\data[7]~7 ),
	.datab(vcc),
	.datac(\rtl~1_combout ),
	.datad(\mem~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~23 .lut_mask = "afa0";
defparam \mem~23 .operation_mode = "normal";
defparam \mem~23 .output_mode = "comb_only";
defparam \mem~23 .register_cascade_mode = "off";
defparam \mem~23 .sum_lutc_input = "datac";
defparam \mem~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxv_lcell \mem~7 (
// Equation(s):
// \mem~7_combout  = ((GLOBAL(\rtl~2_combout ) & (\data[7]~7 )) # (!GLOBAL(\rtl~2_combout ) & ((\mem~7_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtl~2_combout ),
	.datac(\data[7]~7 ),
	.datad(\mem~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~7 .lut_mask = "f3c0";
defparam \mem~7 .operation_mode = "normal";
defparam \mem~7 .output_mode = "comb_only";
defparam \mem~7 .register_cascade_mode = "off";
defparam \mem~7 .sum_lutc_input = "datac";
defparam \mem~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxv_lcell \mem~165 (
// Equation(s):
// \mem~165_combout  = (\addr~combout [1] & (((\addr~combout [0])))) # (!\addr~combout [1] & ((\addr~combout [0] & (\mem~23_combout )) # (!\addr~combout [0] & ((\mem~7_combout )))))

	.clk(gnd),
	.dataa(\addr~combout [1]),
	.datab(\mem~23_combout ),
	.datac(\addr~combout [0]),
	.datad(\mem~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~165_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~165 .lut_mask = "e5e0";
defparam \mem~165 .operation_mode = "normal";
defparam \mem~165 .output_mode = "comb_only";
defparam \mem~165 .register_cascade_mode = "off";
defparam \mem~165 .sum_lutc_input = "datac";
defparam \mem~165 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxv_lcell \mem~39 (
// Equation(s):
// \mem~39_combout  = ((GLOBAL(\rtl~0_combout ) & (\data[7]~7 )) # (!GLOBAL(\rtl~0_combout ) & ((\mem~39_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[7]~7 ),
	.datac(\rtl~0_combout ),
	.datad(\mem~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~39 .lut_mask = "cfc0";
defparam \mem~39 .operation_mode = "normal";
defparam \mem~39 .output_mode = "comb_only";
defparam \mem~39 .register_cascade_mode = "off";
defparam \mem~39 .sum_lutc_input = "datac";
defparam \mem~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxv_lcell \mem~55 (
// Equation(s):
// \mem~55_combout  = ((GLOBAL(\rtl~3_combout ) & (\data[7]~7 )) # (!GLOBAL(\rtl~3_combout ) & ((\mem~55_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[7]~7 ),
	.datac(\mem~55_combout ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~55 .lut_mask = "ccf0";
defparam \mem~55 .operation_mode = "normal";
defparam \mem~55 .output_mode = "comb_only";
defparam \mem~55 .register_cascade_mode = "off";
defparam \mem~55 .sum_lutc_input = "datac";
defparam \mem~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxv_lcell \mem~166 (
// Equation(s):
// \mem~166_combout  = (\mem~165_combout  & (((\mem~55_combout ) # (!\addr~combout [1])))) # (!\mem~165_combout  & (\mem~39_combout  & ((\addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~165_combout ),
	.datab(\mem~39_combout ),
	.datac(\mem~55_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~166_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~166 .lut_mask = "e4aa";
defparam \mem~166 .operation_mode = "normal";
defparam \mem~166 .output_mode = "comb_only";
defparam \mem~166 .register_cascade_mode = "off";
defparam \mem~166 .sum_lutc_input = "datac";
defparam \mem~166 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxv_lcell \mem~167 (
// Equation(s):
// \mem~167_combout  = ((\addr~combout [2] & (\mem~164_combout )) # (!\addr~combout [2] & ((\mem~166_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~164_combout ),
	.datac(\mem~166_combout ),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~167_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~167 .lut_mask = "ccf0";
defparam \mem~167 .operation_mode = "normal";
defparam \mem~167 .output_mode = "comb_only";
defparam \mem~167 .register_cascade_mode = "off";
defparam \mem~167 .sum_lutc_input = "datac";
defparam \mem~167 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxv_lcell \mem~88 (
// Equation(s):
// \mem~88_combout  = ((\rtl~4_combout  & ((\data[8]~8 ))) # (!\rtl~4_combout  & (\mem~88_combout )))

	.clk(gnd),
	.dataa(\mem~88_combout ),
	.datab(\data[8]~8 ),
	.datac(vcc),
	.datad(\rtl~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~88_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~88 .lut_mask = "ccaa";
defparam \mem~88 .operation_mode = "normal";
defparam \mem~88 .output_mode = "comb_only";
defparam \mem~88 .register_cascade_mode = "off";
defparam \mem~88 .sum_lutc_input = "datac";
defparam \mem~88 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxv_lcell \mem~120 (
// Equation(s):
// \mem~120_combout  = (\rtl~7_combout  & (((\data[8]~8 )))) # (!\rtl~7_combout  & (\mem~120_combout ))

	.clk(gnd),
	.dataa(\rtl~7_combout ),
	.datab(\mem~120_combout ),
	.datac(\data[8]~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~120_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~120 .lut_mask = "e4e4";
defparam \mem~120 .operation_mode = "normal";
defparam \mem~120 .output_mode = "comb_only";
defparam \mem~120 .register_cascade_mode = "off";
defparam \mem~120 .sum_lutc_input = "datac";
defparam \mem~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxv_lcell \mem~104 (
// Equation(s):
// \mem~104_combout  = (\rtl~5_combout  & (\data[8]~8 )) # (!\rtl~5_combout  & (((\mem~104_combout ))))

	.clk(gnd),
	.dataa(\data[8]~8 ),
	.datab(\mem~104_combout ),
	.datac(\rtl~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~104_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~104 .lut_mask = "acac";
defparam \mem~104 .operation_mode = "normal";
defparam \mem~104 .output_mode = "comb_only";
defparam \mem~104 .register_cascade_mode = "off";
defparam \mem~104 .sum_lutc_input = "datac";
defparam \mem~104 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxv_lcell \mem~72 (
// Equation(s):
// \mem~72_combout  = ((\rtl~6_combout  & (\data[8]~8 )) # (!\rtl~6_combout  & ((\mem~72_combout ))))

	.clk(gnd),
	.dataa(\data[8]~8 ),
	.datab(vcc),
	.datac(\rtl~6_combout ),
	.datad(\mem~72_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~72_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~72 .lut_mask = "afa0";
defparam \mem~72 .operation_mode = "normal";
defparam \mem~72 .output_mode = "comb_only";
defparam \mem~72 .register_cascade_mode = "off";
defparam \mem~72 .sum_lutc_input = "datac";
defparam \mem~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxv_lcell \mem~168 (
// Equation(s):
// \mem~168_combout  = (\addr~combout [0] & (((\addr~combout [1])))) # (!\addr~combout [0] & ((\addr~combout [1] & (\mem~104_combout )) # (!\addr~combout [1] & ((\mem~72_combout )))))

	.clk(gnd),
	.dataa(\addr~combout [0]),
	.datab(\mem~104_combout ),
	.datac(\addr~combout [1]),
	.datad(\mem~72_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~168_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~168 .lut_mask = "e5e0";
defparam \mem~168 .operation_mode = "normal";
defparam \mem~168 .output_mode = "comb_only";
defparam \mem~168 .register_cascade_mode = "off";
defparam \mem~168 .sum_lutc_input = "datac";
defparam \mem~168 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxv_lcell \mem~169 (
// Equation(s):
// \mem~169_combout  = (\addr~combout [0] & ((\mem~168_combout  & ((\mem~120_combout ))) # (!\mem~168_combout  & (\mem~88_combout )))) # (!\addr~combout [0] & (((\mem~168_combout ))))

	.clk(gnd),
	.dataa(\mem~88_combout ),
	.datab(\mem~120_combout ),
	.datac(\addr~combout [0]),
	.datad(\mem~168_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~169_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~169 .lut_mask = "cfa0";
defparam \mem~169 .operation_mode = "normal";
defparam \mem~169 .output_mode = "comb_only";
defparam \mem~169 .register_cascade_mode = "off";
defparam \mem~169 .sum_lutc_input = "datac";
defparam \mem~169 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxv_lcell \mem~24 (
// Equation(s):
// \mem~24_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[8]~8 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~24_combout ))))

	.clk(gnd),
	.dataa(\data[8]~8 ),
	.datab(vcc),
	.datac(\rtl~1_combout ),
	.datad(\mem~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~24 .lut_mask = "afa0";
defparam \mem~24 .operation_mode = "normal";
defparam \mem~24 .output_mode = "comb_only";
defparam \mem~24 .register_cascade_mode = "off";
defparam \mem~24 .sum_lutc_input = "datac";
defparam \mem~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxv_lcell \mem~8 (
// Equation(s):
// \mem~8_combout  = ((GLOBAL(\rtl~2_combout ) & ((\data[8]~8 ))) # (!GLOBAL(\rtl~2_combout ) & (\mem~8_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~8_combout ),
	.datac(\data[8]~8 ),
	.datad(\rtl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~8 .lut_mask = "f0cc";
defparam \mem~8 .operation_mode = "normal";
defparam \mem~8 .output_mode = "comb_only";
defparam \mem~8 .register_cascade_mode = "off";
defparam \mem~8 .sum_lutc_input = "datac";
defparam \mem~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxv_lcell \mem~170 (
// Equation(s):
// \mem~170_combout  = (\addr~combout [0] & ((\mem~24_combout ) # ((\addr~combout [1])))) # (!\addr~combout [0] & (((\mem~8_combout  & !\addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~24_combout ),
	.datab(\mem~8_combout ),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~170_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~170 .lut_mask = "f0ac";
defparam \mem~170 .operation_mode = "normal";
defparam \mem~170 .output_mode = "comb_only";
defparam \mem~170 .register_cascade_mode = "off";
defparam \mem~170 .sum_lutc_input = "datac";
defparam \mem~170 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxv_lcell \mem~56 (
// Equation(s):
// \mem~56_combout  = ((GLOBAL(\rtl~3_combout ) & ((\data[8]~8 ))) # (!GLOBAL(\rtl~3_combout ) & (\mem~56_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~56_combout ),
	.datac(\data[8]~8 ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~56 .lut_mask = "f0cc";
defparam \mem~56 .operation_mode = "normal";
defparam \mem~56 .output_mode = "comb_only";
defparam \mem~56 .register_cascade_mode = "off";
defparam \mem~56 .sum_lutc_input = "datac";
defparam \mem~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxv_lcell \mem~40 (
// Equation(s):
// \mem~40_combout  = ((GLOBAL(\rtl~0_combout ) & (\data[8]~8 )) # (!GLOBAL(\rtl~0_combout ) & ((\mem~40_combout ))))

	.clk(gnd),
	.dataa(\data[8]~8 ),
	.datab(vcc),
	.datac(\rtl~0_combout ),
	.datad(\mem~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~40 .lut_mask = "afa0";
defparam \mem~40 .operation_mode = "normal";
defparam \mem~40 .output_mode = "comb_only";
defparam \mem~40 .register_cascade_mode = "off";
defparam \mem~40 .sum_lutc_input = "datac";
defparam \mem~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxv_lcell \mem~171 (
// Equation(s):
// \mem~171_combout  = (\mem~170_combout  & ((\mem~56_combout ) # ((!\addr~combout [1])))) # (!\mem~170_combout  & (((\mem~40_combout  & \addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~170_combout ),
	.datab(\mem~56_combout ),
	.datac(\mem~40_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~171_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~171 .lut_mask = "d8aa";
defparam \mem~171 .operation_mode = "normal";
defparam \mem~171 .output_mode = "comb_only";
defparam \mem~171 .register_cascade_mode = "off";
defparam \mem~171 .sum_lutc_input = "datac";
defparam \mem~171 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxv_lcell \mem~172 (
// Equation(s):
// \mem~172_combout  = ((\addr~combout [2] & (\mem~169_combout )) # (!\addr~combout [2] & ((\mem~171_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~169_combout ),
	.datac(\mem~171_combout ),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~172_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~172 .lut_mask = "ccf0";
defparam \mem~172 .operation_mode = "normal";
defparam \mem~172 .output_mode = "comb_only";
defparam \mem~172 .register_cascade_mode = "off";
defparam \mem~172 .sum_lutc_input = "datac";
defparam \mem~172 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxv_lcell \mem~89 (
// Equation(s):
// \mem~89_combout  = (\rtl~4_combout  & (((\data[9]~9 )))) # (!\rtl~4_combout  & (\mem~89_combout ))

	.clk(gnd),
	.dataa(\mem~89_combout ),
	.datab(\data[9]~9 ),
	.datac(\rtl~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~89 .lut_mask = "caca";
defparam \mem~89 .operation_mode = "normal";
defparam \mem~89 .output_mode = "comb_only";
defparam \mem~89 .register_cascade_mode = "off";
defparam \mem~89 .sum_lutc_input = "datac";
defparam \mem~89 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxv_lcell \mem~121 (
// Equation(s):
// \mem~121_combout  = ((\rtl~7_combout  & (\data[9]~9 )) # (!\rtl~7_combout  & ((\mem~121_combout ))))

	.clk(gnd),
	.dataa(\data[9]~9 ),
	.datab(vcc),
	.datac(\mem~121_combout ),
	.datad(\rtl~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~121_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~121 .lut_mask = "aaf0";
defparam \mem~121 .operation_mode = "normal";
defparam \mem~121 .output_mode = "comb_only";
defparam \mem~121 .register_cascade_mode = "off";
defparam \mem~121 .sum_lutc_input = "datac";
defparam \mem~121 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxv_lcell \mem~105 (
// Equation(s):
// \mem~105_combout  = ((\rtl~5_combout  & (\data[9]~9 )) # (!\rtl~5_combout  & ((\mem~105_combout ))))

	.clk(gnd),
	.dataa(\data[9]~9 ),
	.datab(vcc),
	.datac(\rtl~5_combout ),
	.datad(\mem~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~105_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~105 .lut_mask = "afa0";
defparam \mem~105 .operation_mode = "normal";
defparam \mem~105 .output_mode = "comb_only";
defparam \mem~105 .register_cascade_mode = "off";
defparam \mem~105 .sum_lutc_input = "datac";
defparam \mem~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxv_lcell \mem~73 (
// Equation(s):
// \mem~73_combout  = ((\rtl~6_combout  & (\data[9]~9 )) # (!\rtl~6_combout  & ((\mem~73_combout ))))

	.clk(gnd),
	.dataa(\data[9]~9 ),
	.datab(\mem~73_combout ),
	.datac(vcc),
	.datad(\rtl~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~73_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~73 .lut_mask = "aacc";
defparam \mem~73 .operation_mode = "normal";
defparam \mem~73 .output_mode = "comb_only";
defparam \mem~73 .register_cascade_mode = "off";
defparam \mem~73 .sum_lutc_input = "datac";
defparam \mem~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxv_lcell \mem~173 (
// Equation(s):
// \mem~173_combout  = (\addr~combout [0] & (((\addr~combout [1])))) # (!\addr~combout [0] & ((\addr~combout [1] & (\mem~105_combout )) # (!\addr~combout [1] & ((\mem~73_combout )))))

	.clk(gnd),
	.dataa(\mem~105_combout ),
	.datab(\mem~73_combout ),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~173_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~173 .lut_mask = "fa0c";
defparam \mem~173 .operation_mode = "normal";
defparam \mem~173 .output_mode = "comb_only";
defparam \mem~173 .register_cascade_mode = "off";
defparam \mem~173 .sum_lutc_input = "datac";
defparam \mem~173 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxv_lcell \mem~174 (
// Equation(s):
// \mem~174_combout  = (\addr~combout [0] & ((\mem~173_combout  & ((\mem~121_combout ))) # (!\mem~173_combout  & (\mem~89_combout )))) # (!\addr~combout [0] & (((\mem~173_combout ))))

	.clk(gnd),
	.dataa(\mem~89_combout ),
	.datab(\mem~121_combout ),
	.datac(\addr~combout [0]),
	.datad(\mem~173_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~174_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~174 .lut_mask = "cfa0";
defparam \mem~174 .operation_mode = "normal";
defparam \mem~174 .output_mode = "comb_only";
defparam \mem~174 .register_cascade_mode = "off";
defparam \mem~174 .sum_lutc_input = "datac";
defparam \mem~174 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N6
maxv_lcell \mem~41 (
// Equation(s):
// \mem~41_combout  = ((GLOBAL(\rtl~0_combout ) & (\data[9]~9 )) # (!GLOBAL(\rtl~0_combout ) & ((\mem~41_combout ))))

	.clk(gnd),
	.dataa(\data[9]~9 ),
	.datab(vcc),
	.datac(\rtl~0_combout ),
	.datad(\mem~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~41 .lut_mask = "afa0";
defparam \mem~41 .operation_mode = "normal";
defparam \mem~41 .output_mode = "comb_only";
defparam \mem~41 .register_cascade_mode = "off";
defparam \mem~41 .sum_lutc_input = "datac";
defparam \mem~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxv_lcell \mem~57 (
// Equation(s):
// \mem~57_combout  = ((GLOBAL(\rtl~3_combout ) & (\data[9]~9 )) # (!GLOBAL(\rtl~3_combout ) & ((\mem~57_combout ))))

	.clk(gnd),
	.dataa(\data[9]~9 ),
	.datab(vcc),
	.datac(\mem~57_combout ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~57 .lut_mask = "aaf0";
defparam \mem~57 .operation_mode = "normal";
defparam \mem~57 .output_mode = "comb_only";
defparam \mem~57 .register_cascade_mode = "off";
defparam \mem~57 .sum_lutc_input = "datac";
defparam \mem~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxv_lcell \mem~9 (
// Equation(s):
// \mem~9_combout  = ((GLOBAL(\rtl~2_combout ) & (\data[9]~9 )) # (!GLOBAL(\rtl~2_combout ) & ((\mem~9_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtl~2_combout ),
	.datac(\data[9]~9 ),
	.datad(\mem~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~9 .lut_mask = "f3c0";
defparam \mem~9 .operation_mode = "normal";
defparam \mem~9 .output_mode = "comb_only";
defparam \mem~9 .register_cascade_mode = "off";
defparam \mem~9 .sum_lutc_input = "datac";
defparam \mem~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxv_lcell \mem~25 (
// Equation(s):
// \mem~25_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[9]~9 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~25_combout ))))

	.clk(gnd),
	.dataa(\data[9]~9 ),
	.datab(vcc),
	.datac(\rtl~1_combout ),
	.datad(\mem~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~25 .lut_mask = "afa0";
defparam \mem~25 .operation_mode = "normal";
defparam \mem~25 .output_mode = "comb_only";
defparam \mem~25 .register_cascade_mode = "off";
defparam \mem~25 .sum_lutc_input = "datac";
defparam \mem~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxv_lcell \mem~175 (
// Equation(s):
// \mem~175_combout  = (\addr~combout [1] & (((\addr~combout [0])))) # (!\addr~combout [1] & ((\addr~combout [0] & ((\mem~25_combout ))) # (!\addr~combout [0] & (\mem~9_combout ))))

	.clk(gnd),
	.dataa(\addr~combout [1]),
	.datab(\mem~9_combout ),
	.datac(\addr~combout [0]),
	.datad(\mem~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~175_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~175 .lut_mask = "f4a4";
defparam \mem~175 .operation_mode = "normal";
defparam \mem~175 .output_mode = "comb_only";
defparam \mem~175 .register_cascade_mode = "off";
defparam \mem~175 .sum_lutc_input = "datac";
defparam \mem~175 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
maxv_lcell \mem~176 (
// Equation(s):
// \mem~176_combout  = (\addr~combout [1] & ((\mem~175_combout  & ((\mem~57_combout ))) # (!\mem~175_combout  & (\mem~41_combout )))) # (!\addr~combout [1] & (((\mem~175_combout ))))

	.clk(gnd),
	.dataa(\mem~41_combout ),
	.datab(\mem~57_combout ),
	.datac(\addr~combout [1]),
	.datad(\mem~175_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~176_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~176 .lut_mask = "cfa0";
defparam \mem~176 .operation_mode = "normal";
defparam \mem~176 .output_mode = "comb_only";
defparam \mem~176 .register_cascade_mode = "off";
defparam \mem~176 .sum_lutc_input = "datac";
defparam \mem~176 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxv_lcell \mem~177 (
// Equation(s):
// \mem~177_combout  = ((\addr~combout [2] & (\mem~174_combout )) # (!\addr~combout [2] & ((\mem~176_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~174_combout ),
	.datac(\addr~combout [2]),
	.datad(\mem~176_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~177_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~177 .lut_mask = "cfc0";
defparam \mem~177 .operation_mode = "normal";
defparam \mem~177 .output_mode = "comb_only";
defparam \mem~177 .register_cascade_mode = "off";
defparam \mem~177 .sum_lutc_input = "datac";
defparam \mem~177 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N9
maxv_lcell \mem~42 (
// Equation(s):
// \mem~42_combout  = ((GLOBAL(\rtl~0_combout ) & (\data[10]~10 )) # (!GLOBAL(\rtl~0_combout ) & ((\mem~42_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[10]~10 ),
	.datac(\rtl~0_combout ),
	.datad(\mem~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~42 .lut_mask = "cfc0";
defparam \mem~42 .operation_mode = "normal";
defparam \mem~42 .output_mode = "comb_only";
defparam \mem~42 .register_cascade_mode = "off";
defparam \mem~42 .sum_lutc_input = "datac";
defparam \mem~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxv_lcell \mem~10 (
// Equation(s):
// \mem~10_combout  = (GLOBAL(\rtl~2_combout ) & (\data[10]~10 )) # (!GLOBAL(\rtl~2_combout ) & (((\mem~10_combout ))))

	.clk(gnd),
	.dataa(\data[10]~10 ),
	.datab(\rtl~2_combout ),
	.datac(vcc),
	.datad(\mem~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~10 .lut_mask = "bb88";
defparam \mem~10 .operation_mode = "normal";
defparam \mem~10 .output_mode = "comb_only";
defparam \mem~10 .register_cascade_mode = "off";
defparam \mem~10 .sum_lutc_input = "datac";
defparam \mem~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxv_lcell \mem~26 (
// Equation(s):
// \mem~26_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[10]~10 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~26_combout ))))

	.clk(gnd),
	.dataa(\data[10]~10 ),
	.datab(vcc),
	.datac(\rtl~1_combout ),
	.datad(\mem~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~26 .lut_mask = "afa0";
defparam \mem~26 .operation_mode = "normal";
defparam \mem~26 .output_mode = "comb_only";
defparam \mem~26 .register_cascade_mode = "off";
defparam \mem~26 .sum_lutc_input = "datac";
defparam \mem~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxv_lcell \mem~180 (
// Equation(s):
// \mem~180_combout  = (\addr~combout [0] & (((\mem~26_combout ) # (\addr~combout [1])))) # (!\addr~combout [0] & (\mem~10_combout  & ((!\addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~10_combout ),
	.datab(\mem~26_combout ),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~180_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~180 .lut_mask = "f0ca";
defparam \mem~180 .operation_mode = "normal";
defparam \mem~180 .output_mode = "comb_only";
defparam \mem~180 .register_cascade_mode = "off";
defparam \mem~180 .sum_lutc_input = "datac";
defparam \mem~180 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N2
maxv_lcell \mem~58 (
// Equation(s):
// \mem~58_combout  = ((GLOBAL(\rtl~3_combout ) & ((\data[10]~10 ))) # (!GLOBAL(\rtl~3_combout ) & (\mem~58_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~58_combout ),
	.datac(\data[10]~10 ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~58 .lut_mask = "f0cc";
defparam \mem~58 .operation_mode = "normal";
defparam \mem~58 .output_mode = "comb_only";
defparam \mem~58 .register_cascade_mode = "off";
defparam \mem~58 .sum_lutc_input = "datac";
defparam \mem~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N3
maxv_lcell \mem~181 (
// Equation(s):
// \mem~181_combout  = (\addr~combout [1] & ((\mem~180_combout  & ((\mem~58_combout ))) # (!\mem~180_combout  & (\mem~42_combout )))) # (!\addr~combout [1] & (((\mem~180_combout ))))

	.clk(gnd),
	.dataa(\addr~combout [1]),
	.datab(\mem~42_combout ),
	.datac(\mem~180_combout ),
	.datad(\mem~58_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~181_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~181 .lut_mask = "f858";
defparam \mem~181 .operation_mode = "normal";
defparam \mem~181 .output_mode = "comb_only";
defparam \mem~181 .register_cascade_mode = "off";
defparam \mem~181 .sum_lutc_input = "datac";
defparam \mem~181 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxv_lcell \mem~74 (
// Equation(s):
// \mem~74_combout  = ((\rtl~6_combout  & (\data[10]~10 )) # (!\rtl~6_combout  & ((\mem~74_combout ))))

	.clk(gnd),
	.dataa(\data[10]~10 ),
	.datab(vcc),
	.datac(\mem~74_combout ),
	.datad(\rtl~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~74_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~74 .lut_mask = "aaf0";
defparam \mem~74 .operation_mode = "normal";
defparam \mem~74 .output_mode = "comb_only";
defparam \mem~74 .register_cascade_mode = "off";
defparam \mem~74 .sum_lutc_input = "datac";
defparam \mem~74 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
maxv_lcell \mem~106 (
// Equation(s):
// \mem~106_combout  = ((\rtl~5_combout  & (\data[10]~10 )) # (!\rtl~5_combout  & ((\mem~106_combout ))))

	.clk(gnd),
	.dataa(\data[10]~10 ),
	.datab(\mem~106_combout ),
	.datac(vcc),
	.datad(\rtl~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~106_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~106 .lut_mask = "aacc";
defparam \mem~106 .operation_mode = "normal";
defparam \mem~106 .output_mode = "comb_only";
defparam \mem~106 .register_cascade_mode = "off";
defparam \mem~106 .sum_lutc_input = "datac";
defparam \mem~106 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxv_lcell \mem~178 (
// Equation(s):
// \mem~178_combout  = (\addr~combout [0] & (((\addr~combout [1])))) # (!\addr~combout [0] & ((\addr~combout [1] & ((\mem~106_combout ))) # (!\addr~combout [1] & (\mem~74_combout ))))

	.clk(gnd),
	.dataa(\mem~74_combout ),
	.datab(\mem~106_combout ),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~178_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~178 .lut_mask = "fc0a";
defparam \mem~178 .operation_mode = "normal";
defparam \mem~178 .output_mode = "comb_only";
defparam \mem~178 .register_cascade_mode = "off";
defparam \mem~178 .sum_lutc_input = "datac";
defparam \mem~178 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
maxv_lcell \mem~122 (
// Equation(s):
// \mem~122_combout  = ((\rtl~7_combout  & (\data[10]~10 )) # (!\rtl~7_combout  & ((\mem~122_combout ))))

	.clk(gnd),
	.dataa(\data[10]~10 ),
	.datab(vcc),
	.datac(\mem~122_combout ),
	.datad(\rtl~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~122_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~122 .lut_mask = "aaf0";
defparam \mem~122 .operation_mode = "normal";
defparam \mem~122 .output_mode = "comb_only";
defparam \mem~122 .register_cascade_mode = "off";
defparam \mem~122 .sum_lutc_input = "datac";
defparam \mem~122 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxv_lcell \mem~90 (
// Equation(s):
// \mem~90_combout  = (\rtl~4_combout  & (\data[10]~10 )) # (!\rtl~4_combout  & (((\mem~90_combout ))))

	.clk(gnd),
	.dataa(\data[10]~10 ),
	.datab(\mem~90_combout ),
	.datac(\rtl~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~90 .lut_mask = "acac";
defparam \mem~90 .operation_mode = "normal";
defparam \mem~90 .output_mode = "comb_only";
defparam \mem~90 .register_cascade_mode = "off";
defparam \mem~90 .sum_lutc_input = "datac";
defparam \mem~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxv_lcell \mem~179 (
// Equation(s):
// \mem~179_combout  = (\mem~178_combout  & (((\mem~122_combout )) # (!\addr~combout [0]))) # (!\mem~178_combout  & (\addr~combout [0] & ((\mem~90_combout ))))

	.clk(gnd),
	.dataa(\mem~178_combout ),
	.datab(\addr~combout [0]),
	.datac(\mem~122_combout ),
	.datad(\mem~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~179_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~179 .lut_mask = "e6a2";
defparam \mem~179 .operation_mode = "normal";
defparam \mem~179 .output_mode = "comb_only";
defparam \mem~179 .register_cascade_mode = "off";
defparam \mem~179 .sum_lutc_input = "datac";
defparam \mem~179 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxv_lcell \mem~182 (
// Equation(s):
// \mem~182_combout  = ((\addr~combout [2] & ((\mem~179_combout ))) # (!\addr~combout [2] & (\mem~181_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~181_combout ),
	.datac(\mem~179_combout ),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~182_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~182 .lut_mask = "f0cc";
defparam \mem~182 .operation_mode = "normal";
defparam \mem~182 .output_mode = "comb_only";
defparam \mem~182 .register_cascade_mode = "off";
defparam \mem~182 .sum_lutc_input = "datac";
defparam \mem~182 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxv_lcell \mem~107 (
// Equation(s):
// \mem~107_combout  = (\rtl~5_combout  & (\data[11]~11 )) # (!\rtl~5_combout  & (((\mem~107_combout ))))

	.clk(gnd),
	.dataa(\data[11]~11 ),
	.datab(\mem~107_combout ),
	.datac(\rtl~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~107_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~107 .lut_mask = "acac";
defparam \mem~107 .operation_mode = "normal";
defparam \mem~107 .output_mode = "comb_only";
defparam \mem~107 .register_cascade_mode = "off";
defparam \mem~107 .sum_lutc_input = "datac";
defparam \mem~107 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxv_lcell \mem~75 (
// Equation(s):
// \mem~75_combout  = ((\rtl~6_combout  & (\data[11]~11 )) # (!\rtl~6_combout  & ((\mem~75_combout ))))

	.clk(gnd),
	.dataa(\data[11]~11 ),
	.datab(vcc),
	.datac(\mem~75_combout ),
	.datad(\rtl~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~75 .lut_mask = "aaf0";
defparam \mem~75 .operation_mode = "normal";
defparam \mem~75 .output_mode = "comb_only";
defparam \mem~75 .register_cascade_mode = "off";
defparam \mem~75 .sum_lutc_input = "datac";
defparam \mem~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxv_lcell \mem~183 (
// Equation(s):
// \mem~183_combout  = (\addr~combout [0] & (((\addr~combout [1])))) # (!\addr~combout [0] & ((\addr~combout [1] & (\mem~107_combout )) # (!\addr~combout [1] & ((\mem~75_combout )))))

	.clk(gnd),
	.dataa(\addr~combout [0]),
	.datab(\mem~107_combout ),
	.datac(\mem~75_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~183_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~183 .lut_mask = "ee50";
defparam \mem~183 .operation_mode = "normal";
defparam \mem~183 .output_mode = "comb_only";
defparam \mem~183 .register_cascade_mode = "off";
defparam \mem~183 .sum_lutc_input = "datac";
defparam \mem~183 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxv_lcell \mem~123 (
// Equation(s):
// \mem~123_combout  = ((\rtl~7_combout  & (\data[11]~11 )) # (!\rtl~7_combout  & ((\mem~123_combout ))))

	.clk(gnd),
	.dataa(\data[11]~11 ),
	.datab(\mem~123_combout ),
	.datac(vcc),
	.datad(\rtl~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~123_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~123 .lut_mask = "aacc";
defparam \mem~123 .operation_mode = "normal";
defparam \mem~123 .output_mode = "comb_only";
defparam \mem~123 .register_cascade_mode = "off";
defparam \mem~123 .sum_lutc_input = "datac";
defparam \mem~123 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxv_lcell \mem~91 (
// Equation(s):
// \mem~91_combout  = ((\rtl~4_combout  & ((\data[11]~11 ))) # (!\rtl~4_combout  & (\mem~91_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~91_combout ),
	.datac(\rtl~4_combout ),
	.datad(\data[11]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~91_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~91 .lut_mask = "fc0c";
defparam \mem~91 .operation_mode = "normal";
defparam \mem~91 .output_mode = "comb_only";
defparam \mem~91 .register_cascade_mode = "off";
defparam \mem~91 .sum_lutc_input = "datac";
defparam \mem~91 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxv_lcell \mem~184 (
// Equation(s):
// \mem~184_combout  = (\mem~183_combout  & (((\mem~123_combout )) # (!\addr~combout [0]))) # (!\mem~183_combout  & (\addr~combout [0] & ((\mem~91_combout ))))

	.clk(gnd),
	.dataa(\mem~183_combout ),
	.datab(\addr~combout [0]),
	.datac(\mem~123_combout ),
	.datad(\mem~91_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~184_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~184 .lut_mask = "e6a2";
defparam \mem~184 .operation_mode = "normal";
defparam \mem~184 .output_mode = "comb_only";
defparam \mem~184 .register_cascade_mode = "off";
defparam \mem~184 .sum_lutc_input = "datac";
defparam \mem~184 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N8
maxv_lcell \mem~43 (
// Equation(s):
// \mem~43_combout  = (GLOBAL(\rtl~0_combout ) & (((\data[11]~11 )))) # (!GLOBAL(\rtl~0_combout ) & (\mem~43_combout ))

	.clk(gnd),
	.dataa(\mem~43_combout ),
	.datab(\data[11]~11 ),
	.datac(\rtl~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~43 .lut_mask = "caca";
defparam \mem~43 .operation_mode = "normal";
defparam \mem~43 .output_mode = "comb_only";
defparam \mem~43 .register_cascade_mode = "off";
defparam \mem~43 .sum_lutc_input = "datac";
defparam \mem~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N2
maxv_lcell \mem~59 (
// Equation(s):
// \mem~59_combout  = ((GLOBAL(\rtl~3_combout ) & ((\data[11]~11 ))) # (!GLOBAL(\rtl~3_combout ) & (\mem~59_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~59_combout ),
	.datac(\data[11]~11 ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~59 .lut_mask = "f0cc";
defparam \mem~59 .operation_mode = "normal";
defparam \mem~59 .output_mode = "comb_only";
defparam \mem~59 .register_cascade_mode = "off";
defparam \mem~59 .sum_lutc_input = "datac";
defparam \mem~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxv_lcell \mem~11 (
// Equation(s):
// \mem~11_combout  = (GLOBAL(\rtl~2_combout ) & (\data[11]~11 )) # (!GLOBAL(\rtl~2_combout ) & (((\mem~11_combout ))))

	.clk(gnd),
	.dataa(\data[11]~11 ),
	.datab(\rtl~2_combout ),
	.datac(vcc),
	.datad(\mem~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~11 .lut_mask = "bb88";
defparam \mem~11 .operation_mode = "normal";
defparam \mem~11 .output_mode = "comb_only";
defparam \mem~11 .register_cascade_mode = "off";
defparam \mem~11 .sum_lutc_input = "datac";
defparam \mem~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxv_lcell \mem~27 (
// Equation(s):
// \mem~27_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[11]~11 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~27_combout ))))

	.clk(gnd),
	.dataa(\data[11]~11 ),
	.datab(vcc),
	.datac(\rtl~1_combout ),
	.datad(\mem~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~27 .lut_mask = "afa0";
defparam \mem~27 .operation_mode = "normal";
defparam \mem~27 .output_mode = "comb_only";
defparam \mem~27 .register_cascade_mode = "off";
defparam \mem~27 .sum_lutc_input = "datac";
defparam \mem~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxv_lcell \mem~185 (
// Equation(s):
// \mem~185_combout  = (\addr~combout [0] & (((\mem~27_combout ) # (\addr~combout [1])))) # (!\addr~combout [0] & (\mem~11_combout  & ((!\addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~11_combout ),
	.datab(\mem~27_combout ),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~185_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~185 .lut_mask = "f0ca";
defparam \mem~185 .operation_mode = "normal";
defparam \mem~185 .output_mode = "comb_only";
defparam \mem~185 .register_cascade_mode = "off";
defparam \mem~185 .sum_lutc_input = "datac";
defparam \mem~185 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N4
maxv_lcell \mem~186 (
// Equation(s):
// \mem~186_combout  = (\mem~185_combout  & (((\mem~59_combout ) # (!\addr~combout [1])))) # (!\mem~185_combout  & (\mem~43_combout  & ((\addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~43_combout ),
	.datab(\mem~59_combout ),
	.datac(\mem~185_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~186_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~186 .lut_mask = "caf0";
defparam \mem~186 .operation_mode = "normal";
defparam \mem~186 .output_mode = "comb_only";
defparam \mem~186 .register_cascade_mode = "off";
defparam \mem~186 .sum_lutc_input = "datac";
defparam \mem~186 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N9
maxv_lcell \mem~187 (
// Equation(s):
// \mem~187_combout  = ((\addr~combout [2] & (\mem~184_combout )) # (!\addr~combout [2] & ((\mem~186_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~184_combout ),
	.datac(\mem~186_combout ),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~187_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~187 .lut_mask = "ccf0";
defparam \mem~187 .operation_mode = "normal";
defparam \mem~187 .output_mode = "comb_only";
defparam \mem~187 .register_cascade_mode = "off";
defparam \mem~187 .sum_lutc_input = "datac";
defparam \mem~187 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxv_lcell \mem~12 (
// Equation(s):
// \mem~12_combout  = ((GLOBAL(\rtl~2_combout ) & (\data[12]~12 )) # (!GLOBAL(\rtl~2_combout ) & ((\mem~12_combout ))))

	.clk(gnd),
	.dataa(\data[12]~12 ),
	.datab(vcc),
	.datac(\mem~12_combout ),
	.datad(\rtl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~12 .lut_mask = "aaf0";
defparam \mem~12 .operation_mode = "normal";
defparam \mem~12 .output_mode = "comb_only";
defparam \mem~12 .register_cascade_mode = "off";
defparam \mem~12 .sum_lutc_input = "datac";
defparam \mem~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxv_lcell \mem~28 (
// Equation(s):
// \mem~28_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[12]~12 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~28_combout ))))

	.clk(gnd),
	.dataa(\data[12]~12 ),
	.datab(vcc),
	.datac(\rtl~1_combout ),
	.datad(\mem~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~28 .lut_mask = "afa0";
defparam \mem~28 .operation_mode = "normal";
defparam \mem~28 .output_mode = "comb_only";
defparam \mem~28 .register_cascade_mode = "off";
defparam \mem~28 .sum_lutc_input = "datac";
defparam \mem~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxv_lcell \mem~190 (
// Equation(s):
// \mem~190_combout  = (\addr~combout [1] & (\addr~combout [0])) # (!\addr~combout [1] & ((\addr~combout [0] & ((\mem~28_combout ))) # (!\addr~combout [0] & (\mem~12_combout ))))

	.clk(gnd),
	.dataa(\addr~combout [1]),
	.datab(\addr~combout [0]),
	.datac(\mem~12_combout ),
	.datad(\mem~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~190_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~190 .lut_mask = "dc98";
defparam \mem~190 .operation_mode = "normal";
defparam \mem~190 .output_mode = "comb_only";
defparam \mem~190 .register_cascade_mode = "off";
defparam \mem~190 .sum_lutc_input = "datac";
defparam \mem~190 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N1
maxv_lcell \mem~44 (
// Equation(s):
// \mem~44_combout  = (GLOBAL(\rtl~0_combout ) & (\data[12]~12 )) # (!GLOBAL(\rtl~0_combout ) & (((\mem~44_combout ))))

	.clk(gnd),
	.dataa(\data[12]~12 ),
	.datab(\mem~44_combout ),
	.datac(\rtl~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~44 .lut_mask = "acac";
defparam \mem~44 .operation_mode = "normal";
defparam \mem~44 .output_mode = "comb_only";
defparam \mem~44 .register_cascade_mode = "off";
defparam \mem~44 .sum_lutc_input = "datac";
defparam \mem~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N7
maxv_lcell \mem~60 (
// Equation(s):
// \mem~60_combout  = ((GLOBAL(\rtl~3_combout ) & (\data[12]~12 )) # (!GLOBAL(\rtl~3_combout ) & ((\mem~60_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[12]~12 ),
	.datac(\mem~60_combout ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~60 .lut_mask = "ccf0";
defparam \mem~60 .operation_mode = "normal";
defparam \mem~60 .output_mode = "comb_only";
defparam \mem~60 .register_cascade_mode = "off";
defparam \mem~60 .sum_lutc_input = "datac";
defparam \mem~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N5
maxv_lcell \mem~191 (
// Equation(s):
// \mem~191_combout  = (\mem~190_combout  & (((\mem~60_combout ) # (!\addr~combout [1])))) # (!\mem~190_combout  & (\mem~44_combout  & ((\addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~190_combout ),
	.datab(\mem~44_combout ),
	.datac(\mem~60_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~191_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~191 .lut_mask = "e4aa";
defparam \mem~191 .operation_mode = "normal";
defparam \mem~191 .output_mode = "comb_only";
defparam \mem~191 .register_cascade_mode = "off";
defparam \mem~191 .sum_lutc_input = "datac";
defparam \mem~191 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxv_lcell \mem~124 (
// Equation(s):
// \mem~124_combout  = ((\rtl~7_combout  & (\data[12]~12 )) # (!\rtl~7_combout  & ((\mem~124_combout ))))

	.clk(gnd),
	.dataa(\data[12]~12 ),
	.datab(vcc),
	.datac(\mem~124_combout ),
	.datad(\rtl~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~124_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~124 .lut_mask = "aaf0";
defparam \mem~124 .operation_mode = "normal";
defparam \mem~124 .output_mode = "comb_only";
defparam \mem~124 .register_cascade_mode = "off";
defparam \mem~124 .sum_lutc_input = "datac";
defparam \mem~124 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxv_lcell \mem~92 (
// Equation(s):
// \mem~92_combout  = (\rtl~4_combout  & (((\data[12]~12 )))) # (!\rtl~4_combout  & (\mem~92_combout ))

	.clk(gnd),
	.dataa(\mem~92_combout ),
	.datab(\data[12]~12 ),
	.datac(\rtl~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~92_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~92 .lut_mask = "caca";
defparam \mem~92 .operation_mode = "normal";
defparam \mem~92 .output_mode = "comb_only";
defparam \mem~92 .register_cascade_mode = "off";
defparam \mem~92 .sum_lutc_input = "datac";
defparam \mem~92 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxv_lcell \mem~76 (
// Equation(s):
// \mem~76_combout  = ((\rtl~6_combout  & (\data[12]~12 )) # (!\rtl~6_combout  & ((\mem~76_combout ))))

	.clk(gnd),
	.dataa(\data[12]~12 ),
	.datab(vcc),
	.datac(\mem~76_combout ),
	.datad(\rtl~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~76 .lut_mask = "aaf0";
defparam \mem~76 .operation_mode = "normal";
defparam \mem~76 .output_mode = "comb_only";
defparam \mem~76 .register_cascade_mode = "off";
defparam \mem~76 .sum_lutc_input = "datac";
defparam \mem~76 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxv_lcell \mem~108 (
// Equation(s):
// \mem~108_combout  = ((\rtl~5_combout  & (\data[12]~12 )) # (!\rtl~5_combout  & ((\mem~108_combout ))))

	.clk(gnd),
	.dataa(\data[12]~12 ),
	.datab(\mem~108_combout ),
	.datac(vcc),
	.datad(\rtl~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~108_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~108 .lut_mask = "aacc";
defparam \mem~108 .operation_mode = "normal";
defparam \mem~108 .output_mode = "comb_only";
defparam \mem~108 .register_cascade_mode = "off";
defparam \mem~108 .sum_lutc_input = "datac";
defparam \mem~108 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxv_lcell \mem~188 (
// Equation(s):
// \mem~188_combout  = (\addr~combout [0] & (((\addr~combout [1])))) # (!\addr~combout [0] & ((\addr~combout [1] & ((\mem~108_combout ))) # (!\addr~combout [1] & (\mem~76_combout ))))

	.clk(gnd),
	.dataa(\mem~76_combout ),
	.datab(\mem~108_combout ),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~188_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~188 .lut_mask = "fc0a";
defparam \mem~188 .operation_mode = "normal";
defparam \mem~188 .output_mode = "comb_only";
defparam \mem~188 .register_cascade_mode = "off";
defparam \mem~188 .sum_lutc_input = "datac";
defparam \mem~188 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxv_lcell \mem~189 (
// Equation(s):
// \mem~189_combout  = (\addr~combout [0] & ((\mem~188_combout  & (\mem~124_combout )) # (!\mem~188_combout  & ((\mem~92_combout ))))) # (!\addr~combout [0] & (((\mem~188_combout ))))

	.clk(gnd),
	.dataa(\mem~124_combout ),
	.datab(\addr~combout [0]),
	.datac(\mem~92_combout ),
	.datad(\mem~188_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~189_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~189 .lut_mask = "bbc0";
defparam \mem~189 .operation_mode = "normal";
defparam \mem~189 .output_mode = "comb_only";
defparam \mem~189 .register_cascade_mode = "off";
defparam \mem~189 .sum_lutc_input = "datac";
defparam \mem~189 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxv_lcell \mem~192 (
// Equation(s):
// \mem~192_combout  = ((\addr~combout [2] & ((\mem~189_combout ))) # (!\addr~combout [2] & (\mem~191_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~191_combout ),
	.datac(\mem~189_combout ),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~192_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~192 .lut_mask = "f0cc";
defparam \mem~192 .operation_mode = "normal";
defparam \mem~192 .output_mode = "comb_only";
defparam \mem~192 .register_cascade_mode = "off";
defparam \mem~192 .sum_lutc_input = "datac";
defparam \mem~192 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxv_lcell \mem~93 (
// Equation(s):
// \mem~93_combout  = ((\rtl~4_combout  & (\data[13]~13 )) # (!\rtl~4_combout  & ((\mem~93_combout ))))

	.clk(gnd),
	.dataa(\data[13]~13 ),
	.datab(vcc),
	.datac(\mem~93_combout ),
	.datad(\rtl~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~93_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~93 .lut_mask = "aaf0";
defparam \mem~93 .operation_mode = "normal";
defparam \mem~93 .output_mode = "comb_only";
defparam \mem~93 .register_cascade_mode = "off";
defparam \mem~93 .sum_lutc_input = "datac";
defparam \mem~93 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \mem~125 (
// Equation(s):
// \mem~125_combout  = ((\rtl~7_combout  & (\data[13]~13 )) # (!\rtl~7_combout  & ((\mem~125_combout ))))

	.clk(gnd),
	.dataa(\data[13]~13 ),
	.datab(vcc),
	.datac(\rtl~7_combout ),
	.datad(\mem~125_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~125_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~125 .lut_mask = "afa0";
defparam \mem~125 .operation_mode = "normal";
defparam \mem~125 .output_mode = "comb_only";
defparam \mem~125 .register_cascade_mode = "off";
defparam \mem~125 .sum_lutc_input = "datac";
defparam \mem~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxv_lcell \mem~77 (
// Equation(s):
// \mem~77_combout  = ((\rtl~6_combout  & (\data[13]~13 )) # (!\rtl~6_combout  & ((\mem~77_combout ))))

	.clk(gnd),
	.dataa(\data[13]~13 ),
	.datab(vcc),
	.datac(\mem~77_combout ),
	.datad(\rtl~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~77 .lut_mask = "aaf0";
defparam \mem~77 .operation_mode = "normal";
defparam \mem~77 .output_mode = "comb_only";
defparam \mem~77 .register_cascade_mode = "off";
defparam \mem~77 .sum_lutc_input = "datac";
defparam \mem~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxv_lcell \mem~109 (
// Equation(s):
// \mem~109_combout  = (\rtl~5_combout  & (\data[13]~13 )) # (!\rtl~5_combout  & (((\mem~109_combout ))))

	.clk(gnd),
	.dataa(\data[13]~13 ),
	.datab(\mem~109_combout ),
	.datac(\rtl~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~109_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~109 .lut_mask = "acac";
defparam \mem~109 .operation_mode = "normal";
defparam \mem~109 .output_mode = "comb_only";
defparam \mem~109 .register_cascade_mode = "off";
defparam \mem~109 .sum_lutc_input = "datac";
defparam \mem~109 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxv_lcell \mem~193 (
// Equation(s):
// \mem~193_combout  = (\addr~combout [1] & (((\addr~combout [0]) # (\mem~109_combout )))) # (!\addr~combout [1] & (\mem~77_combout  & (!\addr~combout [0])))

	.clk(gnd),
	.dataa(\mem~77_combout ),
	.datab(\addr~combout [1]),
	.datac(\addr~combout [0]),
	.datad(\mem~109_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~193_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~193 .lut_mask = "cec2";
defparam \mem~193 .operation_mode = "normal";
defparam \mem~193 .output_mode = "comb_only";
defparam \mem~193 .register_cascade_mode = "off";
defparam \mem~193 .sum_lutc_input = "datac";
defparam \mem~193 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxv_lcell \mem~194 (
// Equation(s):
// \mem~194_combout  = (\addr~combout [0] & ((\mem~193_combout  & ((\mem~125_combout ))) # (!\mem~193_combout  & (\mem~93_combout )))) # (!\addr~combout [0] & (((\mem~193_combout ))))

	.clk(gnd),
	.dataa(\mem~93_combout ),
	.datab(\mem~125_combout ),
	.datac(\addr~combout [0]),
	.datad(\mem~193_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~194_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~194 .lut_mask = "cfa0";
defparam \mem~194 .operation_mode = "normal";
defparam \mem~194 .output_mode = "comb_only";
defparam \mem~194 .register_cascade_mode = "off";
defparam \mem~194 .sum_lutc_input = "datac";
defparam \mem~194 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxv_lcell \mem~13 (
// Equation(s):
// \mem~13_combout  = ((GLOBAL(\rtl~2_combout ) & (\data[13]~13 )) # (!GLOBAL(\rtl~2_combout ) & ((\mem~13_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[13]~13 ),
	.datac(\mem~13_combout ),
	.datad(\rtl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~13 .lut_mask = "ccf0";
defparam \mem~13 .operation_mode = "normal";
defparam \mem~13 .output_mode = "comb_only";
defparam \mem~13 .register_cascade_mode = "off";
defparam \mem~13 .sum_lutc_input = "datac";
defparam \mem~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxv_lcell \mem~29 (
// Equation(s):
// \mem~29_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[13]~13 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~29_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[13]~13 ),
	.datac(\rtl~1_combout ),
	.datad(\mem~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~29 .lut_mask = "cfc0";
defparam \mem~29 .operation_mode = "normal";
defparam \mem~29 .output_mode = "comb_only";
defparam \mem~29 .register_cascade_mode = "off";
defparam \mem~29 .sum_lutc_input = "datac";
defparam \mem~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxv_lcell \mem~195 (
// Equation(s):
// \mem~195_combout  = (\addr~combout [1] & (\addr~combout [0])) # (!\addr~combout [1] & ((\addr~combout [0] & ((\mem~29_combout ))) # (!\addr~combout [0] & (\mem~13_combout ))))

	.clk(gnd),
	.dataa(\addr~combout [1]),
	.datab(\addr~combout [0]),
	.datac(\mem~13_combout ),
	.datad(\mem~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~195_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~195 .lut_mask = "dc98";
defparam \mem~195 .operation_mode = "normal";
defparam \mem~195 .output_mode = "comb_only";
defparam \mem~195 .register_cascade_mode = "off";
defparam \mem~195 .sum_lutc_input = "datac";
defparam \mem~195 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxv_lcell \mem~61 (
// Equation(s):
// \mem~61_combout  = ((GLOBAL(\rtl~3_combout ) & (\data[13]~13 )) # (!GLOBAL(\rtl~3_combout ) & ((\mem~61_combout ))))

	.clk(gnd),
	.dataa(\data[13]~13 ),
	.datab(vcc),
	.datac(\mem~61_combout ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~61 .lut_mask = "aaf0";
defparam \mem~61 .operation_mode = "normal";
defparam \mem~61 .output_mode = "comb_only";
defparam \mem~61 .register_cascade_mode = "off";
defparam \mem~61 .sum_lutc_input = "datac";
defparam \mem~61 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \mem~45 (
// Equation(s):
// \mem~45_combout  = ((GLOBAL(\rtl~0_combout ) & (\data[13]~13 )) # (!GLOBAL(\rtl~0_combout ) & ((\mem~45_combout ))))

	.clk(gnd),
	.dataa(\data[13]~13 ),
	.datab(vcc),
	.datac(\rtl~0_combout ),
	.datad(\mem~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~45 .lut_mask = "afa0";
defparam \mem~45 .operation_mode = "normal";
defparam \mem~45 .output_mode = "comb_only";
defparam \mem~45 .register_cascade_mode = "off";
defparam \mem~45 .sum_lutc_input = "datac";
defparam \mem~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxv_lcell \mem~196 (
// Equation(s):
// \mem~196_combout  = (\mem~195_combout  & ((\mem~61_combout ) # ((!\addr~combout [1])))) # (!\mem~195_combout  & (((\mem~45_combout  & \addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~195_combout ),
	.datab(\mem~61_combout ),
	.datac(\mem~45_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~196_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~196 .lut_mask = "d8aa";
defparam \mem~196 .operation_mode = "normal";
defparam \mem~196 .output_mode = "comb_only";
defparam \mem~196 .register_cascade_mode = "off";
defparam \mem~196 .sum_lutc_input = "datac";
defparam \mem~196 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxv_lcell \mem~197 (
// Equation(s):
// \mem~197_combout  = ((\addr~combout [2] & (\mem~194_combout )) # (!\addr~combout [2] & ((\mem~196_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~194_combout ),
	.datac(\mem~196_combout ),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~197_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~197 .lut_mask = "ccf0";
defparam \mem~197 .operation_mode = "normal";
defparam \mem~197 .output_mode = "comb_only";
defparam \mem~197 .register_cascade_mode = "off";
defparam \mem~197 .sum_lutc_input = "datac";
defparam \mem~197 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N4
maxv_lcell \mem~62 (
// Equation(s):
// \mem~62_combout  = ((GLOBAL(\rtl~3_combout ) & (\data[14]~14 )) # (!GLOBAL(\rtl~3_combout ) & ((\mem~62_combout ))))

	.clk(gnd),
	.dataa(\data[14]~14 ),
	.datab(vcc),
	.datac(\mem~62_combout ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~62 .lut_mask = "aaf0";
defparam \mem~62 .operation_mode = "normal";
defparam \mem~62 .output_mode = "comb_only";
defparam \mem~62 .register_cascade_mode = "off";
defparam \mem~62 .sum_lutc_input = "datac";
defparam \mem~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxv_lcell \mem~30 (
// Equation(s):
// \mem~30_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[14]~14 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~30_combout ))))

	.clk(gnd),
	.dataa(\data[14]~14 ),
	.datab(vcc),
	.datac(\rtl~1_combout ),
	.datad(\mem~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~30 .lut_mask = "afa0";
defparam \mem~30 .operation_mode = "normal";
defparam \mem~30 .output_mode = "comb_only";
defparam \mem~30 .register_cascade_mode = "off";
defparam \mem~30 .sum_lutc_input = "datac";
defparam \mem~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxv_lcell \mem~14 (
// Equation(s):
// \mem~14_combout  = ((GLOBAL(\rtl~2_combout ) & (\data[14]~14 )) # (!GLOBAL(\rtl~2_combout ) & ((\mem~14_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rtl~2_combout ),
	.datac(\data[14]~14 ),
	.datad(\mem~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~14 .lut_mask = "f3c0";
defparam \mem~14 .operation_mode = "normal";
defparam \mem~14 .output_mode = "comb_only";
defparam \mem~14 .register_cascade_mode = "off";
defparam \mem~14 .sum_lutc_input = "datac";
defparam \mem~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxv_lcell \mem~200 (
// Equation(s):
// \mem~200_combout  = (\addr~combout [0] & ((\mem~30_combout ) # ((\addr~combout [1])))) # (!\addr~combout [0] & (((\mem~14_combout  & !\addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~30_combout ),
	.datab(\mem~14_combout ),
	.datac(\addr~combout [0]),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~200_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~200 .lut_mask = "f0ac";
defparam \mem~200 .operation_mode = "normal";
defparam \mem~200 .output_mode = "comb_only";
defparam \mem~200 .register_cascade_mode = "off";
defparam \mem~200 .sum_lutc_input = "datac";
defparam \mem~200 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxv_lcell \mem~46 (
// Equation(s):
// \mem~46_combout  = ((GLOBAL(\rtl~0_combout ) & (\data[14]~14 )) # (!GLOBAL(\rtl~0_combout ) & ((\mem~46_combout ))))

	.clk(gnd),
	.dataa(\data[14]~14 ),
	.datab(vcc),
	.datac(\rtl~0_combout ),
	.datad(\mem~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~46 .lut_mask = "afa0";
defparam \mem~46 .operation_mode = "normal";
defparam \mem~46 .output_mode = "comb_only";
defparam \mem~46 .register_cascade_mode = "off";
defparam \mem~46 .sum_lutc_input = "datac";
defparam \mem~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N1
maxv_lcell \mem~201 (
// Equation(s):
// \mem~201_combout  = (\mem~200_combout  & ((\mem~62_combout ) # ((!\addr~combout [1])))) # (!\mem~200_combout  & (((\addr~combout [1] & \mem~46_combout ))))

	.clk(gnd),
	.dataa(\mem~62_combout ),
	.datab(\mem~200_combout ),
	.datac(\addr~combout [1]),
	.datad(\mem~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~201_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~201 .lut_mask = "bc8c";
defparam \mem~201 .operation_mode = "normal";
defparam \mem~201 .output_mode = "comb_only";
defparam \mem~201 .register_cascade_mode = "off";
defparam \mem~201 .sum_lutc_input = "datac";
defparam \mem~201 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxv_lcell \mem~94 (
// Equation(s):
// \mem~94_combout  = ((\rtl~4_combout  & (\data[14]~14 )) # (!\rtl~4_combout  & ((\mem~94_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[14]~14 ),
	.datac(\mem~94_combout ),
	.datad(\rtl~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~94_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~94 .lut_mask = "ccf0";
defparam \mem~94 .operation_mode = "normal";
defparam \mem~94 .output_mode = "comb_only";
defparam \mem~94 .register_cascade_mode = "off";
defparam \mem~94 .sum_lutc_input = "datac";
defparam \mem~94 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxv_lcell \mem~126 (
// Equation(s):
// \mem~126_combout  = ((\rtl~7_combout  & (\data[14]~14 )) # (!\rtl~7_combout  & ((\mem~126_combout ))))

	.clk(gnd),
	.dataa(\data[14]~14 ),
	.datab(\mem~126_combout ),
	.datac(vcc),
	.datad(\rtl~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~126_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~126 .lut_mask = "aacc";
defparam \mem~126 .operation_mode = "normal";
defparam \mem~126 .output_mode = "comb_only";
defparam \mem~126 .register_cascade_mode = "off";
defparam \mem~126 .sum_lutc_input = "datac";
defparam \mem~126 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxv_lcell \mem~78 (
// Equation(s):
// \mem~78_combout  = (\rtl~6_combout  & (\data[14]~14 )) # (!\rtl~6_combout  & (((\mem~78_combout ))))

	.clk(gnd),
	.dataa(\data[14]~14 ),
	.datab(\mem~78_combout ),
	.datac(\rtl~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~78 .lut_mask = "acac";
defparam \mem~78 .operation_mode = "normal";
defparam \mem~78 .output_mode = "comb_only";
defparam \mem~78 .register_cascade_mode = "off";
defparam \mem~78 .sum_lutc_input = "datac";
defparam \mem~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxv_lcell \mem~110 (
// Equation(s):
// \mem~110_combout  = (\rtl~5_combout  & (\data[14]~14 )) # (!\rtl~5_combout  & (((\mem~110_combout ))))

	.clk(gnd),
	.dataa(\data[14]~14 ),
	.datab(\mem~110_combout ),
	.datac(\rtl~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~110_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~110 .lut_mask = "acac";
defparam \mem~110 .operation_mode = "normal";
defparam \mem~110 .output_mode = "comb_only";
defparam \mem~110 .register_cascade_mode = "off";
defparam \mem~110 .sum_lutc_input = "datac";
defparam \mem~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxv_lcell \mem~198 (
// Equation(s):
// \mem~198_combout  = (\addr~combout [1] & (((\addr~combout [0]) # (\mem~110_combout )))) # (!\addr~combout [1] & (\mem~78_combout  & (!\addr~combout [0])))

	.clk(gnd),
	.dataa(\addr~combout [1]),
	.datab(\mem~78_combout ),
	.datac(\addr~combout [0]),
	.datad(\mem~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~198_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~198 .lut_mask = "aea4";
defparam \mem~198 .operation_mode = "normal";
defparam \mem~198 .output_mode = "comb_only";
defparam \mem~198 .register_cascade_mode = "off";
defparam \mem~198 .sum_lutc_input = "datac";
defparam \mem~198 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxv_lcell \mem~199 (
// Equation(s):
// \mem~199_combout  = (\addr~combout [0] & ((\mem~198_combout  & ((\mem~126_combout ))) # (!\mem~198_combout  & (\mem~94_combout )))) # (!\addr~combout [0] & (((\mem~198_combout ))))

	.clk(gnd),
	.dataa(\mem~94_combout ),
	.datab(\mem~126_combout ),
	.datac(\addr~combout [0]),
	.datad(\mem~198_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~199_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~199 .lut_mask = "cfa0";
defparam \mem~199 .operation_mode = "normal";
defparam \mem~199 .output_mode = "comb_only";
defparam \mem~199 .register_cascade_mode = "off";
defparam \mem~199 .sum_lutc_input = "datac";
defparam \mem~199 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxv_lcell \mem~202 (
// Equation(s):
// \mem~202_combout  = ((\addr~combout [2] & ((\mem~199_combout ))) # (!\addr~combout [2] & (\mem~201_combout )))

	.clk(gnd),
	.dataa(\mem~201_combout ),
	.datab(vcc),
	.datac(\mem~199_combout ),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~202_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~202 .lut_mask = "f0aa";
defparam \mem~202 .operation_mode = "normal";
defparam \mem~202 .output_mode = "comb_only";
defparam \mem~202 .register_cascade_mode = "off";
defparam \mem~202 .sum_lutc_input = "datac";
defparam \mem~202 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N8
maxv_lcell \mem~79 (
// Equation(s):
// \mem~79_combout  = ((\rtl~6_combout  & (\data[15]~15 )) # (!\rtl~6_combout  & ((\mem~79_combout ))))

	.clk(gnd),
	.dataa(\data[15]~15 ),
	.datab(vcc),
	.datac(\mem~79_combout ),
	.datad(\rtl~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~79_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~79 .lut_mask = "aaf0";
defparam \mem~79 .operation_mode = "normal";
defparam \mem~79 .output_mode = "comb_only";
defparam \mem~79 .register_cascade_mode = "off";
defparam \mem~79 .sum_lutc_input = "datac";
defparam \mem~79 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N6
maxv_lcell \mem~111 (
// Equation(s):
// \mem~111_combout  = ((\rtl~5_combout  & (\data[15]~15 )) # (!\rtl~5_combout  & ((\mem~111_combout ))))

	.clk(gnd),
	.dataa(\data[15]~15 ),
	.datab(vcc),
	.datac(\rtl~5_combout ),
	.datad(\mem~111_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~111_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~111 .lut_mask = "afa0";
defparam \mem~111 .operation_mode = "normal";
defparam \mem~111 .output_mode = "comb_only";
defparam \mem~111 .register_cascade_mode = "off";
defparam \mem~111 .sum_lutc_input = "datac";
defparam \mem~111 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N5
maxv_lcell \mem~203 (
// Equation(s):
// \mem~203_combout  = (\addr~combout [0] & (((\addr~combout [1])))) # (!\addr~combout [0] & ((\addr~combout [1] & ((\mem~111_combout ))) # (!\addr~combout [1] & (\mem~79_combout ))))

	.clk(gnd),
	.dataa(\mem~79_combout ),
	.datab(\addr~combout [0]),
	.datac(\mem~111_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~203_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~203 .lut_mask = "fc22";
defparam \mem~203 .operation_mode = "normal";
defparam \mem~203 .output_mode = "comb_only";
defparam \mem~203 .register_cascade_mode = "off";
defparam \mem~203 .sum_lutc_input = "datac";
defparam \mem~203 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxv_lcell \mem~95 (
// Equation(s):
// \mem~95_combout  = ((\rtl~4_combout  & (\data[15]~15 )) # (!\rtl~4_combout  & ((\mem~95_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\data[15]~15 ),
	.datac(\mem~95_combout ),
	.datad(\rtl~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~95_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~95 .lut_mask = "ccf0";
defparam \mem~95 .operation_mode = "normal";
defparam \mem~95 .output_mode = "comb_only";
defparam \mem~95 .register_cascade_mode = "off";
defparam \mem~95 .sum_lutc_input = "datac";
defparam \mem~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N9
maxv_lcell \mem~127 (
// Equation(s):
// \mem~127_combout  = ((\rtl~7_combout  & (\data[15]~15 )) # (!\rtl~7_combout  & ((\mem~127_combout ))))

	.clk(gnd),
	.dataa(\data[15]~15 ),
	.datab(\mem~127_combout ),
	.datac(vcc),
	.datad(\rtl~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~127_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~127 .lut_mask = "aacc";
defparam \mem~127 .operation_mode = "normal";
defparam \mem~127 .output_mode = "comb_only";
defparam \mem~127 .register_cascade_mode = "off";
defparam \mem~127 .sum_lutc_input = "datac";
defparam \mem~127 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N7
maxv_lcell \mem~204 (
// Equation(s):
// \mem~204_combout  = (\mem~203_combout  & (((\mem~127_combout )) # (!\addr~combout [0]))) # (!\mem~203_combout  & (\addr~combout [0] & (\mem~95_combout )))

	.clk(gnd),
	.dataa(\mem~203_combout ),
	.datab(\addr~combout [0]),
	.datac(\mem~95_combout ),
	.datad(\mem~127_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~204_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~204 .lut_mask = "ea62";
defparam \mem~204 .operation_mode = "normal";
defparam \mem~204 .output_mode = "comb_only";
defparam \mem~204 .register_cascade_mode = "off";
defparam \mem~204 .sum_lutc_input = "datac";
defparam \mem~204 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N3
maxv_lcell \mem~63 (
// Equation(s):
// \mem~63_combout  = ((GLOBAL(\rtl~3_combout ) & (\data[15]~15 )) # (!GLOBAL(\rtl~3_combout ) & ((\mem~63_combout ))))

	.clk(gnd),
	.dataa(\data[15]~15 ),
	.datab(vcc),
	.datac(\mem~63_combout ),
	.datad(\rtl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~63_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~63 .lut_mask = "aaf0";
defparam \mem~63 .operation_mode = "normal";
defparam \mem~63 .output_mode = "comb_only";
defparam \mem~63 .register_cascade_mode = "off";
defparam \mem~63 .sum_lutc_input = "datac";
defparam \mem~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N1
maxv_lcell \mem~47 (
// Equation(s):
// \mem~47_combout  = ((GLOBAL(\rtl~0_combout ) & (\data[15]~15 )) # (!GLOBAL(\rtl~0_combout ) & ((\mem~47_combout ))))

	.clk(gnd),
	.dataa(\data[15]~15 ),
	.datab(vcc),
	.datac(\rtl~0_combout ),
	.datad(\mem~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~47 .lut_mask = "afa0";
defparam \mem~47 .operation_mode = "normal";
defparam \mem~47 .output_mode = "comb_only";
defparam \mem~47 .register_cascade_mode = "off";
defparam \mem~47 .sum_lutc_input = "datac";
defparam \mem~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxv_lcell \mem~31 (
// Equation(s):
// \mem~31_combout  = ((GLOBAL(\rtl~1_combout ) & (\data[15]~15 )) # (!GLOBAL(\rtl~1_combout ) & ((\mem~31_combout ))))

	.clk(gnd),
	.dataa(\data[15]~15 ),
	.datab(vcc),
	.datac(\rtl~1_combout ),
	.datad(\mem~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~31 .lut_mask = "afa0";
defparam \mem~31 .operation_mode = "normal";
defparam \mem~31 .output_mode = "comb_only";
defparam \mem~31 .register_cascade_mode = "off";
defparam \mem~31 .sum_lutc_input = "datac";
defparam \mem~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxv_lcell \mem~15 (
// Equation(s):
// \mem~15_combout  = ((GLOBAL(\rtl~2_combout ) & (\data[15]~15 )) # (!GLOBAL(\rtl~2_combout ) & ((\mem~15_combout ))))

	.clk(gnd),
	.dataa(\data[15]~15 ),
	.datab(vcc),
	.datac(\mem~15_combout ),
	.datad(\rtl~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~15 .lut_mask = "aaf0";
defparam \mem~15 .operation_mode = "normal";
defparam \mem~15 .output_mode = "comb_only";
defparam \mem~15 .register_cascade_mode = "off";
defparam \mem~15 .sum_lutc_input = "datac";
defparam \mem~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N0
maxv_lcell \mem~205 (
// Equation(s):
// \mem~205_combout  = (\addr~combout [0] & ((\mem~31_combout ) # ((\addr~combout [1])))) # (!\addr~combout [0] & (((\mem~15_combout  & !\addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~31_combout ),
	.datab(\addr~combout [0]),
	.datac(\mem~15_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~205_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~205 .lut_mask = "ccb8";
defparam \mem~205 .operation_mode = "normal";
defparam \mem~205 .output_mode = "comb_only";
defparam \mem~205 .register_cascade_mode = "off";
defparam \mem~205 .sum_lutc_input = "datac";
defparam \mem~205 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
maxv_lcell \mem~206 (
// Equation(s):
// \mem~206_combout  = (\mem~205_combout  & ((\mem~63_combout ) # ((!\addr~combout [1])))) # (!\mem~205_combout  & (((\mem~47_combout  & \addr~combout [1]))))

	.clk(gnd),
	.dataa(\mem~63_combout ),
	.datab(\mem~47_combout ),
	.datac(\mem~205_combout ),
	.datad(\addr~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~206_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~206 .lut_mask = "acf0";
defparam \mem~206 .operation_mode = "normal";
defparam \mem~206 .output_mode = "comb_only";
defparam \mem~206 .register_cascade_mode = "off";
defparam \mem~206 .sum_lutc_input = "datac";
defparam \mem~206 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N2
maxv_lcell \mem~207 (
// Equation(s):
// \mem~207_combout  = ((\addr~combout [2] & (\mem~204_combout )) # (!\addr~combout [2] & ((\mem~206_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mem~204_combout ),
	.datac(\mem~206_combout ),
	.datad(\addr~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mem~207_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mem~207 .lut_mask = "ccf0";
defparam \mem~207 .operation_mode = "normal";
defparam \mem~207 .output_mode = "comb_only";
defparam \mem~207 .register_cascade_mode = "off";
defparam \mem~207 .sum_lutc_input = "datac";
defparam \mem~207 .synch_mode = "off";
// synopsys translate_on

endmodule
