INFO: [HLS 200-10] Running '/home/work1/Apps/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'work1' on host 'dhcp-172-31-232-100.mobile.uci.edu' (Linux_x86_64 version 6.16.8-200.fc42.x86_64) on Sat Oct 04 16:55:42 PDT 2025
INFO: [HLS 200-10] In directory '/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project myproject_prj 
INFO: [HLS 200-10] Opening project '/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj'.
INFO: [HLS 200-1510] Running: set_top myproject 
INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_dataflow_profiling=1
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_fifo_sizing=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -description {CNN generated by hls4ml}
INFO: [HLS 200-1464] Running solution command: config_export -display_name=CNN_iCube_FPGA
INFO: [HLS 200-1464] Running solution command: config_export -library=hls
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/work1/Work/CNN_iCube_FPGA
INFO: [HLS 200-1464] Running solution command: config_export -vendor=work1
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1510] Running: config_cosim -O -enable_dataflow_profiling -enable_fifo_sizing -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -description CNN generated by hls4ml -display_name CNN_iCube_FPGA -library hls -output /home/work1/Work/CNN_iCube_FPGA -vendor work1 -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/work1/Work/CNN_iCube_FPGA 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/work1/.Xilinx/Vivado/2023.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/home/work1/Apps/Vivado/2023.2/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Synthesis Defaults' from file '/home/work1/.Xilinx/Vivado/2023.2/strategies/Vivado Synthesis Defaults.Vivado Synthesis 2020.psg' discarded because strategy with same name already parsed from '/home/work1/Apps/Vivado/2023.2/strategies/VDS2020.psg'
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/work1/Apps/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Oct  4 16:58:37 2025...
INFO: [HLS 200-802] Generated output file /home/work1/Work/CNN_iCube_FPGA/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 172.4 seconds. CPU system time: 1.37 seconds. Elapsed time: 183.46 seconds; current allocated memory: 70.527 MB.
INFO: [HLS 200-112] Total CPU user time: 173.7 seconds. Total CPU system time: 1.56 seconds. Total elapsed time: 184.75 seconds; peak allocated memory: 348.277 MB.
