Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Tue Nov  8 23:15:15 2022
| Host             : DESKTOP-D1FV9G7 running 64-bit major release  (build 9200)
| Command          : report_power -file eth_udp_loop_power_routed.rpt -pb eth_udp_loop_power_summary_routed.pb -rpx eth_udp_loop_power_routed.rpx
| Design           : eth_udp_loop
| Device           : xc7a35tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.124        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.050        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 81.8         |
| Junction Temperature (C) | 28.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        7 |       --- |             --- |
| Slice Logic              |     0.373 |    15816 |       --- |             --- |
|   LUT as Logic           |     0.361 |     8203 |     20800 |           39.44 |
|   F7/F8 Muxes            |     0.010 |     2349 |     32600 |            7.21 |
|   Register               |    <0.001 |     4069 |     41600 |            9.78 |
|   CARRY4                 |    <0.001 |      132 |      8150 |            1.62 |
|   LUT as Shift Register  |    <0.001 |       84 |      9600 |            0.88 |
|   LUT as Distributed RAM |    <0.001 |       24 |      9600 |            0.25 |
|   Others                 |     0.000 |      320 |       --- |             --- |
| Signals                  |     0.525 |     9459 |       --- |             --- |
| Block RAM                |     0.002 |       10 |        50 |           20.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| I/O                      |     0.020 |       15 |       250 |            6.00 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     1.124 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.936 |       0.925 |      0.011 |
| Vccaux    |       1.800 |     0.074 |       0.062 |      0.013 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz                                                                           | u_clk_wiz/inst/clk_out1_clk_wiz                                      |             5.0 |
| clkfbout_clk_wiz                                                                           | u_clk_wiz/inst/clkfbout_clk_wiz                                      |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| eth_rxc                                                                                    | eth_rxc                                                              |             8.0 |
| sys_clk                                                                                    | sys_clk                                                              |            20.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| eth_udp_loop                |     1.050 |
|   adasda                    |     0.009 |
|     inst                    |     0.009 |
|       ila_core_inst         |     0.009 |
|   dbg_hub                   |     0.003 |
|     inst                    |     0.003 |
|       BSCANID.u_xsdbm_id    |     0.003 |
|   mmmmm                     |     0.002 |
|   u_arp                     |     0.003 |
|     u_arp_rx                |     0.002 |
|   u_clk_wiz                 |     0.106 |
|     inst                    |     0.106 |
|   u_dasdasync_fifo_2048x32b |     0.002 |
|     U0                      |     0.002 |
|       inst_fifo_gen         |     0.002 |
|   u_des_aes_top             |     0.898 |
|     FINALKEY                |     0.699 |
|       keyss1                |     0.619 |
|       keyss10               |     0.033 |
|       keyss2                |     0.003 |
|       keyss3                |     0.003 |
|       keyss4                |     0.003 |
|       keyss5                |     0.004 |
|       keyss6                |     0.005 |
|       keyss7                |     0.011 |
|       keyss8                |     0.008 |
|       keyss9                |     0.010 |
|     process1                |     0.043 |
|       AESSSSS               |     0.043 |
|     process2                |     0.028 |
|       AESSSSS               |     0.028 |
|     process3                |     0.042 |
|       AESSSSS               |     0.042 |
|     process4                |     0.035 |
|       AESSSSS               |     0.035 |
|   u_gmii_to_rgmii           |     0.006 |
|     u_rgmii_rx              |     0.006 |
|   u_udp                     |     0.004 |
|     u_udp_rx                |     0.001 |
|     u_udp_tx                |     0.002 |
+-----------------------------+-----------+


