#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov  4 02:46:24 2025
# Process ID: 24652
# Current directory: E:/fpga_class/vivado/logic_analyzer/logic_analyzer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9800 E:\fpga_class\vivado\logic_analyzer\logic_analyzer\logic_analyzer.xpr
# Log file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/vivado.log
# Journal file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/fpga_class/vivado/logic_analyzer/src/tb_uart_bram_streamer.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/fpga_class/vivado/logic_analyzer/src/tb_debounce.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/fpga_class/vivado/logic_analyzer/src/tb_fpga_top_config.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/fpga_class/vivado/logic_analyzer/src/tb_input_synchronizer.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/fpga_class/vivado/logic_analyzer/src/tb_logic_analyzer_core.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/fpga_class/vivado/logic_analyzer/src/tb_sample_buffer.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/fpga_class/vivado/logic_analyzer/src/tb_test_signal_gen.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/fpga_class/vivado/logic_analyzer/src/tb_uart_tx.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1089.180 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_debounce.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_debounce.v
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_debounce.v
WARNING: [Vivado 12-818] No files matched 'E:/fpga_class/vivado/logic_analyzer/src/tb_debounce.v'
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_debounce.v
WARNING: [Vivado 12-818] No files matched 'E:/fpga_class/vivado/logic_analyzer/src/tb_debounce.v'
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_input_synchronizer.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_input_synchronizer.v
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_logic_analyzer_core.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_logic_analyzer_core.v
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_input_synchronizer.v
WARNING: [Vivado 12-818] No files matched 'E:/fpga_class/vivado/logic_analyzer/src/tb_input_synchronizer.v'
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_logic_analyzer_core.v
WARNING: [Vivado 12-818] No files matched 'E:/fpga_class/vivado/logic_analyzer/src/tb_logic_analyzer_core.v'
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_uart_tx.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_uart_tx.v
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_uart_bram_streamer.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_uart_bram_streamer.v
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_test_signal_gen.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_test_signal_gen.v
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_sample_buffer.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_sample_buffer.v
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_fpga_top_config.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_fpga_top_config.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {E:/fpga_class/vivado/logic_analyzer/sim/tb_logic_analyzer_core.v E:/fpga_class/vivado/logic_analyzer/sim/tb_input_synchronizer.v E:/fpga_class/vivado/logic_analyzer/sim/tb_uart_bram_streamer.v E:/fpga_class/vivado/logic_analyzer/sim/tb_test_signal_gen.v E:/fpga_class/vivado/logic_analyzer/sim/tb_fpga_top_config.v E:/fpga_class/vivado/logic_analyzer/sim/tb_uart_tx.v E:/fpga_class/vivado/logic_analyzer/sim/tb_fpga_top_config_commented.v E:/fpga_class/vivado/logic_analyzer/sim/tb_debounce.v E:/fpga_class/vivado/logic_analyzer/sim/tb_sample_buffer.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top tb_fpga_top_config [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'E:\ModelSim\modelsim_ase\win32aloem'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fpga_top_config' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.sim/sim_1/behav/modelsim'
Reading E:/ModelSim/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do {tb_fpga_top_config_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:56 on Nov 04,2025
# vlog -incr -sv -work xpm F:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv F:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_cdc_single
# ** Warning: F:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv(268): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: F:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv(266): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: F:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv(153): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# -- Compiling module xpm_cdc_gray
# -- Compiling module xpm_cdc_handshake
# -- Compiling module xpm_cdc_pulse
# -- Compiling module xpm_cdc_array_single
# -- Compiling module xpm_cdc_sync_rst
# -- Compiling module xpm_cdc_async_rst
# -- Compiling module xpm_cdc_low_latency_handshake
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 02:49:56 on Nov 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:56 on Nov 04,2025
# vcom -93 -work xpm F:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 02:49:57 on Nov 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:57 on Nov 04,2025
# vlog -incr -work xil_defaultlib ../../../../logic_analyzer.gen/sources_1/ip/ila/sim/ila.v ../../../../../src/debounce.v ../../../../../src/fpga_top.v ../../../../../src/input_synchronizer.v ../../../../../src/logic_analyzer_core.v ../../../../../src/sample_buffer.v ../../../../../src/test_signal_gen.v ../../../../../sim/tb_fpga_top_config_commented.v 
# -- Compiling module ila
# -- Compiling module debounce
# -- Compiling module fpga_top
# -- Compiling module input_synchronizer
# -- Compiling module logic_analyzer_core
# -- Compiling module sample_buffer
# -- Compiling module test_signal_gen
# -- Compiling module tb_fpga_top_config
# 
# Top level modules:
# 	tb_fpga_top_config
# End time: 02:49:57 on Nov 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:57 on Nov 04,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:49:57 on Nov 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1102.609 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '7' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.sim/sim_1/behav/modelsim'
Program launched (PID=26192)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1102.609 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 02:50:48 2025...
