<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/cache_subsystem/std_cache_subsystem.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Author: Florian Zaruba    &lt;zarubaf@iis.ee.ethz.ch&gt;, ETH Zurich</span>
<a name="l-12"></a><span class="c1">//         Michael Schaffner &lt;schaffner@iis.ee.ethz.ch&gt;, ETH Zurich</span>
<a name="l-13"></a><span class="c1">// Date: 15.08.2018</span>
<a name="l-14"></a><span class="c1">// Description: Standard Ariane cache subsystem with instruction cache and</span>
<a name="l-15"></a><span class="c1">//              write-back data cache.</span>
<a name="l-16"></a>
<a name="l-17"></a>
<a name="l-18"></a><span class="k">module</span> <span class="n">std_cache_subsystem</span> <span class="k">import</span> <span class="n">ariane_pkg</span><span class="o">::*</span><span class="p">;</span> <span class="k">import</span> <span class="n">std_cache_pkg</span><span class="o">::*</span><span class="p">;</span> <span class="p">#(</span>
<a name="l-19"></a>    <span class="k">parameter</span> <span class="n">ariane_cfg_t</span> <span class="n">ArianeCfg</span> <span class="o">=</span> <span class="n">ArianeDefaultConfig</span>  <span class="c1">// contains cacheable regions</span>
<a name="l-20"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-21"></a>    <span class="k">input</span> <span class="kt">logic</span>                            <span class="n">clk_i</span><span class="p">,</span>
<a name="l-22"></a>    <span class="k">input</span> <span class="kt">logic</span>                            <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-23"></a>    <span class="k">input</span> <span class="n">riscv</span><span class="o">::</span><span class="n">priv_lvl_t</span>                <span class="n">priv_lvl_i</span><span class="p">,</span>
<a name="l-24"></a>    <span class="c1">// I$</span>
<a name="l-25"></a>    <span class="k">input</span>  <span class="kt">logic</span>                           <span class="n">icache_en_i</span><span class="p">,</span>            <span class="c1">// enable icache (or bypass e.g: in debug mode)</span>
<a name="l-26"></a>    <span class="k">input</span>  <span class="kt">logic</span>                           <span class="n">icache_flush_i</span><span class="p">,</span>         <span class="c1">// flush the icache, flush and kill have to be asserted together</span>
<a name="l-27"></a>    <span class="k">output</span> <span class="kt">logic</span>                           <span class="n">icache_miss_o</span><span class="p">,</span>          <span class="c1">// to performance counter</span>
<a name="l-28"></a>    <span class="c1">// address translation requests</span>
<a name="l-29"></a>    <span class="k">input</span>  <span class="n">icache_areq_i_t</span>                 <span class="n">icache_areq_i</span><span class="p">,</span>          <span class="c1">// to/from frontend</span>
<a name="l-30"></a>    <span class="k">output</span> <span class="n">icache_areq_o_t</span>                 <span class="n">icache_areq_o</span><span class="p">,</span>
<a name="l-31"></a>    <span class="c1">// data requests</span>
<a name="l-32"></a>    <span class="k">input</span>  <span class="n">icache_dreq_i_t</span>                 <span class="n">icache_dreq_i</span><span class="p">,</span>          <span class="c1">// to/from frontend</span>
<a name="l-33"></a>    <span class="k">output</span> <span class="n">icache_dreq_o_t</span>                 <span class="n">icache_dreq_o</span><span class="p">,</span>
<a name="l-34"></a>    <span class="c1">// AMOs</span>
<a name="l-35"></a>    <span class="k">input</span>  <span class="n">amo_req_t</span>                       <span class="n">amo_req_i</span><span class="p">,</span>
<a name="l-36"></a>    <span class="k">output</span> <span class="n">amo_resp_t</span>                      <span class="n">amo_resp_o</span><span class="p">,</span>
<a name="l-37"></a>    <span class="c1">// D$</span>
<a name="l-38"></a>    <span class="c1">// Cache management</span>
<a name="l-39"></a>    <span class="k">input</span>  <span class="kt">logic</span>                           <span class="n">dcache_enable_i</span><span class="p">,</span>        <span class="c1">// from CSR</span>
<a name="l-40"></a>    <span class="k">input</span>  <span class="kt">logic</span>                           <span class="n">dcache_flush_i</span><span class="p">,</span>         <span class="c1">// high until acknowledged</span>
<a name="l-41"></a>    <span class="k">output</span> <span class="kt">logic</span>                           <span class="n">dcache_flush_ack_o</span><span class="p">,</span>     <span class="c1">// send a single cycle acknowledge signal when the cache is flushed</span>
<a name="l-42"></a>    <span class="k">output</span> <span class="kt">logic</span>                           <span class="n">dcache_miss_o</span><span class="p">,</span>          <span class="c1">// we missed on a ld/st</span>
<a name="l-43"></a>    <span class="k">output</span> <span class="kt">logic</span>                           <span class="n">wbuffer_empty_o</span><span class="p">,</span>        <span class="c1">// statically set to 1, as there is no wbuffer in this cache system</span>
<a name="l-44"></a>    <span class="c1">// Request ports</span>
<a name="l-45"></a>    <span class="k">input</span>  <span class="n">dcache_req_i_t</span>   <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>          <span class="n">dcache_req_ports_i</span><span class="p">,</span>     <span class="c1">// to/from LSU</span>
<a name="l-46"></a>    <span class="k">output</span> <span class="n">dcache_req_o_t</span>   <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>          <span class="n">dcache_req_ports_o</span><span class="p">,</span>     <span class="c1">// to/from LSU</span>
<a name="l-47"></a>    <span class="c1">// memory side</span>
<a name="l-48"></a>    <span class="k">output</span> <span class="n">ariane_axi</span><span class="o">::</span><span class="n">req_t</span>               <span class="n">axi_req_o</span><span class="p">,</span>
<a name="l-49"></a>    <span class="k">input</span>  <span class="n">ariane_axi</span><span class="o">::</span><span class="n">resp_t</span>              <span class="n">axi_resp_i</span>
<a name="l-50"></a><span class="p">);</span>
<a name="l-51"></a>
<a name="l-52"></a>  <span class="k">assign</span> <span class="n">wbuffer_empty_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-53"></a>
<a name="l-54"></a>    <span class="n">ariane_axi</span><span class="o">::</span><span class="n">req_t</span>  <span class="n">axi_req_icache</span><span class="p">;</span>
<a name="l-55"></a>    <span class="n">ariane_axi</span><span class="o">::</span><span class="n">resp_t</span> <span class="n">axi_resp_icache</span><span class="p">;</span>
<a name="l-56"></a>    <span class="n">ariane_axi</span><span class="o">::</span><span class="n">req_t</span>  <span class="n">axi_req_bypass</span><span class="p">;</span>
<a name="l-57"></a>    <span class="n">ariane_axi</span><span class="o">::</span><span class="n">resp_t</span> <span class="n">axi_resp_bypass</span><span class="p">;</span>
<a name="l-58"></a>    <span class="n">ariane_axi</span><span class="o">::</span><span class="n">req_t</span>  <span class="n">axi_req_data</span><span class="p">;</span>
<a name="l-59"></a>    <span class="n">ariane_axi</span><span class="o">::</span><span class="n">resp_t</span> <span class="n">axi_resp_data</span><span class="p">;</span>
<a name="l-60"></a>
<a name="l-61"></a>    <span class="n">cva6_icache_axi_wrapper</span> <span class="p">#(</span>
<a name="l-62"></a>        <span class="p">.</span><span class="n">ArianeCfg</span>  <span class="p">(</span> <span class="n">ArianeCfg</span>             <span class="p">)</span>
<a name="l-63"></a>    <span class="p">)</span> <span class="n">i_cva6_icache_axi_wrapper</span> <span class="p">(</span>
<a name="l-64"></a>        <span class="p">.</span><span class="n">clk_i</span>      <span class="p">(</span> <span class="n">clk_i</span>                 <span class="p">),</span>
<a name="l-65"></a>        <span class="p">.</span><span class="n">rst_ni</span>     <span class="p">(</span> <span class="n">rst_ni</span>                <span class="p">),</span>
<a name="l-66"></a>        <span class="p">.</span><span class="n">priv_lvl_i</span> <span class="p">(</span> <span class="n">priv_lvl_i</span>            <span class="p">),</span>
<a name="l-67"></a>        <span class="p">.</span><span class="n">flush_i</span>    <span class="p">(</span> <span class="n">icache_flush_i</span>        <span class="p">),</span>
<a name="l-68"></a>        <span class="p">.</span><span class="n">en_i</span>       <span class="p">(</span> <span class="n">icache_en_i</span>           <span class="p">),</span>
<a name="l-69"></a>        <span class="p">.</span><span class="n">miss_o</span>     <span class="p">(</span> <span class="n">icache_miss_o</span>         <span class="p">),</span>
<a name="l-70"></a>        <span class="p">.</span><span class="n">areq_i</span>     <span class="p">(</span> <span class="n">icache_areq_i</span>         <span class="p">),</span>
<a name="l-71"></a>        <span class="p">.</span><span class="n">areq_o</span>     <span class="p">(</span> <span class="n">icache_areq_o</span>         <span class="p">),</span>
<a name="l-72"></a>        <span class="p">.</span><span class="n">dreq_i</span>     <span class="p">(</span> <span class="n">icache_dreq_i</span>         <span class="p">),</span>
<a name="l-73"></a>        <span class="p">.</span><span class="n">dreq_o</span>     <span class="p">(</span> <span class="n">icache_dreq_o</span>         <span class="p">),</span>
<a name="l-74"></a>        <span class="p">.</span><span class="n">axi_req_o</span>  <span class="p">(</span> <span class="n">axi_req_icache</span>        <span class="p">),</span>
<a name="l-75"></a>        <span class="p">.</span><span class="n">axi_resp_i</span> <span class="p">(</span> <span class="n">axi_resp_icache</span>       <span class="p">)</span>
<a name="l-76"></a>    <span class="p">);</span>
<a name="l-77"></a>
<a name="l-78"></a>   <span class="c1">// decreasing priority</span>
<a name="l-79"></a>   <span class="c1">// Port 0: PTW</span>
<a name="l-80"></a>   <span class="c1">// Port 1: Load Unit</span>
<a name="l-81"></a>   <span class="c1">// Port 2: Store Unit</span>
<a name="l-82"></a>   <span class="n">std_nbdcache</span> <span class="p">#(</span>
<a name="l-83"></a>      <span class="p">.</span><span class="n">CACHE_START_ADDR</span> <span class="p">(</span> <span class="n">ArianeCfg</span><span class="p">.</span><span class="n">CachedRegionAddrBase</span> <span class="p">)</span>
<a name="l-84"></a>   <span class="p">)</span> <span class="n">i_nbdcache</span> <span class="p">(</span>
<a name="l-85"></a>      <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-86"></a>      <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-87"></a>      <span class="p">.</span><span class="n">enable_i</span>     <span class="p">(</span> <span class="n">dcache_enable_i</span>        <span class="p">),</span>
<a name="l-88"></a>      <span class="p">.</span><span class="n">flush_i</span>      <span class="p">(</span> <span class="n">dcache_flush_i</span>         <span class="p">),</span>
<a name="l-89"></a>      <span class="p">.</span><span class="n">flush_ack_o</span>  <span class="p">(</span> <span class="n">dcache_flush_ack_o</span>     <span class="p">),</span>
<a name="l-90"></a>      <span class="p">.</span><span class="n">miss_o</span>       <span class="p">(</span> <span class="n">dcache_miss_o</span>          <span class="p">),</span>
<a name="l-91"></a>      <span class="p">.</span><span class="n">axi_bypass_o</span> <span class="p">(</span> <span class="n">axi_req_bypass</span>         <span class="p">),</span>
<a name="l-92"></a>      <span class="p">.</span><span class="n">axi_bypass_i</span> <span class="p">(</span> <span class="n">axi_resp_bypass</span>        <span class="p">),</span>
<a name="l-93"></a>      <span class="p">.</span><span class="n">axi_data_o</span>   <span class="p">(</span> <span class="n">axi_req_data</span>           <span class="p">),</span>
<a name="l-94"></a>      <span class="p">.</span><span class="n">axi_data_i</span>   <span class="p">(</span> <span class="n">axi_resp_data</span>          <span class="p">),</span>
<a name="l-95"></a>      <span class="p">.</span><span class="n">req_ports_i</span>  <span class="p">(</span> <span class="n">dcache_req_ports_i</span>     <span class="p">),</span>
<a name="l-96"></a>      <span class="p">.</span><span class="n">req_ports_o</span>  <span class="p">(</span> <span class="n">dcache_req_ports_o</span>     <span class="p">),</span>
<a name="l-97"></a>      <span class="p">.</span><span class="n">amo_req_i</span><span class="p">,</span>
<a name="l-98"></a>      <span class="p">.</span><span class="n">amo_resp_o</span>
<a name="l-99"></a>   <span class="p">);</span>
<a name="l-100"></a>
<a name="l-101"></a>    <span class="c1">// -----------------------</span>
<a name="l-102"></a>    <span class="c1">// Arbitrate AXI Ports</span>
<a name="l-103"></a>    <span class="c1">// -----------------------</span>
<a name="l-104"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">w_select</span><span class="p">,</span> <span class="n">w_select_fifo</span><span class="p">,</span> <span class="n">w_select_arbiter</span><span class="p">;</span>
<a name="l-105"></a>    <span class="kt">logic</span> <span class="n">w_fifo_empty</span><span class="p">;</span>
<a name="l-106"></a>
<a name="l-107"></a>
<a name="l-108"></a>    <span class="c1">// AR Channel</span>
<a name="l-109"></a>    <span class="n">stream_arbiter</span> <span class="p">#(</span>
<a name="l-110"></a>        <span class="p">.</span><span class="n">DATA_T</span> <span class="p">(</span> <span class="n">ariane_axi</span><span class="o">::</span><span class="n">ar_chan_t</span> <span class="p">),</span>
<a name="l-111"></a>        <span class="p">.</span><span class="n">N_INP</span>  <span class="p">(</span> <span class="mi">3</span>                     <span class="p">)</span>
<a name="l-112"></a>    <span class="p">)</span> <span class="n">i_stream_arbiter_ar</span> <span class="p">(</span>
<a name="l-113"></a>        <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-114"></a>        <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-115"></a>        <span class="p">.</span><span class="n">inp_data_i</span>  <span class="p">(</span> <span class="p">{</span><span class="n">axi_req_icache</span><span class="p">.</span><span class="n">ar</span><span class="p">,</span> <span class="n">axi_req_bypass</span><span class="p">.</span><span class="n">ar</span><span class="p">,</span> <span class="n">axi_req_data</span><span class="p">.</span><span class="n">ar</span><span class="p">}</span> <span class="p">),</span>
<a name="l-116"></a>        <span class="p">.</span><span class="n">inp_valid_i</span> <span class="p">(</span> <span class="p">{</span><span class="n">axi_req_icache</span><span class="p">.</span><span class="n">ar_valid</span><span class="p">,</span> <span class="n">axi_req_bypass</span><span class="p">.</span><span class="n">ar_valid</span><span class="p">,</span> <span class="n">axi_req_data</span><span class="p">.</span><span class="n">ar_valid</span><span class="p">}</span> <span class="p">),</span>
<a name="l-117"></a>        <span class="p">.</span><span class="n">inp_ready_o</span> <span class="p">(</span> <span class="p">{</span><span class="n">axi_resp_icache</span><span class="p">.</span><span class="n">ar_ready</span><span class="p">,</span> <span class="n">axi_resp_bypass</span><span class="p">.</span><span class="n">ar_ready</span><span class="p">,</span> <span class="n">axi_resp_data</span><span class="p">.</span><span class="n">ar_ready</span><span class="p">}</span> <span class="p">),</span>
<a name="l-118"></a>        <span class="p">.</span><span class="n">oup_data_o</span>  <span class="p">(</span> <span class="n">axi_req_o</span><span class="p">.</span><span class="n">ar</span>        <span class="p">),</span>
<a name="l-119"></a>        <span class="p">.</span><span class="n">oup_valid_o</span> <span class="p">(</span> <span class="n">axi_req_o</span><span class="p">.</span><span class="n">ar_valid</span>  <span class="p">),</span>
<a name="l-120"></a>        <span class="p">.</span><span class="n">oup_ready_i</span> <span class="p">(</span> <span class="n">axi_resp_i</span><span class="p">.</span><span class="n">ar_ready</span> <span class="p">)</span>
<a name="l-121"></a>    <span class="p">);</span>
<a name="l-122"></a>
<a name="l-123"></a>    <span class="c1">// AW Channel</span>
<a name="l-124"></a>    <span class="n">stream_arbiter</span> <span class="p">#(</span>
<a name="l-125"></a>        <span class="p">.</span><span class="n">DATA_T</span> <span class="p">(</span> <span class="n">ariane_axi</span><span class="o">::</span><span class="n">aw_chan_t</span> <span class="p">),</span>
<a name="l-126"></a>        <span class="p">.</span><span class="n">N_INP</span>  <span class="p">(</span> <span class="mi">3</span>                     <span class="p">)</span>
<a name="l-127"></a>    <span class="p">)</span> <span class="n">i_stream_arbiter_aw</span> <span class="p">(</span>
<a name="l-128"></a>        <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-129"></a>        <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-130"></a>        <span class="p">.</span><span class="n">inp_data_i</span>  <span class="p">(</span> <span class="p">{</span><span class="n">axi_req_icache</span><span class="p">.</span><span class="n">aw</span><span class="p">,</span> <span class="n">axi_req_bypass</span><span class="p">.</span><span class="n">aw</span><span class="p">,</span> <span class="n">axi_req_data</span><span class="p">.</span><span class="n">aw</span><span class="p">}</span> <span class="p">),</span>
<a name="l-131"></a>        <span class="p">.</span><span class="n">inp_valid_i</span> <span class="p">(</span> <span class="p">{</span><span class="n">axi_req_icache</span><span class="p">.</span><span class="n">aw_valid</span><span class="p">,</span> <span class="n">axi_req_bypass</span><span class="p">.</span><span class="n">aw_valid</span><span class="p">,</span> <span class="n">axi_req_data</span><span class="p">.</span><span class="n">aw_valid</span><span class="p">}</span> <span class="p">),</span>
<a name="l-132"></a>        <span class="p">.</span><span class="n">inp_ready_o</span> <span class="p">(</span> <span class="p">{</span><span class="n">axi_resp_icache</span><span class="p">.</span><span class="n">aw_ready</span><span class="p">,</span> <span class="n">axi_resp_bypass</span><span class="p">.</span><span class="n">aw_ready</span><span class="p">,</span> <span class="n">axi_resp_data</span><span class="p">.</span><span class="n">aw_ready</span><span class="p">}</span> <span class="p">),</span>
<a name="l-133"></a>        <span class="p">.</span><span class="n">oup_data_o</span>  <span class="p">(</span> <span class="n">axi_req_o</span><span class="p">.</span><span class="n">aw</span>        <span class="p">),</span>
<a name="l-134"></a>        <span class="p">.</span><span class="n">oup_valid_o</span> <span class="p">(</span> <span class="n">axi_req_o</span><span class="p">.</span><span class="n">aw_valid</span>  <span class="p">),</span>
<a name="l-135"></a>        <span class="p">.</span><span class="n">oup_ready_i</span> <span class="p">(</span> <span class="n">axi_resp_i</span><span class="p">.</span><span class="n">aw_ready</span> <span class="p">)</span>
<a name="l-136"></a>    <span class="p">);</span>
<a name="l-137"></a>
<a name="l-138"></a>    <span class="c1">// WID has been removed in AXI 4 so we need to keep track which AW request has been accepted</span>
<a name="l-139"></a>    <span class="c1">// to forward the correct write data.</span>
<a name="l-140"></a>    <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-141"></a>        <span class="n">w_select</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<a name="l-142"></a>        <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">axi_req_o</span><span class="p">.</span><span class="n">aw</span><span class="p">.</span><span class="n">id</span><span class="p">)</span>
<a name="l-143"></a>            <span class="mb">4&#39;b1100</span><span class="o">:</span>                            <span class="n">w_select</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="c1">// dcache</span>
<a name="l-144"></a>            <span class="mb">4&#39;b1000</span><span class="p">,</span> <span class="mb">4&#39;b1001</span><span class="p">,</span> <span class="mb">4&#39;b1010</span><span class="p">,</span> <span class="mb">4&#39;b1011</span><span class="o">:</span> <span class="n">w_select</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="c1">// bypass</span>
<a name="l-145"></a>            <span class="k">default</span><span class="o">:</span>                            <span class="n">w_select</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="c1">// icache</span>
<a name="l-146"></a>        <span class="k">endcase</span>
<a name="l-147"></a>    <span class="k">end</span>
<a name="l-148"></a>
<a name="l-149"></a>    <span class="c1">// TODO(zarubaf): This causes a cycle delay, might be optimize-able, FALL_THROUGH</span>
<a name="l-150"></a>    <span class="c1">// option made problems during synthesis (timing loop)</span>
<a name="l-151"></a>    <span class="n">fifo_v3</span> <span class="p">#(</span>
<a name="l-152"></a>      <span class="p">.</span><span class="n">DATA_WIDTH</span>   <span class="p">(</span> <span class="mi">2</span>    <span class="p">),</span>
<a name="l-153"></a>      <span class="c1">// we can have a maximum of 4 oustanding transactions as each port is blocking</span>
<a name="l-154"></a>      <span class="p">.</span><span class="n">DEPTH</span>        <span class="p">(</span> <span class="mi">4</span>    <span class="p">)</span>
<a name="l-155"></a>    <span class="p">)</span> <span class="n">i_fifo_w_channel</span> <span class="p">(</span>
<a name="l-156"></a>      <span class="p">.</span><span class="n">clk_i</span>      <span class="p">(</span> <span class="n">clk_i</span>           <span class="p">),</span>
<a name="l-157"></a>      <span class="p">.</span><span class="n">rst_ni</span>     <span class="p">(</span> <span class="n">rst_ni</span>          <span class="p">),</span>
<a name="l-158"></a>      <span class="p">.</span><span class="n">flush_i</span>    <span class="p">(</span> <span class="mb">1&#39;b0</span>            <span class="p">),</span>
<a name="l-159"></a>      <span class="p">.</span><span class="n">testmode_i</span> <span class="p">(</span> <span class="mb">1&#39;b0</span>            <span class="p">),</span>
<a name="l-160"></a>      <span class="p">.</span><span class="n">full_o</span>     <span class="p">(</span>                 <span class="p">),</span> <span class="c1">// leave open</span>
<a name="l-161"></a>      <span class="p">.</span><span class="n">empty_o</span>    <span class="p">(</span> <span class="n">w_fifo_empty</span>    <span class="p">),</span>
<a name="l-162"></a>      <span class="p">.</span><span class="n">usage_o</span>    <span class="p">(</span>                 <span class="p">),</span> <span class="c1">// leave open</span>
<a name="l-163"></a>      <span class="p">.</span><span class="n">data_i</span>     <span class="p">(</span> <span class="n">w_select</span>        <span class="p">),</span>
<a name="l-164"></a>      <span class="c1">// a new transaction was requested and granted</span>
<a name="l-165"></a>      <span class="p">.</span><span class="n">push_i</span>     <span class="p">(</span> <span class="n">axi_req_o</span><span class="p">.</span><span class="n">aw_valid</span> <span class="o">&amp;</span> <span class="n">axi_resp_i</span><span class="p">.</span><span class="n">aw_ready</span> <span class="p">),</span>
<a name="l-166"></a>      <span class="c1">// write ID to select the output MUX</span>
<a name="l-167"></a>      <span class="p">.</span><span class="n">data_o</span>     <span class="p">(</span> <span class="n">w_select_fifo</span>   <span class="p">),</span>
<a name="l-168"></a>      <span class="c1">// transaction has finished</span>
<a name="l-169"></a>      <span class="p">.</span><span class="n">pop_i</span>      <span class="p">(</span> <span class="n">axi_req_o</span><span class="p">.</span><span class="n">w_valid</span> <span class="o">&amp;</span> <span class="n">axi_resp_i</span><span class="p">.</span><span class="n">w_ready</span> <span class="o">&amp;</span> <span class="n">axi_req_o</span><span class="p">.</span><span class="n">w</span><span class="p">.</span><span class="n">last</span> <span class="p">)</span>
<a name="l-170"></a>    <span class="p">);</span>
<a name="l-171"></a>
<a name="l-172"></a>    <span class="c1">// icache will never write so select it as default (e.g.: when no arbitration is active)</span>
<a name="l-173"></a>    <span class="c1">// this is equal to setting it to zero</span>
<a name="l-174"></a>    <span class="k">assign</span> <span class="n">w_select_arbiter</span> <span class="o">=</span> <span class="p">(</span><span class="n">w_fifo_empty</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">w_select_fifo</span><span class="p">;</span>
<a name="l-175"></a>
<a name="l-176"></a>    <span class="n">stream_mux</span> <span class="p">#(</span>
<a name="l-177"></a>        <span class="p">.</span><span class="n">DATA_T</span> <span class="p">(</span> <span class="n">ariane_axi</span><span class="o">::</span><span class="n">w_chan_t</span> <span class="p">),</span>
<a name="l-178"></a>        <span class="p">.</span><span class="n">N_INP</span>  <span class="p">(</span> <span class="mi">3</span>                    <span class="p">)</span>
<a name="l-179"></a>    <span class="p">)</span> <span class="n">i_stream_mux_w</span> <span class="p">(</span>
<a name="l-180"></a>        <span class="p">.</span><span class="n">inp_data_i</span>  <span class="p">(</span> <span class="p">{</span><span class="n">axi_req_data</span><span class="p">.</span><span class="n">w</span><span class="p">,</span> <span class="n">axi_req_bypass</span><span class="p">.</span><span class="n">w</span><span class="p">,</span> <span class="n">axi_req_icache</span><span class="p">.</span><span class="n">w</span><span class="p">}</span> <span class="p">),</span>
<a name="l-181"></a>        <span class="p">.</span><span class="n">inp_valid_i</span> <span class="p">(</span> <span class="p">{</span><span class="n">axi_req_data</span><span class="p">.</span><span class="n">w_valid</span><span class="p">,</span> <span class="n">axi_req_bypass</span><span class="p">.</span><span class="n">w_valid</span><span class="p">,</span> <span class="n">axi_req_icache</span><span class="p">.</span><span class="n">w_valid</span><span class="p">}</span> <span class="p">),</span>
<a name="l-182"></a>        <span class="p">.</span><span class="n">inp_ready_o</span> <span class="p">(</span> <span class="p">{</span><span class="n">axi_resp_data</span><span class="p">.</span><span class="n">w_ready</span><span class="p">,</span> <span class="n">axi_resp_bypass</span><span class="p">.</span><span class="n">w_ready</span><span class="p">,</span> <span class="n">axi_resp_icache</span><span class="p">.</span><span class="n">w_ready</span><span class="p">}</span> <span class="p">),</span>
<a name="l-183"></a>        <span class="p">.</span><span class="n">inp_sel_i</span>   <span class="p">(</span> <span class="n">w_select_arbiter</span>   <span class="p">),</span>
<a name="l-184"></a>        <span class="p">.</span><span class="n">oup_data_o</span>  <span class="p">(</span> <span class="n">axi_req_o</span><span class="p">.</span><span class="n">w</span>        <span class="p">),</span>
<a name="l-185"></a>        <span class="p">.</span><span class="n">oup_valid_o</span> <span class="p">(</span> <span class="n">axi_req_o</span><span class="p">.</span><span class="n">w_valid</span>  <span class="p">),</span>
<a name="l-186"></a>        <span class="p">.</span><span class="n">oup_ready_i</span> <span class="p">(</span> <span class="n">axi_resp_i</span><span class="p">.</span><span class="n">w_ready</span> <span class="p">)</span>
<a name="l-187"></a>    <span class="p">);</span>
<a name="l-188"></a>
<a name="l-189"></a>    <span class="c1">// Route responses based on ID</span>
<a name="l-190"></a>    <span class="c1">// 0000            -&gt; I$</span>
<a name="l-191"></a>    <span class="c1">// 10[00|10|01|11] -&gt; Bypass</span>
<a name="l-192"></a>    <span class="c1">// 1100            -&gt; D$</span>
<a name="l-193"></a>    <span class="c1">// R Channel</span>
<a name="l-194"></a>    <span class="k">assign</span> <span class="n">axi_resp_icache</span><span class="p">.</span><span class="n">r</span> <span class="o">=</span> <span class="n">axi_resp_i</span><span class="p">.</span><span class="n">r</span><span class="p">;</span>
<a name="l-195"></a>    <span class="k">assign</span> <span class="n">axi_resp_bypass</span><span class="p">.</span><span class="n">r</span> <span class="o">=</span> <span class="n">axi_resp_i</span><span class="p">.</span><span class="n">r</span><span class="p">;</span>
<a name="l-196"></a>    <span class="k">assign</span> <span class="n">axi_resp_data</span><span class="p">.</span><span class="n">r</span>   <span class="o">=</span> <span class="n">axi_resp_i</span><span class="p">.</span><span class="n">r</span><span class="p">;</span>
<a name="l-197"></a>
<a name="l-198"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">r_select</span><span class="p">;</span>
<a name="l-199"></a>
<a name="l-200"></a>    <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-201"></a>        <span class="n">r_select</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<a name="l-202"></a>        <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">axi_resp_i</span><span class="p">.</span><span class="n">r</span><span class="p">.</span><span class="n">id</span><span class="p">)</span>
<a name="l-203"></a>            <span class="mb">4&#39;b1100</span><span class="o">:</span>                            <span class="n">r_select</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="c1">// dcache</span>
<a name="l-204"></a>            <span class="mb">4&#39;b1000</span><span class="p">,</span> <span class="mb">4&#39;b1001</span><span class="p">,</span> <span class="mb">4&#39;b1010</span><span class="p">,</span> <span class="mb">4&#39;b1011</span><span class="o">:</span> <span class="n">r_select</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="c1">// bypass</span>
<a name="l-205"></a>            <span class="mb">4&#39;b0000</span><span class="o">:</span>                            <span class="n">r_select</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="c1">// icache</span>
<a name="l-206"></a>            <span class="k">default</span><span class="o">:</span>                            <span class="n">r_select</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<a name="l-207"></a>        <span class="k">endcase</span>
<a name="l-208"></a>    <span class="k">end</span>
<a name="l-209"></a>
<a name="l-210"></a>    <span class="n">stream_demux</span> <span class="p">#(</span>
<a name="l-211"></a>        <span class="p">.</span><span class="n">N_OUP</span> <span class="p">(</span> <span class="mi">3</span> <span class="p">)</span>
<a name="l-212"></a>    <span class="p">)</span> <span class="n">i_stream_demux_r</span> <span class="p">(</span>
<a name="l-213"></a>        <span class="p">.</span><span class="n">inp_valid_i</span> <span class="p">(</span> <span class="n">axi_resp_i</span><span class="p">.</span><span class="n">r_valid</span> <span class="p">),</span>
<a name="l-214"></a>        <span class="p">.</span><span class="n">inp_ready_o</span> <span class="p">(</span> <span class="n">axi_req_o</span><span class="p">.</span><span class="n">r_ready</span>  <span class="p">),</span>
<a name="l-215"></a>        <span class="p">.</span><span class="n">oup_sel_i</span>   <span class="p">(</span> <span class="n">r_select</span>           <span class="p">),</span>
<a name="l-216"></a>        <span class="p">.</span><span class="n">oup_valid_o</span> <span class="p">(</span> <span class="p">{</span><span class="n">axi_resp_icache</span><span class="p">.</span><span class="n">r_valid</span><span class="p">,</span> <span class="n">axi_resp_bypass</span><span class="p">.</span><span class="n">r_valid</span><span class="p">,</span> <span class="n">axi_resp_data</span><span class="p">.</span><span class="n">r_valid</span><span class="p">}</span> <span class="p">),</span>
<a name="l-217"></a>        <span class="p">.</span><span class="n">oup_ready_i</span> <span class="p">(</span> <span class="p">{</span><span class="n">axi_req_icache</span><span class="p">.</span><span class="n">r_ready</span><span class="p">,</span> <span class="n">axi_req_bypass</span><span class="p">.</span><span class="n">r_ready</span><span class="p">,</span> <span class="n">axi_req_data</span><span class="p">.</span><span class="n">r_ready</span><span class="p">}</span> <span class="p">)</span>
<a name="l-218"></a>    <span class="p">);</span>
<a name="l-219"></a>
<a name="l-220"></a>    <span class="c1">// B Channel</span>
<a name="l-221"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">b_select</span><span class="p">;</span>
<a name="l-222"></a>
<a name="l-223"></a>    <span class="k">assign</span> <span class="n">axi_resp_icache</span><span class="p">.</span><span class="n">b</span> <span class="o">=</span> <span class="n">axi_resp_i</span><span class="p">.</span><span class="n">b</span><span class="p">;</span>
<a name="l-224"></a>    <span class="k">assign</span> <span class="n">axi_resp_bypass</span><span class="p">.</span><span class="n">b</span> <span class="o">=</span> <span class="n">axi_resp_i</span><span class="p">.</span><span class="n">b</span><span class="p">;</span>
<a name="l-225"></a>    <span class="k">assign</span> <span class="n">axi_resp_data</span><span class="p">.</span><span class="n">b</span>   <span class="o">=</span> <span class="n">axi_resp_i</span><span class="p">.</span><span class="n">b</span><span class="p">;</span>
<a name="l-226"></a>
<a name="l-227"></a>    <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-228"></a>        <span class="n">b_select</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<a name="l-229"></a>        <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">axi_resp_i</span><span class="p">.</span><span class="n">b</span><span class="p">.</span><span class="n">id</span><span class="p">)</span>
<a name="l-230"></a>            <span class="mb">4&#39;b1100</span><span class="o">:</span>                            <span class="n">b_select</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="c1">// dcache</span>
<a name="l-231"></a>            <span class="mb">4&#39;b1000</span><span class="p">,</span> <span class="mb">4&#39;b1001</span><span class="p">,</span> <span class="mb">4&#39;b1010</span><span class="p">,</span> <span class="mb">4&#39;b1011</span><span class="o">:</span> <span class="n">b_select</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="c1">// bypass</span>
<a name="l-232"></a>            <span class="mb">4&#39;b0000</span><span class="o">:</span>                            <span class="n">b_select</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="c1">// icache</span>
<a name="l-233"></a>            <span class="k">default</span><span class="o">:</span>                            <span class="n">b_select</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<a name="l-234"></a>        <span class="k">endcase</span>
<a name="l-235"></a>    <span class="k">end</span>
<a name="l-236"></a>
<a name="l-237"></a>    <span class="n">stream_demux</span> <span class="p">#(</span>
<a name="l-238"></a>        <span class="p">.</span><span class="n">N_OUP</span> <span class="p">(</span> <span class="mi">3</span> <span class="p">)</span>
<a name="l-239"></a>    <span class="p">)</span> <span class="n">i_stream_demux_b</span> <span class="p">(</span>
<a name="l-240"></a>        <span class="p">.</span><span class="n">inp_valid_i</span> <span class="p">(</span> <span class="n">axi_resp_i</span><span class="p">.</span><span class="n">b_valid</span> <span class="p">),</span>
<a name="l-241"></a>        <span class="p">.</span><span class="n">inp_ready_o</span> <span class="p">(</span> <span class="n">axi_req_o</span><span class="p">.</span><span class="n">b_ready</span>  <span class="p">),</span>
<a name="l-242"></a>        <span class="p">.</span><span class="n">oup_sel_i</span>   <span class="p">(</span> <span class="n">b_select</span>           <span class="p">),</span>
<a name="l-243"></a>        <span class="p">.</span><span class="n">oup_valid_o</span> <span class="p">(</span> <span class="p">{</span><span class="n">axi_resp_icache</span><span class="p">.</span><span class="n">b_valid</span><span class="p">,</span> <span class="n">axi_resp_bypass</span><span class="p">.</span><span class="n">b_valid</span><span class="p">,</span> <span class="n">axi_resp_data</span><span class="p">.</span><span class="n">b_valid</span><span class="p">}</span> <span class="p">),</span>
<a name="l-244"></a>        <span class="p">.</span><span class="n">oup_ready_i</span> <span class="p">(</span> <span class="p">{</span><span class="n">axi_req_icache</span><span class="p">.</span><span class="n">b_ready</span><span class="p">,</span> <span class="n">axi_req_bypass</span><span class="p">.</span><span class="n">b_ready</span><span class="p">,</span> <span class="n">axi_req_data</span><span class="p">.</span><span class="n">b_ready</span><span class="p">}</span> <span class="p">)</span>
<a name="l-245"></a>    <span class="p">);</span>
<a name="l-246"></a>
<a name="l-247"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-248"></a><span class="c1">// assertions</span>
<a name="l-249"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-250"></a>
<a name="l-251"></a><span class="c1">//pragma translate_off</span>
<a name="l-252"></a><span class="no">`ifndef</span> <span class="n">VERILATOR</span>
<a name="l-253"></a>
<a name="l-254"></a>  <span class="nl">a_invalid_instruction_fetch:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-255"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span> <span class="n">icache_dreq_o</span><span class="p">.</span><span class="n">valid</span> <span class="o">|-&gt;</span> <span class="p">(</span><span class="o">|</span><span class="n">icache_dreq_o</span><span class="p">.</span><span class="n">data</span><span class="p">)</span> <span class="o">!==</span> <span class="mh">1&#39;hX</span><span class="p">)</span>
<a name="l-256"></a>      <span class="k">else</span> <span class="p">$</span><span class="n">warning</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache] reading invalid instructions: vaddr=%08X, data=%08X&quot;</span><span class="p">,</span>
<a name="l-257"></a>        <span class="n">icache_dreq_o</span><span class="p">.</span><span class="n">vaddr</span><span class="p">,</span> <span class="n">icache_dreq_o</span><span class="p">.</span><span class="n">data</span><span class="p">);</span>
<a name="l-258"></a>
<a name="l-259"></a>  <span class="nl">a_invalid_write_data:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-260"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span> <span class="n">dcache_req_ports_i</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">data_req</span> <span class="o">|-&gt;</span> <span class="o">|</span><span class="n">dcache_req_ports_i</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">data_be</span> <span class="o">|-&gt;</span> <span class="p">(</span><span class="o">|</span><span class="n">dcache_req_ports_i</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">data_wdata</span><span class="p">)</span> <span class="o">!==</span> <span class="mh">1&#39;hX</span><span class="p">)</span>
<a name="l-261"></a>      <span class="k">else</span> <span class="p">$</span><span class="n">warning</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache] writing invalid data: paddr=%016X, be=%02X, data=%016X&quot;</span><span class="p">,</span>
<a name="l-262"></a>        <span class="p">{</span><span class="n">dcache_req_ports_i</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">address_tag</span><span class="p">,</span> <span class="n">dcache_req_ports_i</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">address_index</span><span class="p">},</span> <span class="n">dcache_req_ports_i</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">data_be</span><span class="p">,</span> <span class="n">dcache_req_ports_i</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">data_wdata</span><span class="p">);</span>
<a name="l-263"></a>  <span class="k">generate</span>
<a name="l-264"></a>      <span class="k">for</span><span class="p">(</span><span class="k">genvar</span> <span class="n">j</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">j</span><span class="o">&lt;</span><span class="mi">2</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-265"></a>        <span class="nl">a_invalid_read_data:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-266"></a>          <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span> <span class="n">dcache_req_ports_o</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">data_rvalid</span> <span class="o">|-&gt;</span> <span class="p">(</span><span class="o">|</span><span class="n">dcache_req_ports_o</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">data_rdata</span><span class="p">)</span> <span class="o">!==</span> <span class="mh">1&#39;hX</span><span class="p">)</span>
<a name="l-267"></a>            <span class="k">else</span> <span class="p">$</span><span class="n">warning</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache] reading invalid data on port %01d: data=%016X&quot;</span><span class="p">,</span>
<a name="l-268"></a>              <span class="n">j</span><span class="p">,</span> <span class="n">dcache_req_ports_o</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">data_rdata</span><span class="p">);</span>
<a name="l-269"></a>     <span class="k">end</span>
<a name="l-270"></a>  <span class="k">endgenerate</span>
<a name="l-271"></a>
<a name="l-272"></a><span class="no">`endif</span>
<a name="l-273"></a><span class="c1">//pragma translate_on</span>
<a name="l-274"></a><span class="k">endmodule</span> <span class="c1">// std_cache_subsystem</span>
</pre></div>
</td></tr></table>
  </body>
</html>