ResetHalt

; Set RAMBAR1 (SRAM)
writecontrolreg 0x0C05 0x20000021

; Set FLASHBAR (Flash)
writecontrolreg 0x0C04 0x00000061

; Enable PST[3:0] signals
writemem.b 0x40100074 0x0F

; ######################
; MRAM Mini FlexBus pins

; PASPAR (CS1 for CPLD)
writemem.b 0x4010006b 0x20

; PTEPAR (AD[7:0])
writemem.b 0x40100060 0xff

; PTFPAR (AD[15:8])
writemem.b 0x40100061 0xff

; PTGPAR (AD[19:16],CS0,D[1:0])
writemem.b 0x40100062 0xef

; PTHPAR (D[7:2])
writemem.w 0x40100090 0x5555

; ########################
; MRAM Mini FlexBus config

; CS0 Base Address
writemem.l 0x40000080 0x10000000

; CS0 control (8bit data, 1 waitstate)
writemem.l 0x40000088 0x00000540

; CS0 Address mask (19 address bits, 512kB) and set R/W, valid 
writemem.l 0x40000084 0x00070001
