
*** Running vivado
    with args -log diff_out_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source diff_out_test.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source diff_out_test.tcl -notrace
Command: synth_design -top diff_out_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29986
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.695 ; gain = 0.000 ; free physical = 105 ; free virtual = 5955
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'diff_out_test' [/home/gwrw/fir1/fir1.srcs/sources_1/new/diff_out_test.vhd:42]
INFO: [Synth 8-638] synthesizing module 'fun_gen_sr' [/home/gwrw/fir1/fir1.srcs/sources_1/new/fun_gen_sr.vhd:60]
	Parameter sample_period_width bound to: 20 - type: integer 
	Parameter pdm_period_width bound to: 12 - type: integer 
	Parameter pdm_out_width bound to: 1 - type: integer 
	Parameter phase_lag bound to: 0 - type: integer 
	Parameter phase_bit bound to: 0 - type: integer 
	Parameter pattern_width bound to: 16 - type: integer 
	Parameter pattern_length bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_div_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:52]
	Parameter period_width bound to: 20 - type: integer 
	Parameter phase_lag bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div_generic' (1#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:52]
INFO: [Synth 8-638] synthesizing module 'reg2D' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:39]
	Parameter length bound to: 100 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter big_endian bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'reg1D' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter length bound to: 16 - type: integer 
	Parameter big_endian bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'reg1D' (2#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'reg2D' (3#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:39]
INFO: [Synth 8-638] synthesizing module 'pdm_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/pdm_generic.vhd:55]
	Parameter input_width bound to: 16 - type: integer 
	Parameter output_width bound to: 1 - type: integer 
	Parameter pulse_count_width bound to: 12 - type: integer 
	Parameter period_width bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'clk_div_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:34' bound to instance 'pulse_width' of component 'clk_div_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/pdm_generic.vhd:115]
INFO: [Synth 8-638] synthesizing module 'clk_div_generic__parameterized1' [/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:52]
	Parameter period_width bound to: 12 - type: integer 
	Parameter phase_lag bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div_generic__parameterized1' (3#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:52]
	Parameter in_width bound to: 16 - type: integer 
	Parameter sum_width bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'diff_accum' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/diff_accum.vhd:34' bound to instance 'error_function' of component 'diff_accum' [/home/gwrw/fir1/fir1.srcs/sources_1/new/pdm_generic.vhd:128]
INFO: [Synth 8-638] synthesizing module 'diff_accum' [/home/gwrw/fir1/fir1.srcs/sources_1/new/diff_accum.vhd:49]
	Parameter in_width bound to: 16 - type: integer 
	Parameter sum_width bound to: 28 - type: integer 
	Parameter reg_len bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'reg_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:37' bound to instance 'adder' of component 'reg_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/diff_accum.vhd:76]
INFO: [Synth 8-638] synthesizing module 'reg_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:52]
	Parameter reg_len bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_generic' (4#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'diff_accum' (5#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/diff_accum.vhd:49]
	Parameter width bound to: 16 - type: integer 
	Parameter places bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'shorten' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/shorten.vhd:34' bound to instance 'virtual_DAC' of component 'shorten' [/home/gwrw/fir1/fir1.srcs/sources_1/new/pdm_generic.vhd:143]
INFO: [Synth 8-638] synthesizing module 'shorten' [/home/gwrw/fir1/fir1.srcs/sources_1/new/shorten.vhd:49]
	Parameter width bound to: 16 - type: integer 
	Parameter places bound to: 15 - type: integer 
	Parameter reg_len bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'reg_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:37' bound to instance 'shifted_reg' of component 'reg_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/shorten.vhd:72]
INFO: [Synth 8-638] synthesizing module 'reg_generic__parameterized1' [/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:52]
	Parameter reg_len bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_generic__parameterized1' (5#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'shorten' (6#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/shorten.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'pdm_generic' (7#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/pdm_generic.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'fun_gen_sr' (8#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/fun_gen_sr.vhd:60]
INFO: [Synth 8-638] synthesizing module 'square_wave_gen' [/home/gwrw/fir1/fir1.srcs/sources_1/new/square_wave_gen.vhd:49]
	Parameter half_period_width bound to: 28 - type: integer 
	Parameter phase_lag bound to: 0 - type: integer 
	Parameter phase_bit bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_div_generic__parameterized2' [/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:52]
	Parameter period_width bound to: 28 - type: integer 
	Parameter phase_lag bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div_generic__parameterized2' (8#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'square_wave_gen' (9#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/square_wave_gen.vhd:49]
INFO: [Synth 8-638] synthesizing module 'fun_gen_sr__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/fun_gen_sr.vhd:60]
	Parameter sample_period_width bound to: 8 - type: integer 
	Parameter pdm_period_width bound to: 4 - type: integer 
	Parameter pdm_out_width bound to: 1 - type: integer 
	Parameter phase_lag bound to: 0 - type: integer 
	Parameter phase_bit bound to: 0 - type: integer 
	Parameter pattern_width bound to: 16 - type: integer 
	Parameter pattern_length bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_div_generic__parameterized3' [/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:52]
	Parameter period_width bound to: 8 - type: integer 
	Parameter phase_lag bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div_generic__parameterized3' (9#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:52]
INFO: [Synth 8-638] synthesizing module 'reg2D__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:39]
	Parameter length bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter big_endian bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'reg2D__parameterized0' (9#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:39]
INFO: [Synth 8-638] synthesizing module 'pdm_generic__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/pdm_generic.vhd:55]
	Parameter input_width bound to: 16 - type: integer 
	Parameter output_width bound to: 1 - type: integer 
	Parameter pulse_count_width bound to: 4 - type: integer 
	Parameter period_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'clk_div_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:34' bound to instance 'pulse_width' of component 'clk_div_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/pdm_generic.vhd:115]
INFO: [Synth 8-638] synthesizing module 'clk_div_generic__parameterized5' [/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:52]
	Parameter period_width bound to: 4 - type: integer 
	Parameter phase_lag bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div_generic__parameterized5' (9#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:52]
	Parameter in_width bound to: 16 - type: integer 
	Parameter sum_width bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'diff_accum' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/diff_accum.vhd:34' bound to instance 'error_function' of component 'diff_accum' [/home/gwrw/fir1/fir1.srcs/sources_1/new/pdm_generic.vhd:128]
INFO: [Synth 8-638] synthesizing module 'diff_accum__parameterized1' [/home/gwrw/fir1/fir1.srcs/sources_1/new/diff_accum.vhd:49]
	Parameter in_width bound to: 16 - type: integer 
	Parameter sum_width bound to: 20 - type: integer 
	Parameter reg_len bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'reg_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:37' bound to instance 'adder' of component 'reg_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/diff_accum.vhd:76]
INFO: [Synth 8-638] synthesizing module 'reg_generic__parameterized3' [/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:52]
	Parameter reg_len bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_generic__parameterized3' (9#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'diff_accum__parameterized1' (9#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/diff_accum.vhd:49]
	Parameter width bound to: 16 - type: integer 
	Parameter places bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'shorten' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/shorten.vhd:34' bound to instance 'virtual_DAC' of component 'shorten' [/home/gwrw/fir1/fir1.srcs/sources_1/new/pdm_generic.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'pdm_generic__parameterized0' (9#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/pdm_generic.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'fun_gen_sr__parameterized0' (9#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/fun_gen_sr.vhd:60]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 11.200000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_BASE_inst' to cell 'MMCME2_BASE' [/home/gwrw/fir1/fir1.srcs/sources_1/new/diff_out_test.vhd:280]
INFO: [Synth 8-256] done synthesizing module 'diff_out_test' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/diff_out_test.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2102.695 ; gain = 0.000 ; free physical = 195 ; free virtual = 5931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2102.695 ; gain = 0.000 ; free physical = 122 ; free virtual = 5894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2102.695 ; gain = 0.000 ; free physical = 122 ; free virtual = 5894
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2102.695 ; gain = 0.000 ; free physical = 116 ; free virtual = 5823
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
Finished Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gwrw/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/diff_out_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/diff_out_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.457 ; gain = 0.000 ; free physical = 593 ; free virtual = 5870
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2152.457 ; gain = 0.000 ; free physical = 589 ; free virtual = 5870
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:01:11 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 478 ; free virtual = 5910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:01:12 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 478 ; free virtual = 5910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:01:12 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 478 ; free virtual = 5910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:01:13 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 470 ; free virtual = 5903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 110   
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 216   
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 223   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:19 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 446 ; free virtual = 5886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:29 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 306 ; free virtual = 5767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:30 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 301 ; free virtual = 5763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:01:31 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 299 ; free virtual = 5761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:35 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 299 ; free virtual = 5760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:35 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 299 ; free virtual = 5760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:36 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 298 ; free virtual = 5760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:36 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 298 ; free virtual = 5760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:36 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 298 ; free virtual = 5760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:36 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 298 ; free virtual = 5760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|diff_out_test | low_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[7]   | 4      | 31    | YES          | NO                 | YES               | 31     | 0       | 
|diff_out_test | low_freq/shift_reg/gen_middle[4].middle_reg/reg_state_reg[1]   | 5      | 27    | YES          | NO                 | YES               | 27     | 0       | 
|diff_out_test | low_freq/shift_reg/gen_middle[7].middle_reg/reg_state_reg[9]   | 7      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|diff_out_test | low_freq/shift_reg/gen_middle[28].middle_reg/reg_state_reg[10] | 11     | 6     | YES          | NO                 | YES               | 6      | 0       | 
|diff_out_test | low_freq/shift_reg/gen_middle[31].middle_reg/reg_state_reg[11] | 17     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|diff_out_test | low_freq/shift_reg/gen_middle[34].middle_reg/reg_state_reg[12] | 23     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|diff_out_test | low_freq/shift_reg/gen_middle[39].middle_reg/reg_state_reg[13] | 33     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|diff_out_test | low_freq/shift_reg/gen_middle[48].middle_reg/reg_state_reg[14] | 50     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|diff_out_test | low_freq/shift_reg/gen_middle[56].middle_reg/reg_state_reg[13] | 8      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|diff_out_test | low_freq/shift_reg/gen_middle[64].middle_reg/reg_state_reg[4]  | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|diff_out_test | low_freq/shift_reg/gen_middle[48].middle_reg/reg_state_reg[13] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|diff_out_test | low_freq/shift_reg/gen_middle[79].middle_reg/reg_state_reg[4]  | 13     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|diff_out_test | low_freq/shift_reg/gen_middle[80].middle_reg/reg_state_reg[6]  | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|diff_out_test | low_freq/shift_reg/gen_middle[97].middle_reg/reg_state_reg[14] | 49     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|diff_out_test | high_freq/shift_reg/gen_last.last_reg/reg_state_reg[13]        | 5      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|diff_out_test | high_freq/shift_reg/gen_last.last_reg/reg_state_reg[5]         | 6      | 5     | YES          | NO                 | YES               | 5      | 0       | 
+--------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |    34|
|3     |LUT1        |    65|
|4     |LUT2        |   198|
|5     |LUT3        |    11|
|6     |LUT4        |    16|
|7     |LUT5        |    12|
|8     |LUT6        |     8|
|9     |MMCME2_BASE |     1|
|10    |SRL16E      |    92|
|11    |SRLC32E     |     8|
|12    |FDRE        |   713|
|13    |FDSE        |   569|
|14    |IBUF        |     1|
|15    |OBUF        |     5|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:36 . Memory (MB): peak = 2152.457 ; gain = 49.762 ; free physical = 298 ; free virtual = 5760
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 2152.457 ; gain = 0.000 ; free physical = 350 ; free virtual = 5812
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:36 . Memory (MB): peak = 2152.465 ; gain = 49.762 ; free physical = 350 ; free virtual = 5813
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2152.465 ; gain = 0.000 ; free physical = 336 ; free virtual = 5808
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.465 ; gain = 0.000 ; free physical = 341 ; free virtual = 5831
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:02:01 . Memory (MB): peak = 2152.465 ; gain = 49.867 ; free physical = 481 ; free virtual = 5972
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/synth_1/diff_out_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file diff_out_test_utilization_synth.rpt -pb diff_out_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 14 16:14:55 2020...
