ENOMEM	,	V_12
spin_lock_init	,	F_4
"clps711x-uart.0"	,	L_17
f_cpu	,	V_5
DIV_ROUND_UP	,	F_6
__iomem	,	T_2
num	,	V_46
CLPS711X_CLK_SPIREF	,	V_39
CLPS711X_PLLR	,	V_18
"spi"	,	L_10
"clps711x-timer.1"	,	L_15
"cpu"	,	L_2
"uart"	,	L_11
clk_data	,	V_13
u32	,	T_3
tmp	,	V_4
CLPS711X_CLK_PWM	,	V_38
f_spi	,	V_10
lock	,	V_17
DIV_ROUND_CLOSEST	,	F_7
timer_div_table	,	V_36
CLPS711X_CLK_TICK	,	V_43
"timer1"	,	L_6
"clps711x-uart.1"	,	L_18
f_pwm	,	V_9
CLPS711X_OSC_FREQ	,	V_19
CLPS711X_SYSFLG2	,	V_20
"timer_ref"	,	L_5
"pwm"	,	L_8
PTR_ERR	,	F_14
CLPS711X_SYSCON2	,	V_23
of_clk_hw_onecell_get	,	V_47
CLPS711X_SYSCON1	,	V_25
clk_hw_register_fixed_factor	,	F_11
CLPS711X_CLK_SPI	,	V_40
clps711x_clk	,	V_1
CLPS711X_CLK_CPU	,	V_31
pr_err	,	F_13
GFP_KERNEL	,	V_16
SYSCON2_OSTB	,	V_24
"clk %i: register failed with %ld\n"	,	L_13
"startup-frequency"	,	L_19
CLPS711X_CLK_DUMMY	,	V_30
"dummy"	,	L_1
clps711x_clk_init_dt	,	F_18
np	,	V_45
"timer2"	,	L_7
hws	,	V_14
BUG_ON	,	F_16
SYSCON1_TC2S	,	V_29
"pll"	,	L_4
SYSFLG2_CKMODE	,	V_21
spi_div_table	,	V_41
"bus"	,	L_3
clk_hw_register_clkdev	,	F_17
clps711x_clk_init	,	F_15
device_node	,	V_44
CLPS711X_CLK_PLL	,	V_33
"spi_ref"	,	L_9
of_property_read_u32	,	F_21
_clps711x_clk_init	,	F_1
kzalloc	,	F_3
SYSCON1_TC2M	,	V_28
"tick"	,	L_12
fref	,	V_3
f_pll	,	V_6
CLPS711X_CLK_BUS	,	V_32
SYSCON1_TC1S	,	V_27
readl	,	F_5
writel	,	F_8
CLPS711X_CLK_TIMER1	,	V_35
i	,	V_11
CLPS711X_CLK_UART	,	V_42
WARN_ON	,	F_20
"clps711x-pwm"	,	L_16
clk_hw_register_fixed_rate	,	F_9
f_bus	,	V_7
CLPS711X_CLK_TIMERREF	,	V_34
"clps711x-timer.0"	,	L_14
CLPS711X_CLK_TIMER2	,	V_37
clk_hw_register_divider_table	,	F_10
f_tim	,	V_8
__init	,	T_1
of_iomap	,	F_19
CLPS711X_CLK_MAX	,	V_15
SYSCON1_TC1M	,	V_26
of_clk_add_hw_provider	,	F_22
CLPS711X_EXT_FREQ	,	V_22
base	,	V_2
ERR_PTR	,	F_2
IS_ERR	,	F_12
