Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto ebae1fb47d514e0882e68ef289259d16 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L work -L simprims_ver -L secureip --snapshot MAC_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <input> does not exist in entity <neuron>.  Please compare the definition of block <neuron> to its component declaration and its instantion to detect the mismatch. [/home/nlandy/Documents/Reconfig/Project/neural_network/neural_network.srcs/sources_1/imports/new/MAC_tb.vhd:16]
ERROR: [VRFC 10-718] formal port <weights> does not exist in entity <neuron>.  Please compare the definition of block <neuron> to its component declaration and its instantion to detect the mismatch. [/home/nlandy/Documents/Reconfig/Project/neural_network/neural_network.srcs/sources_1/imports/new/MAC_tb.vhd:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
