
*** Running vivado
    with args -log design_1_microblaze_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_1.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1096.160 ; gain = 185.301 ; free physical = 1786 ; free virtual = 26350
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_1' [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/synth/design_1_microblaze_0_1.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_1' (52#1) [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/synth/design_1_microblaze_0_1.vhd:116]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1277.629 ; gain = 366.770 ; free physical = 1061 ; free virtual = 25641
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1277.629 ; gain = 366.770 ; free physical = 1068 ; free virtual = 25640
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1579.312 ; gain = 1.000 ; free physical = 856 ; free virtual = 25450
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1579.312 ; gain = 668.453 ; free physical = 780 ; free virtual = 25359
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1579.312 ; gain = 668.453 ; free physical = 780 ; free virtual = 25359
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1579.312 ; gain = 668.453 ; free physical = 780 ; free virtual = 25359
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1579.312 ; gain = 668.453 ; free physical = 920 ; free virtual = 25548
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1579.312 ; gain = 668.453 ; free physical = 1378 ; free virtual = 26006
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1579.312 ; gain = 668.453 ; free physical = 959 ; free virtual = 25588
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1584.734 ; gain = 673.875 ; free physical = 709 ; free virtual = 25338
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1584.734 ; gain = 673.875 ; free physical = 708 ; free virtual = 25337
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1584.734 ; gain = 673.875 ; free physical = 707 ; free virtual = 25336
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1584.734 ; gain = 673.875 ; free physical = 707 ; free virtual = 25336
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1584.734 ; gain = 673.875 ; free physical = 707 ; free virtual = 25336
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1584.734 ; gain = 673.875 ; free physical = 706 ; free virtual = 25335
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1584.734 ; gain = 673.875 ; free physical = 697 ; free virtual = 25326
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1584.734 ; gain = 673.875 ; free physical = 695 ; free virtual = 25325

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |AND2B1L  |     1|
|2     |LUT1     |    17|
|3     |LUT2     |    72|
|4     |LUT3     |   281|
|5     |LUT4     |   105|
|6     |LUT5     |   143|
|7     |LUT6     |   369|
|8     |LUT6_2   |    80|
|9     |MULT_AND |     1|
|10    |MUXCY_L  |   136|
|11    |MUXF7    |   116|
|12    |RAM32M   |    16|
|13    |SRL16E   |    89|
|14    |SRLC16E  |     8|
|15    |XORCY    |    94|
|16    |FDCE     |   143|
|17    |FDE      |    32|
|18    |FDR      |    87|
|19    |FDRE     |  1209|
|20    |FDS      |     1|
|21    |FDSE     |    36|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1584.734 ; gain = 673.875 ; free physical = 695 ; free virtual = 25324
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 2051.922 ; gain = 1041.344 ; free physical = 774 ; free virtual = 25403
