<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>MPAMCFG_PART_SEL</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMCFG_PART_SEL, MPAM Partition Configuration Selection Register</h1><p>The MPAMCFG_PART_SEL characteristics are:</p><h2>Purpose</h2>
        <p>Selects a partition ID to configure.</p>

      
        <p>MPAMCFG_PART_SEL_s selects a Secure PARTID to configure.
MPAMCFG_PART_SEL_ns selects a Non-secure PARTID to configure.
MPAMCFG_PART_SEL_rt selects a Root PARTID to configure.
MPAMCFG_PART_SEL_rl selects a Realm PARTID to configure.</p>

      
        <p>After setting this register with a PARTID, software (usually a hypervisor) can perform a series of accesses to MPAMCFG registers to configure parameters for MPAM resource controls to use when requests have that PARTID.</p>
      <h2>Configuration</h2><p>The power domain of MPAMCFG_PART_SEL is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
    </p><p>This register is present only when (FEAT_MPAMv0p1 is implemented, or FEAT_MPAMv1p0 is implemented, or FEAT_MPAMv2_MSC is implemented) and (MPAMF_IDR.HAS_CCAP_PART == 1, or MPAMF_IDR.HAS_CPOR_PART == 1, or MPAMF_IDR.HAS_MBW_PART == 1, or MPAMF_IDR.HAS_PRI_PART == 1, or MPAMF_IDR.HAS_PARTID_NRW == 1, or (MPAMF_IDR.EXT == 0 and MPAMF_IDR.HAS_IMPL_IDR == 1), or (MPAMF_IDR.EXT == 1, MPAMF_IDR.HAS_IMPL_IDR == 1, and MPAMF_IDR.NO_IMPL_PART == 0)). Otherwise, direct accesses to MPAMCFG_PART_SEL are <span class="arm-defined-word">RES0</span>.</p>
        <p>The power and reset domain of each MSC component is specific to that component.</p>
      <h2>Attributes</h2>
        <p>MPAMCFG_PART_SEL is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-31_28">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24-1">RIS</a></td><td class="lr" colspan="5"><a href="#fieldset_0-23_19">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-18_18-1">DEFAULT_PARTID</a></td><td class="lr" colspan="1"><a href="#fieldset_0-17_17-1">INGRESS_TL</a></td><td class="lr" colspan="1"><a href="#fieldset_0-16_16">INTERNAL</a></td><td class="lr" colspan="16"><a href="#fieldset_0-15_0">PARTID_SEL</a></td></tr></tbody></table><h4 id="fieldset_0-31_28">Bits [31:28]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-27_24-1">RIS, bits [27:24]<span class="condition"><br/>When (FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented), MPAMF_IDR.EXT == 1, and MPAMF_IDR.HAS_RIS == 1:
                        </span></h4><div class="field">
      <p>Resource Instance Selector. RIS selects one resource to configure through MPAMCFG registers and describe with MPAMF ID registers.</p>
    </div><h4 id="fieldset_0-27_24-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-23_19">Bits [23:19]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-18_18-1">DEFAULT_PARTID, bit [18]<span class="condition"><br/>When FEAT_MPAM_MSC_DCTRL is implemented:
                        </span></h4><div class="field">
      <p>Disables PARTID selection and instead configures the default resource control behavior.</p>
    <table class="valuetable"><tr><th>DEFAULT_PARTID</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>PARTID_SEL is interpreted as a request PARTID.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>PARTID_SEL is ignored and any access to MPAMCFG registers is intended to be for configuring the default resource control behaviour.</p>
        </td></tr></table></div><h4 id="fieldset_0-18_18-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-17_17-1">INGRESS_TL, bit [17]<span class="condition"><br/>When FEAT_MPAM_MSC_DOMAINS is implemented:
                        </span></h4><div class="field">
      <p>Indicates that PARTID_SEL is used for ingress translation.</p>
    <table class="valuetable"><tr><th>INGRESS_TL</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>PARTID_SEL is interpreted as a request PARTID for configuring MSC controls.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>PARTID_SEL is interpreted as an untranslated ingress request PARTID to be used for configuring direct translations.</p>
        </td></tr></table><p>When MPAMF_IDR.HAS_IN_TL == 0, access to this field is <span class="access_level">RAZ/WI</span>.</p></div><h4 id="fieldset_0-17_17-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-16_16">INTERNAL, bit [16]</h4><div class="field"><p>Internal PARTID.</p>
<p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_PARTID_NRW == <span class="binarynumber">0b1</span>:</p><table class="valuetable"><tr><th>INTERNAL</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>PARTID_SEL is interpreted as a request PARTID and ignored except for use with <a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a> register access.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>PARTID_SEL is interpreted as an internal PARTID and used for access to MPAMCFG control settings except for <a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a>.</p>
        </td></tr></table><p>If PARTID narrowing is implemented as indicated by <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_PARTID_NRW = 1, when accessing other MPAMCFG registers the value of the MPAMCFG_PART_SEL.INTERNAL bit is checked for these conditions:</p>
<ul>
<li>
<p>When the <a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a> register is read or written, if the value of MPAMCFG_PART_SEL.INTERNAL is not 0, an Unexpected_INTERNAL error is set in <a href="ext-mpamf_esr.html">MPAMF_ESR</a>.</p>

</li><li>
<p>When an MPAMCFG register other than <a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a> is read or written, if the value of MPAMCFG_PART_SEL.INTERNAL is not 1, <a href="ext-mpamf_esr.html">MPAMF_ESR</a> is set to indicate an intPARTID_Range error.</p>

</li></ul>
<p>In either error case listed here, the value returned by a read operation is <span class="arm-defined-word">UNPREDICTABLE</span>, and the control settings are not affected by a write.</p><p>When MPAMF_IDR.HAS_PARTID_NRW == 0, access to this field is <span class="access_level">RAZ/WI</span>.</p></div><h4 id="fieldset_0-15_0">PARTID_SEL, bits [15:0]</h4><div class="field"><p>Selects the partition ID to configure.</p>
<p>Reads and writes to other MPAMCFG registers are indexed by PARTID_SEL and by the NS bit used to access MPAMCFG_PART_SEL to access the configuration for a single partition.</p></div><h2>Accessing MPAMCFG_PART_SEL</h2>
        <p>If both <span class="xref">FEAT_MPAM</span> and <span class="xref">FEAT_RME</span> are implemented, the following statements apply:</p>

      
        <ul>
<li>
<p>In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:</p>

</li><li>
<p>MPAMCFG_PART_SEL_s must only be accessible from the Secure MPAM feature page.</p>

</li><li>
<p>MPAMCFG_PART_SEL_ns must only be accessible from the Non-secure MPAM feature page.</p>

</li><li>
<p>MPAMCFG_PART_SEL_rt must only be accessible from the Root MPAM feature page.</p>

</li><li>
<p>MPAMCFG_PART_SEL_rl must only be accessible from the Realm MPAM feature page.</p>

</li><li>
<p>MPAMCFG_PART_SEL_s, MPAMCFG_PART_SEL_ns, MPAMCFG_PART_SEL_rt, and MPAMCFG_PART_SEL_rl must be separate registers:</p>

</li><li>
<p>The Secure instance (MPAMCFG_PART_SEL_s) accesses the PARTID selector used for Secure PARTIDs.</p>

</li><li>
<p>The Non-secure instance (MPAMCFG_PART_SEL_ns) accesses the PARTID selector used for Non-secure PARTIDs.</p>

</li><li>
<p>The Root instance (MPAMCFG_PART_SEL_rt) accesses the PARTID selector used for Root PARTIDs.</p>

</li><li>
<p>The Realm instance (MPAMCFG_PART_SEL_rl) accesses the PARTID selector used for Realm PARTIDs.</p>

</li></ul>
      <h4>MPAMCFG_PART_SEL can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>MPAM</td><td><span class="hexnumber">0x0100</span></td></tr></table><p>When FEAT_MPAMv2_MSC is implemented, accesses to this register are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0100</span></td><td>MPAMCFG_PART_SEL_s</td></tr></table><p>Accesses to this register are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0100</span></td><td>MPAMCFG_PART_SEL_ns</td></tr></table><p>Accesses to this register are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x0100</span></td><td>MPAMCFG_PART_SEL_rt</td></tr></table><p>When FEAT_RME is implemented, accesses to this register are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x0100</span></td><td>MPAMCFG_PART_SEL_rl</td></tr></table><p>When FEAT_RME is implemented, accesses to this register are <span class="access_level">RW</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
