# 8.6 频率计的设计

```verilog
//**********CP_100kHz_1Hz.v**********
module CP_100kHz_1Hz(nRST, CLK_50,_1Hz,_10Hz,_100Hz,_1kHz);
    input CLK_50, nRST;
    output _1Hz, _10Hz,_100Hz,_1kHz;

    Divider50MHz U2(.CLK_50M(CLK_50),
                    .CLR(nRST),
                    .CLK 1HzOut(_1kHz));
    defparam        U2.N=15,
                    U2.CLK_Freq=50000000,
                    U2.OUT_Freq=1000;

    Divider50MHz U3(.CLK_50M(CLK_50),
                    .nCLR(nRST),
                    .CLK_1HzOut(_100Hz));
    defparam        U3.N=18,
                    U3.CLK_Freq =50000000,
                    U3.OUT_Freq =100;

    Divider50MHZ U4(.CLK_50M(CLK_50),
                    .nCLR(nRST),
                    .CLK_1HZOut(_10Hz));
    defparam        U4.N=22,
                    U4 CLK_Freq=50000000,
                    U4 OUT_Freq=10;

    Divider50MHz U5(.CLK_50M(CLK_50),
                    .nCLR(nRST),
                    .CLK_1HzOut(_1Hz));
    defparam        U5.N=25,
                    U5. CLK_Freq=50000000,
                    U5 OUT_Freq=l;
endmodule

```

```verilog
// 4选1模块
module Mux4to1(_1Hz, _10Hz, _100Hz, _1kHz, Sel, Mux_CP, DotLed);
    input _1Hz,_10Hz,_100Hz;
    input[1:0] Sel;
    output reg Mux_CP;
    output reg[2:0]DotLed;
    always@(Sel)
    case(Sel)
        2'b00: begin
            Mux_CP=_1Hz;
            DotLed=3'b100;
        end
        2'b01: begin
            Mux_CP=_10Hz;
            DotLed=3'b010;
        end
        2'b10: begin
            Mux_CP=_100Hz;
            DotLed=3'b001;
        end
        2'b11: begin
            Mux_CP=_1kHz;
            DotLed=1'b000;
        end
    endcase
endmodule

```

```verilog
//======== 定时与控制模块Timing and controller ==========
module Timing_Control(MuxCP, nRST, c_Clear, C_Enable, C_Store);
    input MuxCP;
    input nRST;
    output reg C_Clear, C_Enable, C_Store;
    reg [2:
         0]Q;
    always@(posedge MuxCP or negedge nRST)
        if (!nRST)
            Q<=3'b000;
        else if(Q==3'b101)
            Q<=3'b000;
        else
            Q<=Q+1'b1;
    Mux4to1U1(_1Hz,_10Hz, _100Hz,_1kHz, Select, Mux_CP, DotLed);
    Timing_Contro1U2(Mux_CP,//异步设计，易因为毛刺导致误操作
                     nRST,
                     C_Clear,
                     C_Enable,
                     C_Store);
endmodule
```

```verilog
// 通用BCD计数器
module modulo_counter (CP, nRST, En, Q, Carry_out);
    parameter N=4;
    parameter MOD=16;
    input CP, nRST, En;
    output Carry_out;
    output reg[N-1:
               0]Q;
    always@(posedge CP or negedge nRST)
        if (~nRST)
            Q<='d0;
        else if(En)  begin
            if (Q==MOD-1)
                Q<='d0;
            else
                Q<=Q+1'b1;
        end
    assign Carry_out =(Q==MOD-1);
endmodule
```

```verilog
//===========4-digit BCD counter====================
module BCD_Counter(CPx, nRST, En, BCD3, BCD2, BCDl, BCD0);
    input CPx;
    input nRST, En;
    output [3:
            0] BCD3, BCD2, BCD1,BCDO;

    wire CO_BCD0, CO_BCD1, CO_BCD2, CO_BCD3;
    modulo_counter ones(.CP(CPx),
                        .nRST(nRST),
                        .En(En),
                        .Q(BCD0),
                        .Carry_out(CO_BCD0));
    defparam ones.N=4;
    defparam ones.MOD=10;
    modulo_counter tens(.CP(CPx),
                        .nRST(nRST),
                        .En(En&CO_BCD0),
                        .Q(BCD1),
                        .Carry_out(CO_BCD1));
    defparam tens.N=4;
    defparam tens.MOD =10;

    modulo counter hundreds(.CP(CPx),
                            .nRST(nRST),
                            .En(En & CO_BCD0 & CO_BCD1),                        		.Q(BCD2),
                            .Carry_out(CO_BCD2));
    defparam hundreds.N=4;
    defparam hundreds.MOD=10;
    modulo_counter thousands(
                       .CP(CPx),
                       .nRST(nRST),
                       .En(En & CO_BCD0 & CO_BCD1 & CO_BCD2),
                       .Q(BCD3),
                       .Carry_out(CO_BCD3));
    defparam thousands.N=4;
    defparam thousands.MOD=10;
endmodule
```

```verilog
//----------锁存显示模块 Latch Decoder and Display =========
module Latch_Display (Store, nRST, BCD0, BCD1, BCD2, BCD3, HEX0, HEX1, HEX2, HEX3);
    input store, nRST;
    input[3:
          0] BCD0, BCD1, BCD2, BCD3;
    output [0:
            6] HEX0, HEX1, HEX2,HEX3;
    wire[3:
         0] LatchBCD0, LatchBCD1, LatchBCD2, LatchBCD3;
    D_FF Latch0(LatchBCD0, BCD0, Store, nRST);
    D_FF Latchl(LatchBCDl, BCD1, Store, nRST);
    D_FF Latch2(LatchBCD2, BCD2, Store, nRST);
    D_FF Latch3(LatchBCD3, BCD3, Store, nRST);
    bcd7seg digit0(LatchBCD0, HEX0);
    bcd7seg digitl(LatchBCDl, HEX1);
    bcd7seg digit2(LatchBCD2, HEX2);
    bcd7seg digit3(LatchBCD3, HEX3);
endmodule
```

```verilog
module Frequency_Meter(CLOCK_50, GPIO_0, LEDG, LEDR, SW, KEY, HEX0, HEX1, HEX2, HEX3);
    input CLOCK_50;
    wire CLK_50=CLOCK_50;
    output [0:
            6] HEX0, HEX1, HEX2, HEX3;
    input[0:
          0]GPIO_0;
    wire CPx=GPIO_0[0];
    input[2:
          0]SW;
    wire [1:
          0] Select=SW[1:
                       0];
    input [3:
           3]KEY;
    wire nRST=KEY[3];
    wire C_Clear,C_Enable,C_Store;
    wire [3:
          0] BCD0, BCD1, BCD2, BCD3;
    output [0:
            0] LEDG;
    wire _1Hz;
    assign LEDG[0]=_1Hz;
    output [9:
            7] LEDR;
    wire [2:
          0] DotLed;
    assign LEDR =DotLed;

    Timing_Control_top UT0(CLK 50, nRST, Select, C_Clear, C_Enable, C_Store, DotLed,_1Hz);

    BCD_Counter        UT1(.CPx(CPx),//异步设计
                           .nRST(~C_Clear&nRST),//易因为毛刺导致误操作
                           .En(C_Enable),
                           .BCD3(BCD3),
                           .BCD2(BCD2),
                           .BCD1(BCD1),
                           .BCD0(BCD0));
    Latch_Display        UT2(
                             .Store(C_Store),//异步设计，易因为毛刺导致误操作
                             .nRST(nRST),
                             .BCD0(BCD0),
                             .BCD1(BCD1),
                             .BCD2(BCD2),
                             .BCD3(BCD3),
                             .HEX0(HEX0),
                             .HEX1(HEX1),
                             .HEX2(HEX2),                         				.HEX3(HEX3));
endmodule
```

## 8.6 频率计的设计(精简同步设计版）

```verilog
reg 	savecnt_enable， DotLed;
always@(sel or cnt)
	case(sel)
		2’b00: begin
			DotLed = 3’b100;
			savecnt_enable = (cnt == 49999999)? 1’b1 : 1’b0;
		end
		2’b01: begin
			DotLed = 3’b010;
			savecnt_enable = (cnt == 4999999)? 1’b1 : 1’b0;
		end
		2’b10: begin
			DotLed = 3’b001;
			savecnt_enable = (cnt == 499999)? 1’b1 : 1’b0;
		end
		2’b11: begin
			DotLed = 3’b000;
			savecnt_enable = (cnt == 49999)? 1’b1 : 1’b0;
		end
	endcase
reg [24:0] cnt;

// 控制脉冲计数周期的计数器
always@(posedge clk_50 or negedge nRST)
begin
	if (!nRST) 
		cnt <= 0;
	else if (savecnt_enable)
		cnt <= 0;
	else
		cnt <= cnt + 1’b1;
end
reg CPx_reg0，CPx_reg1, CPx_reg2;
wire posedge_CPx;
// 打两拍进行同步处理
always@(posedge clk_50 or negedge nRST)
begin
	if (!nRST) begin
		CPx_reg0 <= 1’b0;
		CPx_reg1 <= 1’b0;
		CPx_reg2 <= 1’b0;
	end else begin
		CPx_reg0 <= CPx;
		CPx_reg1 <= CPx_reg0;
		CPx_reg2 <= CPx_reg1;
	end
end

// 检测输入脉冲的上升沿
assign posedge_CPx = (~CPx_reg2 & CPx_reg1) ? 1’b1 : 1’b0;
reg [3:0] BCD3,BCD2,BCD1,BCD0;

always@(posedge clk_50 or negedge nRST)
begin
	if (!nRST) 
		{BCD3,BCD2,BCD1,BCD0} <= 0;
	else if (savecnt_enable)
		{BCD3,BCD2,BCD1,BCD0} <= 0;
	else if (posedge_CPx)
	       if ({BCD2,BCD1,BCD0} == 12’H999)
		{BCD3,BCD2,BCD1,BCD0} <= {BCD3+1’b1, 12’d0};
	       else if ({BCD1,BCD0} == 8’H99)
		{BCD3,BCD2,BCD1,BCD0} <= {{BCD3,BCD2}+1’b1, 8’d0};
	       else if (BCD0 == 4’H9)
		{BCD3,BCD2,BCD1,BCD0} <= {{BCD3,BCD2,BCD1}+1’b1, 4’d0};
                     else
		 {BCD3,BCD2,BCD1,BCD0} <= {BCD3,BCD2,BCD1,BCD0}+1’b1;
 end
reg [3:0] BCD3_reg,BCD2_reg,BCD1_reg,BCD0_reg; // 保存脉冲计数结果的寄存器
always@(posedge clk_50 or negedge nRST)
begin
	if (!nRST) begin
		BCD3_reg <= 4’h0;
		BCD2_reg <= 4’h0;
		BCD1_reg <= 4’h0;
		BCD0_reg <= 4’h0;
	end
	else if (savecnt_enable)
		BCD3_reg <= BCD3;
		BCD2_reg <= BCD2;
		BCD1_reg <= BCD1;
		BCD0_reg <= BCD0;
	end
end
// 数码管译码器等其它部分省略

```

