<stg><name>bin_dense_Pipeline_LOOP_DENSE_I</name>


<trans_list>

<trans id="358" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %rhs_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %d_i_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_i_idx

]]></Node>
<StgValue><ssdm name="d_i_idx_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
newFuncRoot:3 %phi_mul_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %n_inputs_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %n_inputs

]]></Node>
<StgValue><ssdm name="n_inputs_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i16 0, i16 %rhs_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i16 0, i16 %sum_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %VITIS_LOOP_621_1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_621_1:0 %i_V_8 = load i16 %rhs_V

]]></Node>
<StgValue><ssdm name="i_V_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_621_1:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_621_1:2 %icmp_ln1027 = icmp_ult  i16 %i_V_8, i16 %n_inputs_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_621_1:3 %br_ln617 = br i1 %icmp_ln1027, void %for.end75.loopexit_ifconv.exitStub, void %VITIS_LOOP_621_1.split

]]></Node>
<StgValue><ssdm name="br_ln617"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="20" op_0_bw="16">
<![CDATA[
VITIS_LOOP_621_1.split:3 %zext_ln1495 = zext i16 %i_V_8

]]></Node>
<StgValue><ssdm name="zext_ln1495"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_621_1.split:4 %ret_V = add i20 %phi_mul_read, i20 %zext_ln1495

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:5 %ret_V_s = partselect i13 @_ssdm_op_PartSelect.i13.i20.i32.i32, i20 %ret_V, i32 7, i32 19

]]></Node>
<StgValue><ssdm name="ret_V_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:6 %tmp_s = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %i_V_8, i32 7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="2" op_3_bw="9">
<![CDATA[
VITIS_LOOP_621_1.split:7 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i2.i9, i1 %d_i_idx_read, i2 0, i9 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_621_1.split:8 %zext_ln624 = zext i12 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln624"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_621_1.split:9 %dmem_V_addr = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln624

]]></Node>
<StgValue><ssdm name="dmem_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_621_1.split:10 %or_ln624 = or i12 %tmp_1, i12 1024

]]></Node>
<StgValue><ssdm name="or_ln624"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_621_1.split:11 %zext_ln624_1 = zext i12 %or_ln624

]]></Node>
<StgValue><ssdm name="zext_ln624_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_621_1.split:12 %dmem_V_addr_3 = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln624_1

]]></Node>
<StgValue><ssdm name="dmem_V_addr_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_621_1.split:13 %conv_i749 = zext i13 %ret_V_s

]]></Node>
<StgValue><ssdm name="conv_i749"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_621_1.split:14 %wt_mem_V_addr = getelementptr i64 %wt_mem_V, i64 0, i64 %conv_i749

]]></Node>
<StgValue><ssdm name="wt_mem_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_621_1.split:15 %add_ln625 = add i13 %ret_V_s, i13 2341

]]></Node>
<StgValue><ssdm name="add_ln625"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_621_1.split:16 %zext_ln625 = zext i13 %add_ln625

]]></Node>
<StgValue><ssdm name="zext_ln625"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_621_1.split:17 %wt_mem_V_addr_1 = getelementptr i64 %wt_mem_V, i64 0, i64 %zext_ln625

]]></Node>
<StgValue><ssdm name="wt_mem_V_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_621_1.split:18 %dmem_V_load = load i12 %dmem_V_addr

]]></Node>
<StgValue><ssdm name="dmem_V_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_621_1.split:19 %wt_mem_V_load = load i13 %wt_mem_V_addr

]]></Node>
<StgValue><ssdm name="wt_mem_V_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_621_1.split:167 %dmem_V_load_1 = load i12 %dmem_V_addr_3

]]></Node>
<StgValue><ssdm name="dmem_V_load_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_621_1.split:168 %wt_mem_V_load_1 = load i13 %wt_mem_V_addr_1

]]></Node>
<StgValue><ssdm name="wt_mem_V_load_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_621_1.split:319 %i_V = add i16 %i_V_8, i16 128

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_621_1.split:320 %store_ln617 = store i16 %i_V, i16 %rhs_V

]]></Node>
<StgValue><ssdm name="store_ln617"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_621_1.split:18 %dmem_V_load = load i12 %dmem_V_addr

]]></Node>
<StgValue><ssdm name="dmem_V_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_621_1.split:19 %wt_mem_V_load = load i13 %wt_mem_V_addr

]]></Node>
<StgValue><ssdm name="wt_mem_V_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_621_1.split:20 %xor_ln1499 = xor i64 %wt_mem_V_load, i64 %dmem_V_load

]]></Node>
<StgValue><ssdm name="xor_ln1499"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:21 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:22 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 61

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:23 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 59

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:24 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 57

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:25 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 55

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:26 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 53

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:27 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 51

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:28 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 49

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:29 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 47

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:30 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 45

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:31 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 43

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:32 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 41

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:33 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 39

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:34 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 37

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:35 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 35

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:36 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 33

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:37 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 31

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:38 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 29

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:39 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 27

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:40 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 25

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:41 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 23

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:42 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 21

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:43 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 19

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:44 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 17

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:45 %tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 15

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:46 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 13

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:47 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 11

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:48 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 9

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:49 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 7

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:50 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 5

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:51 %tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 3

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:52 %tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499, i32 1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="63" op_0_bw="63" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
VITIS_LOOP_621_1.split:53 %and_ln = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp, i1 0, i1 %tmp_54, i1 0, i1 %tmp_55, i1 0, i1 %tmp_56, i1 0, i1 %tmp_57, i1 0, i1 %tmp_58, i1 0, i1 %tmp_59, i1 0, i1 %tmp_60, i1 0, i1 %tmp_61, i1 0, i1 %tmp_62, i1 0, i1 %tmp_63, i1 0, i1 %tmp_64, i1 0, i1 %tmp_65, i1 0, i1 %tmp_66, i1 0, i1 %tmp_67, i1 0, i1 %tmp_68, i1 0, i1 %tmp_69, i1 0, i1 %tmp_70, i1 0, i1 %tmp_86, i1 0, i1 %tmp_109, i1 0, i1 %tmp_121, i1 0, i1 %tmp_122, i1 0, i1 %tmp_123, i1 0, i1 %tmp_124, i1 0, i1 %tmp_125, i1 0, i1 %tmp_126, i1 0, i1 %tmp_127, i1 0, i1 %tmp_128, i1 0, i1 %tmp_129, i1 0, i1 %tmp_130, i1 0, i1 %tmp_131, i1 0, i1 %tmp_132

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_621_1.split:54 %zext_ln841 = zext i63 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln841"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_621_1.split:55 %sub_ln841 = sub i64 %xor_ln1499, i64 %zext_ln841

]]></Node>
<StgValue><ssdm name="sub_ln841"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:56 %tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 60, i32 61

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:57 %tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 56, i32 57

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:58 %tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 52, i32 53

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:59 %tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 48, i32 49

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:60 %tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 44, i32 45

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:61 %tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 40, i32 41

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:62 %tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 36, i32 37

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:63 %tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 32, i32 33

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:64 %tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 28, i32 29

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:65 %tmp_11 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 24, i32 25

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:66 %tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 20, i32 21

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:67 %tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:68 %tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 12, i32 13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:69 %tmp_15 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:70 %tmp_16 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_621_1.split:71 %trunc_ln1497 = trunc i64 %sub_ln841

]]></Node>
<StgValue><ssdm name="trunc_ln1497"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:75 %tmp_17 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 62, i32 63

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:76 %tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 58, i32 59

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:77 %tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 54, i32 55

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:78 %tmp_20 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 50, i32 51

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:79 %tmp_21 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 46, i32 47

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:80 %tmp_22 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:81 %tmp_23 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 38, i32 39

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:82 %tmp_24 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 34, i32 35

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:83 %tmp_25 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:84 %tmp_26 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 26, i32 27

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:85 %tmp_27 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:86 %tmp_28 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 18, i32 19

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:87 %tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:88 %tmp_30 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:89 %tmp_31 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:90 %tmp_32 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_621_1.split:167 %dmem_V_load_1 = load i12 %dmem_V_addr_3

]]></Node>
<StgValue><ssdm name="dmem_V_load_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_621_1.split:168 %wt_mem_V_load_1 = load i13 %wt_mem_V_addr_1

]]></Node>
<StgValue><ssdm name="wt_mem_V_load_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_621_1.split:169 %xor_ln1499_1 = xor i64 %wt_mem_V_load_1, i64 %dmem_V_load_1

]]></Node>
<StgValue><ssdm name="xor_ln1499_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:170 %tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:171 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 61

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:172 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 59

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:173 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 57

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:174 %tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 55

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:175 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 53

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:176 %tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 51

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:177 %tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 49

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:178 %tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 47

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:179 %tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 45

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:180 %tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 43

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:181 %tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 41

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:182 %tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 39

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:183 %tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 37

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:184 %tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 35

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:185 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 33

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:186 %tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:187 %tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:188 %tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 27

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:189 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:190 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:191 %tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 21

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:192 %tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 19

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:193 %tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:194 %tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:195 %tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:196 %tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:197 %tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:198 %tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:199 %tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:200 %tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:201 %tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1499_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="63" op_0_bw="63" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
VITIS_LOOP_621_1.split:202 %and_ln1497_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_134, i1 0, i1 %tmp_135, i1 0, i1 %tmp_136, i1 0, i1 %tmp_137, i1 0, i1 %tmp_138, i1 0, i1 %tmp_139, i1 0, i1 %tmp_140, i1 0, i1 %tmp_141, i1 0, i1 %tmp_142, i1 0, i1 %tmp_143, i1 0, i1 %tmp_144, i1 0, i1 %tmp_145, i1 0, i1 %tmp_146, i1 0, i1 %tmp_147, i1 0, i1 %tmp_148, i1 0, i1 %tmp_149, i1 0, i1 %tmp_150, i1 0, i1 %tmp_151, i1 0, i1 %tmp_152, i1 0, i1 %tmp_153, i1 0, i1 %tmp_169, i1 0, i1 %tmp_192, i1 0, i1 %tmp_204, i1 0, i1 %tmp_205, i1 0, i1 %tmp_206, i1 0, i1 %tmp_207, i1 0, i1 %tmp_208, i1 0, i1 %tmp_209, i1 0, i1 %tmp_210, i1 0, i1 %tmp_211, i1 0, i1 %tmp_212, i1 0, i1 %tmp_213

]]></Node>
<StgValue><ssdm name="and_ln1497_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_621_1.split:203 %zext_ln841_1 = zext i63 %and_ln1497_1

]]></Node>
<StgValue><ssdm name="zext_ln841_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_621_1.split:204 %sub_ln841_1 = sub i64 %xor_ln1499_1, i64 %zext_ln841_1

]]></Node>
<StgValue><ssdm name="sub_ln841_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:205 %tmp_50 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 60, i32 61

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:206 %tmp_51 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 56, i32 57

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:207 %tmp_52 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 52, i32 53

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:208 %tmp_53 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 48, i32 49

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:209 %tmp_71 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 44, i32 45

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:210 %tmp_72 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 40, i32 41

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:211 %tmp_73 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 36, i32 37

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:212 %tmp_74 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 32, i32 33

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:213 %tmp_75 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 28, i32 29

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:214 %tmp_76 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 24, i32 25

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:215 %tmp_77 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 20, i32 21

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:216 %tmp_78 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:217 %tmp_79 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 12, i32 13

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:218 %tmp_80 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:219 %tmp_81 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_621_1.split:220 %trunc_ln1497_1 = trunc i64 %sub_ln841_1

]]></Node>
<StgValue><ssdm name="trunc_ln1497_1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:224 %tmp_82 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 62, i32 63

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:225 %tmp_83 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 58, i32 59

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:226 %tmp_84 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 54, i32 55

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:227 %tmp_85 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 50, i32 51

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:228 %tmp_87 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 46, i32 47

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:229 %tmp_88 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:230 %tmp_89 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 38, i32 39

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:231 %tmp_90 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 34, i32 35

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:232 %tmp_91 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:233 %tmp_92 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 26, i32 27

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:234 %tmp_93 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:235 %tmp_94 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 18, i32 19

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:236 %tmp_95 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:237 %tmp_96 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:238 %tmp_97 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:239 %tmp_98 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %sub_ln841_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end75.loopexit_ifconv.exitStub:0 %sum_V_load_1 = load i16 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_load_1"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end75.loopexit_ifconv.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_V_out, i16 %sum_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0">
<![CDATA[
for.end75.loopexit_ifconv.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_621_1.split:0 %sum_V_load = load i16 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_load"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_621_1.split:1 %speclooptripcount_ln618 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 64, i64 36

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln618"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_621_1.split:2 %specloopname_ln614 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln614"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="62" op_0_bw="62" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:72 %and_ln1497_9 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2, i2 0, i2 %tmp_3, i2 0, i2 %tmp_4, i2 0, i2 %tmp_5, i2 0, i2 %tmp_6, i2 0, i2 %tmp_7, i2 0, i2 %tmp_8, i2 0, i2 %tmp_9, i2 0, i2 %tmp_10, i2 0, i2 %tmp_11, i2 0, i2 %tmp_12, i2 0, i2 %tmp_13, i2 0, i2 %tmp_14, i2 0, i2 %tmp_15, i2 0, i2 %tmp_16, i2 0, i2 %trunc_ln1497

]]></Node>
<StgValue><ssdm name="and_ln1497_9"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="59" op_0_bw="59" op_1_bw="1" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:73 %and_ln1497_9_cast = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i1 0, i2 %tmp_3, i2 0, i2 %tmp_4, i2 0, i2 %tmp_5, i2 0, i2 %tmp_6, i2 0, i2 %tmp_7, i2 0, i2 %tmp_8, i2 0, i2 %tmp_9, i2 0, i2 %tmp_10, i2 0, i2 %tmp_11, i2 0, i2 %tmp_12, i2 0, i2 %tmp_13, i2 0, i2 %tmp_14, i2 0, i2 %tmp_15, i2 0, i2 %tmp_16, i2 0, i2 %trunc_ln1497

]]></Node>
<StgValue><ssdm name="and_ln1497_9_cast"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_621_1.split:74 %zext_ln1669 = zext i62 %and_ln1497_9

]]></Node>
<StgValue><ssdm name="zext_ln1669"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="62" op_0_bw="62" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:91 %and_ln1497_s = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_17, i2 0, i2 %tmp_18, i2 0, i2 %tmp_19, i2 0, i2 %tmp_20, i2 0, i2 %tmp_21, i2 0, i2 %tmp_22, i2 0, i2 %tmp_23, i2 0, i2 %tmp_24, i2 0, i2 %tmp_25, i2 0, i2 %tmp_26, i2 0, i2 %tmp_27, i2 0, i2 %tmp_28, i2 0, i2 %tmp_29, i2 0, i2 %tmp_30, i2 0, i2 %tmp_31, i2 0, i2 %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln1497_s"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="59" op_0_bw="59" op_1_bw="1" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:92 %and_ln1497_cast = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i1 0, i2 %tmp_18, i2 0, i2 %tmp_19, i2 0, i2 %tmp_20, i2 0, i2 %tmp_21, i2 0, i2 %tmp_22, i2 0, i2 %tmp_23, i2 0, i2 %tmp_24, i2 0, i2 %tmp_25, i2 0, i2 %tmp_26, i2 0, i2 %tmp_27, i2 0, i2 %tmp_28, i2 0, i2 %tmp_29, i2 0, i2 %tmp_30, i2 0, i2 %tmp_31, i2 0, i2 %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln1497_cast"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_621_1.split:93 %zext_ln631 = zext i62 %and_ln1497_s

]]></Node>
<StgValue><ssdm name="zext_ln631"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="60" op_0_bw="59">
<![CDATA[
VITIS_LOOP_621_1.split:94 %zext_ln631_2 = zext i59 %and_ln1497_9_cast

]]></Node>
<StgValue><ssdm name="zext_ln631_2"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="60" op_0_bw="59">
<![CDATA[
VITIS_LOOP_621_1.split:95 %zext_ln631_3 = zext i59 %and_ln1497_cast

]]></Node>
<StgValue><ssdm name="zext_ln631_3"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
VITIS_LOOP_621_1.split:96 %add_ln631_2 = add i59 %and_ln1497_cast, i59 %and_ln1497_9_cast

]]></Node>
<StgValue><ssdm name="add_ln631_2"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_621_1.split:97 %add_ln631 = add i63 %zext_ln631, i63 %zext_ln1669

]]></Node>
<StgValue><ssdm name="add_ln631"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="51" op_0_bw="51" op_1_bw="1" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:98 %trunc_ln1669_2 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i1 0, i2 %tmp_5, i2 0, i2 %tmp_6, i2 0, i2 %tmp_7, i2 0, i2 %tmp_8, i2 0, i2 %tmp_9, i2 0, i2 %tmp_10, i2 0, i2 %tmp_11, i2 0, i2 %tmp_12, i2 0, i2 %tmp_13, i2 0, i2 %tmp_14, i2 0, i2 %tmp_15, i2 0, i2 %tmp_16, i2 0, i2 %trunc_ln1497

]]></Node>
<StgValue><ssdm name="trunc_ln1669_2"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="52" op_0_bw="51">
<![CDATA[
VITIS_LOOP_621_1.split:99 %zext_ln1669_2 = zext i51 %trunc_ln1669_2

]]></Node>
<StgValue><ssdm name="zext_ln1669_2"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="51" op_0_bw="51" op_1_bw="1" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:100 %trunc_ln1669_3 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i1 0, i2 %tmp_20, i2 0, i2 %tmp_21, i2 0, i2 %tmp_22, i2 0, i2 %tmp_23, i2 0, i2 %tmp_24, i2 0, i2 %tmp_25, i2 0, i2 %tmp_26, i2 0, i2 %tmp_27, i2 0, i2 %tmp_28, i2 0, i2 %tmp_29, i2 0, i2 %tmp_30, i2 0, i2 %tmp_31, i2 0, i2 %tmp_32

]]></Node>
<StgValue><ssdm name="trunc_ln1669_3"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="52" op_0_bw="51">
<![CDATA[
VITIS_LOOP_621_1.split:101 %zext_ln1669_3 = zext i51 %trunc_ln1669_3

]]></Node>
<StgValue><ssdm name="zext_ln1669_3"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
VITIS_LOOP_621_1.split:102 %add_ln1669 = add i60 %zext_ln631_3, i60 %zext_ln631_2

]]></Node>
<StgValue><ssdm name="add_ln1669"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="59" op_0_bw="59" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:103 %trunc_ln632_2 = partselect i59 @_ssdm_op_PartSelect.i59.i63.i32.i32, i63 %add_ln631, i32 4, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln632_2"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="60" op_0_bw="59">
<![CDATA[
VITIS_LOOP_621_1.split:104 %zext_ln632 = zext i59 %trunc_ln632_2

]]></Node>
<StgValue><ssdm name="zext_ln632"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:105 %zext_ln632_1 = zext i2 %trunc_ln1497

]]></Node>
<StgValue><ssdm name="zext_ln632_1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:106 %zext_ln632_2 = zext i2 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln632_2"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="35" op_0_bw="35" op_1_bw="1" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:107 %trunc_ln632_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i1 0, i2 %tmp_9, i2 0, i2 %tmp_10, i2 0, i2 %tmp_11, i2 0, i2 %tmp_12, i2 0, i2 %tmp_13, i2 0, i2 %tmp_14, i2 0, i2 %tmp_15, i2 0, i2 %tmp_16, i2 0, i2 %trunc_ln1497

]]></Node>
<StgValue><ssdm name="trunc_ln632_3"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="36" op_0_bw="35">
<![CDATA[
VITIS_LOOP_621_1.split:108 %zext_ln632_6 = zext i35 %trunc_ln632_3

]]></Node>
<StgValue><ssdm name="zext_ln632_6"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="35" op_0_bw="35" op_1_bw="1" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:109 %trunc_ln632_4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i1 0, i2 %tmp_24, i2 0, i2 %tmp_25, i2 0, i2 %tmp_26, i2 0, i2 %tmp_27, i2 0, i2 %tmp_28, i2 0, i2 %tmp_29, i2 0, i2 %tmp_30, i2 0, i2 %tmp_31, i2 0, i2 %tmp_32

]]></Node>
<StgValue><ssdm name="trunc_ln632_4"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="36" op_0_bw="35">
<![CDATA[
VITIS_LOOP_621_1.split:110 %zext_ln632_7 = zext i35 %trunc_ln632_4

]]></Node>
<StgValue><ssdm name="zext_ln632_7"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_621_1.split:111 %add_ln632_2 = add i52 %zext_ln1669_3, i52 %zext_ln1669_2

]]></Node>
<StgValue><ssdm name="add_ln632_2"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="52" op_0_bw="52" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:112 %trunc_ln632_5_cast = partselect i52 @_ssdm_op_PartSelect.i52.i59.i32.i32, i59 %add_ln631_2, i32 4, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln632_5_cast"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
VITIS_LOOP_621_1.split:113 %add_ln632 = add i60 %zext_ln632, i60 %add_ln1669

]]></Node>
<StgValue><ssdm name="add_ln632"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:114 %trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i59.i32.i32, i59 %add_ln631_2, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_621_1.split:115 %add_ln632_3 = add i36 %zext_ln632_7, i36 %zext_ln632_6

]]></Node>
<StgValue><ssdm name="add_ln632_3"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="36" op_0_bw="36" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:116 %trunc_ln632_6_cast = partselect i36 @_ssdm_op_PartSelect.i36.i59.i32.i32, i59 %add_ln631_2, i32 4, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln632_6_cast"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_621_1.split:117 %add_ln632_4 = add i52 %trunc_ln632_5_cast, i52 %add_ln632_2

]]></Node>
<StgValue><ssdm name="add_ln632_4"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_621_1.split:118 %add_ln1669_2 = add i36 %trunc_ln632_6_cast, i36 %add_ln632_3

]]></Node>
<StgValue><ssdm name="add_ln1669_2"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="4" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:119 %tmp_33 = partselect i4 @_ssdm_op_PartSelect.i4.i52.i32.i32, i52 %add_ln632_4, i32 48, i32 51

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:120 %tmp_34 = partselect i4 @_ssdm_op_PartSelect.i4.i52.i32.i32, i52 %add_ln632_4, i32 40, i32 43

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:121 %tmp_35 = partselect i4 @_ssdm_op_PartSelect.i4.i52.i32.i32, i52 %add_ln632_4, i32 32, i32 35

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:122 %tmp_36 = partselect i4 @_ssdm_op_PartSelect.i4.i52.i32.i32, i52 %add_ln632_4, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:123 %tmp_37 = partselect i4 @_ssdm_op_PartSelect.i4.i52.i32.i32, i52 %add_ln632_4, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="4" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:124 %tmp_38 = partselect i4 @_ssdm_op_PartSelect.i4.i52.i32.i32, i52 %add_ln632_4, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="52">
<![CDATA[
VITIS_LOOP_621_1.split:125 %trunc_ln1669 = trunc i52 %add_ln632_4

]]></Node>
<StgValue><ssdm name="trunc_ln1669"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:126 %and_ln1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4, i1 0, i4 %tmp_33, i4 0, i4 %tmp_34, i4 0, i4 %tmp_35, i4 0, i4 %tmp_36, i4 0, i4 %tmp_37, i4 0, i4 %tmp_38, i4 0, i4 %trunc_ln1669

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="54" op_0_bw="53">
<![CDATA[
VITIS_LOOP_621_1.split:127 %zext_ln1669_4 = zext i53 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1669_4"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:128 %tmp_39 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632, i32 56, i32 59

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:129 %tmp_40 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632, i32 48, i32 51

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:130 %tmp_41 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632, i32 40, i32 43

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:131 %tmp_42 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632, i32 32, i32 35

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:132 %tmp_43 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:133 %tmp_44 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:134 %tmp_45 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="52" op_0_bw="52" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:135 %trunc_ln840_4 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4, i4 %tmp_39, i4 0, i4 %tmp_40, i4 0, i4 %tmp_41, i4 0, i4 %tmp_42, i4 0, i4 %tmp_43, i4 0, i4 %tmp_44, i4 0, i4 %tmp_45

]]></Node>
<StgValue><ssdm name="trunc_ln840_4"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="54" op_0_bw="52">
<![CDATA[
VITIS_LOOP_621_1.split:136 %zext_ln840 = zext i52 %trunc_ln840_4

]]></Node>
<StgValue><ssdm name="zext_ln840"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:137 %add_ln840_19 = add i4 %zext_ln632_1, i4 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln840_19"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:138 %add_ln840 = add i4 %add_ln840_19, i4 %zext_ln632_2

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:139 %tmp_46 = partselect i4 @_ssdm_op_PartSelect.i4.i36.i32.i32, i36 %add_ln1669_2, i32 32, i32 35

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="4" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:140 %tmp_47 = partselect i4 @_ssdm_op_PartSelect.i4.i36.i32.i32, i36 %add_ln1669_2, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:141 %tmp_48 = partselect i4 @_ssdm_op_PartSelect.i4.i36.i32.i32, i36 %add_ln1669_2, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:142 %tmp_49 = partselect i4 @_ssdm_op_PartSelect.i4.i36.i32.i32, i36 %add_ln1669_2, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="36">
<![CDATA[
VITIS_LOOP_621_1.split:143 %trunc_ln840 = trunc i36 %add_ln1669_2

]]></Node>
<StgValue><ssdm name="trunc_ln840"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="37" op_0_bw="37" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:144 %and_ln2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i1.i4.i4.i4.i4.i4.i4.i4.i4.i4, i1 0, i4 %tmp_46, i4 0, i4 %tmp_47, i4 0, i4 %tmp_48, i4 0, i4 %tmp_49, i4 0, i4 %trunc_ln840

]]></Node>
<StgValue><ssdm name="and_ln2"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="38" op_0_bw="37">
<![CDATA[
VITIS_LOOP_621_1.split:145 %zext_ln840_1 = zext i37 %and_ln2

]]></Node>
<StgValue><ssdm name="zext_ln840_1"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="37" op_0_bw="37" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:146 %trunc_ln840_5 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i1.i4.i4.i4.i4.i4.i4.i4.i4.i4, i1 0, i4 %tmp_41, i4 0, i4 %tmp_42, i4 0, i4 %tmp_43, i4 0, i4 %tmp_44, i4 0, i4 %tmp_45

]]></Node>
<StgValue><ssdm name="trunc_ln840_5"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="38" op_0_bw="37">
<![CDATA[
VITIS_LOOP_621_1.split:147 %zext_ln840_2 = zext i37 %trunc_ln840_5

]]></Node>
<StgValue><ssdm name="zext_ln840_2"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_621_1.split:148 %add_ln840_20 = add i54 %zext_ln840, i54 %zext_ln1669_4

]]></Node>
<StgValue><ssdm name="add_ln840_20"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_621_1.split:149 %add_ln1669_4 = add i38 %zext_ln840_2, i38 %zext_ln840_1

]]></Node>
<StgValue><ssdm name="add_ln1669_4"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="39" op_0_bw="38">
<![CDATA[
VITIS_LOOP_621_1.split:150 %zext_ln840_3 = zext i38 %add_ln1669_4

]]></Node>
<StgValue><ssdm name="zext_ln840_3"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="38" op_0_bw="38" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:151 %tmp_133 = partselect i38 @_ssdm_op_PartSelect.i38.i54.i32.i32, i54 %add_ln840_20, i32 16, i32 53

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="39" op_0_bw="38">
<![CDATA[
VITIS_LOOP_621_1.split:152 %zext_ln840_4 = zext i38 %tmp_133

]]></Node>
<StgValue><ssdm name="zext_ln840_4"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:153 %zext_ln840_5 = zext i4 %add_ln840

]]></Node>
<StgValue><ssdm name="zext_ln840_5"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:154 %trunc_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %tmp_45

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_621_1.split:155 %zext_ln840_6 = zext i5 %trunc_ln1

]]></Node>
<StgValue><ssdm name="zext_ln840_6"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
VITIS_LOOP_621_1.split:156 %add_ln840_21 = add i39 %zext_ln840_4, i39 %zext_ln840_3

]]></Node>
<StgValue><ssdm name="add_ln840_21"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="7" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:157 %trunc_ln840_1 = partselect i7 @_ssdm_op_PartSelect.i7.i54.i32.i32, i54 %add_ln840_20, i32 16, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln840_1"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="7" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:158 %trunc_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %add_ln840_21, i32 32, i32 38

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_621_1.split:159 %add_ln1669_5 = add i6 %zext_ln840_6, i6 %zext_ln840_5

]]></Node>
<StgValue><ssdm name="add_ln1669_5"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="6">
<![CDATA[
VITIS_LOOP_621_1.split:160 %zext_ln1669_5 = zext i6 %add_ln1669_5

]]></Node>
<StgValue><ssdm name="zext_ln1669_5"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_621_1.split:161 %add_ln1669_6 = add i7 %trunc_ln840_1, i7 %trunc_ln2

]]></Node>
<StgValue><ssdm name="add_ln1669_6"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_621_1.split:162 %add_ln1669_1 = add i7 %add_ln1669_6, i7 %zext_ln1669_5

]]></Node>
<StgValue><ssdm name="add_ln1669_1"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
VITIS_LOOP_621_1.split:163 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln1669_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_621_1.split:164 %zext_ln638 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln638"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_621_1.split:165 %sub_ln638 = sub i9 64, i9 %zext_ln638

]]></Node>
<StgValue><ssdm name="sub_ln638"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_621_1.split:166 %sext_ln624 = sext i9 %sub_ln638

]]></Node>
<StgValue><ssdm name="sext_ln624"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="62" op_0_bw="62" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:221 %and_ln1497_2 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_50, i2 0, i2 %tmp_51, i2 0, i2 %tmp_52, i2 0, i2 %tmp_53, i2 0, i2 %tmp_71, i2 0, i2 %tmp_72, i2 0, i2 %tmp_73, i2 0, i2 %tmp_74, i2 0, i2 %tmp_75, i2 0, i2 %tmp_76, i2 0, i2 %tmp_77, i2 0, i2 %tmp_78, i2 0, i2 %tmp_79, i2 0, i2 %tmp_80, i2 0, i2 %tmp_81, i2 0, i2 %trunc_ln1497_1

]]></Node>
<StgValue><ssdm name="and_ln1497_2"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="59" op_0_bw="59" op_1_bw="1" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:222 %and_ln1497_2_cast = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i1 0, i2 %tmp_51, i2 0, i2 %tmp_52, i2 0, i2 %tmp_53, i2 0, i2 %tmp_71, i2 0, i2 %tmp_72, i2 0, i2 %tmp_73, i2 0, i2 %tmp_74, i2 0, i2 %tmp_75, i2 0, i2 %tmp_76, i2 0, i2 %tmp_77, i2 0, i2 %tmp_78, i2 0, i2 %tmp_79, i2 0, i2 %tmp_80, i2 0, i2 %tmp_81, i2 0, i2 %trunc_ln1497_1

]]></Node>
<StgValue><ssdm name="and_ln1497_2_cast"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_621_1.split:223 %zext_ln1669_1 = zext i62 %and_ln1497_2

]]></Node>
<StgValue><ssdm name="zext_ln1669_1"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="62" op_0_bw="62" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:240 %and_ln1497_3 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_82, i2 0, i2 %tmp_83, i2 0, i2 %tmp_84, i2 0, i2 %tmp_85, i2 0, i2 %tmp_87, i2 0, i2 %tmp_88, i2 0, i2 %tmp_89, i2 0, i2 %tmp_90, i2 0, i2 %tmp_91, i2 0, i2 %tmp_92, i2 0, i2 %tmp_93, i2 0, i2 %tmp_94, i2 0, i2 %tmp_95, i2 0, i2 %tmp_96, i2 0, i2 %tmp_97, i2 0, i2 %tmp_98

]]></Node>
<StgValue><ssdm name="and_ln1497_3"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="59" op_0_bw="59" op_1_bw="1" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:241 %and_ln1497_3_cast = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i1 0, i2 %tmp_83, i2 0, i2 %tmp_84, i2 0, i2 %tmp_85, i2 0, i2 %tmp_87, i2 0, i2 %tmp_88, i2 0, i2 %tmp_89, i2 0, i2 %tmp_90, i2 0, i2 %tmp_91, i2 0, i2 %tmp_92, i2 0, i2 %tmp_93, i2 0, i2 %tmp_94, i2 0, i2 %tmp_95, i2 0, i2 %tmp_96, i2 0, i2 %tmp_97, i2 0, i2 %tmp_98

]]></Node>
<StgValue><ssdm name="and_ln1497_3_cast"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_621_1.split:242 %zext_ln631_1 = zext i62 %and_ln1497_3

]]></Node>
<StgValue><ssdm name="zext_ln631_1"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="60" op_0_bw="59">
<![CDATA[
VITIS_LOOP_621_1.split:243 %zext_ln631_4 = zext i59 %and_ln1497_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln631_4"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="60" op_0_bw="59">
<![CDATA[
VITIS_LOOP_621_1.split:244 %zext_ln631_5 = zext i59 %and_ln1497_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln631_5"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
VITIS_LOOP_621_1.split:245 %add_ln631_3 = add i59 %and_ln1497_3_cast, i59 %and_ln1497_2_cast

]]></Node>
<StgValue><ssdm name="add_ln631_3"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_621_1.split:246 %add_ln631_1 = add i63 %zext_ln631_1, i63 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="add_ln631_1"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="51" op_0_bw="51" op_1_bw="1" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:247 %trunc_ln1669_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i1 0, i2 %tmp_53, i2 0, i2 %tmp_71, i2 0, i2 %tmp_72, i2 0, i2 %tmp_73, i2 0, i2 %tmp_74, i2 0, i2 %tmp_75, i2 0, i2 %tmp_76, i2 0, i2 %tmp_77, i2 0, i2 %tmp_78, i2 0, i2 %tmp_79, i2 0, i2 %tmp_80, i2 0, i2 %tmp_81, i2 0, i2 %trunc_ln1497_1

]]></Node>
<StgValue><ssdm name="trunc_ln1669_4"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="52" op_0_bw="51">
<![CDATA[
VITIS_LOOP_621_1.split:248 %zext_ln1669_6 = zext i51 %trunc_ln1669_4

]]></Node>
<StgValue><ssdm name="zext_ln1669_6"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="51" op_0_bw="51" op_1_bw="1" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:249 %trunc_ln1669_5 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i1 0, i2 %tmp_85, i2 0, i2 %tmp_87, i2 0, i2 %tmp_88, i2 0, i2 %tmp_89, i2 0, i2 %tmp_90, i2 0, i2 %tmp_91, i2 0, i2 %tmp_92, i2 0, i2 %tmp_93, i2 0, i2 %tmp_94, i2 0, i2 %tmp_95, i2 0, i2 %tmp_96, i2 0, i2 %tmp_97, i2 0, i2 %tmp_98

]]></Node>
<StgValue><ssdm name="trunc_ln1669_5"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="52" op_0_bw="51">
<![CDATA[
VITIS_LOOP_621_1.split:250 %zext_ln1669_7 = zext i51 %trunc_ln1669_5

]]></Node>
<StgValue><ssdm name="zext_ln1669_7"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
VITIS_LOOP_621_1.split:251 %add_ln1669_7 = add i60 %zext_ln631_5, i60 %zext_ln631_4

]]></Node>
<StgValue><ssdm name="add_ln1669_7"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="59" op_0_bw="59" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:252 %trunc_ln632_7 = partselect i59 @_ssdm_op_PartSelect.i59.i63.i32.i32, i63 %add_ln631_1, i32 4, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln632_7"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="60" op_0_bw="59">
<![CDATA[
VITIS_LOOP_621_1.split:253 %zext_ln632_3 = zext i59 %trunc_ln632_7

]]></Node>
<StgValue><ssdm name="zext_ln632_3"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:254 %zext_ln632_4 = zext i2 %trunc_ln1497_1

]]></Node>
<StgValue><ssdm name="zext_ln632_4"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:255 %zext_ln632_5 = zext i2 %tmp_98

]]></Node>
<StgValue><ssdm name="zext_ln632_5"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="35" op_0_bw="35" op_1_bw="1" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:256 %trunc_ln632_8 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i1 0, i2 %tmp_74, i2 0, i2 %tmp_75, i2 0, i2 %tmp_76, i2 0, i2 %tmp_77, i2 0, i2 %tmp_78, i2 0, i2 %tmp_79, i2 0, i2 %tmp_80, i2 0, i2 %tmp_81, i2 0, i2 %trunc_ln1497_1

]]></Node>
<StgValue><ssdm name="trunc_ln632_8"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="36" op_0_bw="35">
<![CDATA[
VITIS_LOOP_621_1.split:257 %zext_ln632_8 = zext i35 %trunc_ln632_8

]]></Node>
<StgValue><ssdm name="zext_ln632_8"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="35" op_0_bw="35" op_1_bw="1" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2">
<![CDATA[
VITIS_LOOP_621_1.split:258 %trunc_ln632_9 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i1 0, i2 %tmp_90, i2 0, i2 %tmp_91, i2 0, i2 %tmp_92, i2 0, i2 %tmp_93, i2 0, i2 %tmp_94, i2 0, i2 %tmp_95, i2 0, i2 %tmp_96, i2 0, i2 %tmp_97, i2 0, i2 %tmp_98

]]></Node>
<StgValue><ssdm name="trunc_ln632_9"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="36" op_0_bw="35">
<![CDATA[
VITIS_LOOP_621_1.split:259 %zext_ln632_9 = zext i35 %trunc_ln632_9

]]></Node>
<StgValue><ssdm name="zext_ln632_9"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_621_1.split:260 %add_ln632_5 = add i52 %zext_ln1669_7, i52 %zext_ln1669_6

]]></Node>
<StgValue><ssdm name="add_ln632_5"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="52" op_0_bw="52" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:261 %trunc_ln632_cast = partselect i52 @_ssdm_op_PartSelect.i52.i59.i32.i32, i59 %add_ln631_3, i32 4, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln632_cast"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
VITIS_LOOP_621_1.split:262 %add_ln632_1 = add i60 %zext_ln632_3, i60 %add_ln1669_7

]]></Node>
<StgValue><ssdm name="add_ln632_1"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="4" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:263 %trunc_ln632_1 = partselect i4 @_ssdm_op_PartSelect.i4.i59.i32.i32, i59 %add_ln631_3, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln632_1"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_621_1.split:264 %add_ln632_6 = add i36 %zext_ln632_9, i36 %zext_ln632_8

]]></Node>
<StgValue><ssdm name="add_ln632_6"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="36" op_0_bw="36" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:265 %trunc_ln632_10_cast = partselect i36 @_ssdm_op_PartSelect.i36.i59.i32.i32, i59 %add_ln631_3, i32 4, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln632_10_cast"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_621_1.split:266 %add_ln632_7 = add i52 %trunc_ln632_cast, i52 %add_ln632_5

]]></Node>
<StgValue><ssdm name="add_ln632_7"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_621_1.split:267 %add_ln1669_8 = add i36 %trunc_ln632_10_cast, i36 %add_ln632_6

]]></Node>
<StgValue><ssdm name="add_ln1669_8"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="4" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:268 %tmp_99 = partselect i4 @_ssdm_op_PartSelect.i4.i52.i32.i32, i52 %add_ln632_7, i32 48, i32 51

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="4" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:269 %tmp_100 = partselect i4 @_ssdm_op_PartSelect.i4.i52.i32.i32, i52 %add_ln632_7, i32 40, i32 43

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="4" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:270 %tmp_101 = partselect i4 @_ssdm_op_PartSelect.i4.i52.i32.i32, i52 %add_ln632_7, i32 32, i32 35

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="4" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:271 %tmp_102 = partselect i4 @_ssdm_op_PartSelect.i4.i52.i32.i32, i52 %add_ln632_7, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="4" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:272 %tmp_103 = partselect i4 @_ssdm_op_PartSelect.i4.i52.i32.i32, i52 %add_ln632_7, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="4" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:273 %tmp_104 = partselect i4 @_ssdm_op_PartSelect.i4.i52.i32.i32, i52 %add_ln632_7, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="52">
<![CDATA[
VITIS_LOOP_621_1.split:274 %trunc_ln1669_6 = trunc i52 %add_ln632_7

]]></Node>
<StgValue><ssdm name="trunc_ln1669_6"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:275 %and_ln1669_2 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4, i1 0, i4 %tmp_99, i4 0, i4 %tmp_100, i4 0, i4 %tmp_101, i4 0, i4 %tmp_102, i4 0, i4 %tmp_103, i4 0, i4 %tmp_104, i4 0, i4 %trunc_ln1669_6

]]></Node>
<StgValue><ssdm name="and_ln1669_2"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="54" op_0_bw="53">
<![CDATA[
VITIS_LOOP_621_1.split:276 %zext_ln1669_8 = zext i53 %and_ln1669_2

]]></Node>
<StgValue><ssdm name="zext_ln1669_8"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:277 %tmp_105 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632_1, i32 56, i32 59

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:278 %tmp_106 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632_1, i32 48, i32 51

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:279 %tmp_107 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632_1, i32 40, i32 43

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:280 %tmp_108 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632_1, i32 32, i32 35

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:281 %tmp_110 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632_1, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:282 %tmp_111 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632_1, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:283 %tmp_112 = partselect i4 @_ssdm_op_PartSelect.i4.i60.i32.i32, i60 %add_ln632_1, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="52" op_0_bw="52" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:284 %trunc_ln840_7 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4, i4 %tmp_105, i4 0, i4 %tmp_106, i4 0, i4 %tmp_107, i4 0, i4 %tmp_108, i4 0, i4 %tmp_110, i4 0, i4 %tmp_111, i4 0, i4 %tmp_112

]]></Node>
<StgValue><ssdm name="trunc_ln840_7"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="54" op_0_bw="52">
<![CDATA[
VITIS_LOOP_621_1.split:285 %zext_ln840_7 = zext i52 %trunc_ln840_7

]]></Node>
<StgValue><ssdm name="zext_ln840_7"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:286 %add_ln840_22 = add i4 %zext_ln632_4, i4 %trunc_ln632_1

]]></Node>
<StgValue><ssdm name="add_ln840_22"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:287 %add_ln840_23 = add i4 %add_ln840_22, i4 %zext_ln632_5

]]></Node>
<StgValue><ssdm name="add_ln840_23"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="4" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:288 %tmp_113 = partselect i4 @_ssdm_op_PartSelect.i4.i36.i32.i32, i36 %add_ln1669_8, i32 32, i32 35

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="4" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:289 %tmp_114 = partselect i4 @_ssdm_op_PartSelect.i4.i36.i32.i32, i36 %add_ln1669_8, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="4" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:290 %tmp_115 = partselect i4 @_ssdm_op_PartSelect.i4.i36.i32.i32, i36 %add_ln1669_8, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="4" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:291 %tmp_116 = partselect i4 @_ssdm_op_PartSelect.i4.i36.i32.i32, i36 %add_ln1669_8, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="36">
<![CDATA[
VITIS_LOOP_621_1.split:292 %trunc_ln840_6 = trunc i36 %add_ln1669_8

]]></Node>
<StgValue><ssdm name="trunc_ln840_6"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="37" op_0_bw="37" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:293 %and_ln840_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i1.i4.i4.i4.i4.i4.i4.i4.i4.i4, i1 0, i4 %tmp_113, i4 0, i4 %tmp_114, i4 0, i4 %tmp_115, i4 0, i4 %tmp_116, i4 0, i4 %trunc_ln840_6

]]></Node>
<StgValue><ssdm name="and_ln840_1"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="38" op_0_bw="37">
<![CDATA[
VITIS_LOOP_621_1.split:294 %zext_ln840_8 = zext i37 %and_ln840_1

]]></Node>
<StgValue><ssdm name="zext_ln840_8"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="37" op_0_bw="37" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:295 %trunc_ln840_8 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i1.i4.i4.i4.i4.i4.i4.i4.i4.i4, i1 0, i4 %tmp_107, i4 0, i4 %tmp_108, i4 0, i4 %tmp_110, i4 0, i4 %tmp_111, i4 0, i4 %tmp_112

]]></Node>
<StgValue><ssdm name="trunc_ln840_8"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="38" op_0_bw="37">
<![CDATA[
VITIS_LOOP_621_1.split:296 %zext_ln840_9 = zext i37 %trunc_ln840_8

]]></Node>
<StgValue><ssdm name="zext_ln840_9"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_621_1.split:297 %add_ln840_24 = add i54 %zext_ln840_7, i54 %zext_ln1669_8

]]></Node>
<StgValue><ssdm name="add_ln840_24"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_621_1.split:298 %add_ln1669_9 = add i38 %zext_ln840_9, i38 %zext_ln840_8

]]></Node>
<StgValue><ssdm name="add_ln1669_9"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="39" op_0_bw="38">
<![CDATA[
VITIS_LOOP_621_1.split:299 %zext_ln840_10 = zext i38 %add_ln1669_9

]]></Node>
<StgValue><ssdm name="zext_ln840_10"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="38" op_0_bw="38" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:300 %tmp_214 = partselect i38 @_ssdm_op_PartSelect.i38.i54.i32.i32, i54 %add_ln840_24, i32 16, i32 53

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="39" op_0_bw="38">
<![CDATA[
VITIS_LOOP_621_1.split:301 %zext_ln840_11 = zext i38 %tmp_214

]]></Node>
<StgValue><ssdm name="zext_ln840_11"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:302 %zext_ln840_12 = zext i4 %add_ln840_23

]]></Node>
<StgValue><ssdm name="zext_ln840_12"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
VITIS_LOOP_621_1.split:303 %trunc_ln840_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %tmp_112

]]></Node>
<StgValue><ssdm name="trunc_ln840_2"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_621_1.split:304 %zext_ln840_13 = zext i5 %trunc_ln840_2

]]></Node>
<StgValue><ssdm name="zext_ln840_13"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
VITIS_LOOP_621_1.split:305 %add_ln840_25 = add i39 %zext_ln840_11, i39 %zext_ln840_10

]]></Node>
<StgValue><ssdm name="add_ln840_25"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="7" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:306 %trunc_ln840_3 = partselect i7 @_ssdm_op_PartSelect.i7.i54.i32.i32, i54 %add_ln840_24, i32 16, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln840_3"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="7" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_621_1.split:307 %trunc_ln1669_1 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %add_ln840_25, i32 32, i32 38

]]></Node>
<StgValue><ssdm name="trunc_ln1669_1"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_621_1.split:308 %add_ln1669_10 = add i6 %zext_ln840_13, i6 %zext_ln840_12

]]></Node>
<StgValue><ssdm name="add_ln1669_10"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="6">
<![CDATA[
VITIS_LOOP_621_1.split:309 %zext_ln1669_9 = zext i6 %add_ln1669_10

]]></Node>
<StgValue><ssdm name="zext_ln1669_9"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_621_1.split:310 %add_ln1669_11 = add i7 %zext_ln1669_9, i7 %trunc_ln840_3

]]></Node>
<StgValue><ssdm name="add_ln1669_11"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_621_1.split:311 %add_ln1669_3 = add i7 %add_ln1669_11, i7 %trunc_ln1669_1

]]></Node>
<StgValue><ssdm name="add_ln1669_3"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
VITIS_LOOP_621_1.split:312 %shl_ln1669_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln1669_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1669_1"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_621_1.split:313 %zext_ln638_1 = zext i8 %shl_ln1669_1

]]></Node>
<StgValue><ssdm name="zext_ln638_1"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_621_1.split:314 %sub_ln638_1 = sub i9 64, i9 %zext_ln638_1

]]></Node>
<StgValue><ssdm name="sub_ln638_1"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_621_1.split:315 %sext_ln840 = sext i9 %sub_ln638_1

]]></Node>
<StgValue><ssdm name="sext_ln840"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_621_1.split:316 %add_ln840_26 = add i10 %sext_ln840, i10 %sext_ln624

]]></Node>
<StgValue><ssdm name="add_ln840_26"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_621_1.split:317 %sext_ln840_7 = sext i10 %add_ln840_26

]]></Node>
<StgValue><ssdm name="sext_ln840_7"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_621_1.split:318 %add_ln840_27 = add i16 %sum_V_load, i16 %sext_ln840_7

]]></Node>
<StgValue><ssdm name="add_ln840_27"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_621_1.split:321 %store_ln617 = store i16 %add_ln840_27, i16 %sum_V

]]></Node>
<StgValue><ssdm name="store_ln617"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_621_1.split:322 %br_ln617 = br void %VITIS_LOOP_621_1

]]></Node>
<StgValue><ssdm name="br_ln617"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
