spice
.options numdgt 9
.load rcd_sym.so

.model my_rcd rcd_exp

.verilog
// swapped
my_rcd #(.weight(10) .rc0(0) .rc1(-1) .re0(20) .re1(0) ) z1( nin, 0);
my_rcd #(.weight(1) .rc0(0) .rc1(-1) .re0(20) .re1(0) ) z2( nin, 0);
my_rcd #(.weight(100) .rc0(0) .rc1(-.1) .re0(20) .re1(0) ) z3( nin, 0);

spice
.list

.param amplitude=0.8
V1 nin 0 1
.param period=1
.param width=1
.param delay=1n

.print tran v(nin)
+P(z*) E(z*)
+stress(z*)
+tau(z*)
+zero(z*)

.tr 0 10 .1 basic
.end
