Analysis & Synthesis report for Top_Module
Sat Oct 02 19:05:15 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Top_Module|FSM_Controller:U1_FSM|Current_State
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C|altsyncram:Mem_rtl_0|altsyncram_c5e1:auto_generated
 15. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|mux2_1:U1_I
 16. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|mux2_1:U1_J
 17. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|mux2_1:U1_K
 18. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|mux2_1:U1_SUM
 19. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|RegFile:U2_REG_I
 20. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|RegFile:U2_REG_J
 21. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|RegFile:U2_REG_K
 22. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|RegFile:U2_REG_SUM
 23. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|Calc_Address:U5_A|Multiplier:X1_MUL
 24. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|Calc_Address:U5_B|Multiplier:X1_MUL
 25. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL
 26. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|mux2_1:U1_Address_Mux
 27. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|mux2_1:U1_Data_Out
 28. Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL
 29. Parameter Settings for Inferred Entity Instance: Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C|altsyncram:Mem_rtl_0
 30. Parameter Settings for Inferred Entity Instance: Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0
 31. Parameter Settings for Inferred Entity Instance: Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL|lpm_mult:Mult0
 32. Parameter Settings for Inferred Entity Instance: Datapath:U2_DATAPATH|Calc_Address:U5_B|Multiplier:X1_MUL|lpm_mult:Mult0
 33. altsyncram Parameter Settings by Entity Instance
 34. lpm_mult Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "Datapath:U2_DATAPATH|mux2_1:U1_Data_Out"
 36. Port Connectivity Checks: "Datapath:U2_DATAPATH|ROM_3X9_b_Matrix:U6_B"
 37. Port Connectivity Checks: "Datapath:U2_DATAPATH|ROM_3X9_a_Matrix:U6_A"
 38. Port Connectivity Checks: "Datapath:U2_DATAPATH|Calc_Address:U5_A|Multiplier:X1_MUL"
 39. Port Connectivity Checks: "Datapath:U2_DATAPATH|mux2_1:U1_SUM"
 40. Port Connectivity Checks: "Datapath:U2_DATAPATH|mux2_1:U1_K"
 41. Port Connectivity Checks: "Datapath:U2_DATAPATH|mux2_1:U1_J"
 42. Port Connectivity Checks: "Datapath:U2_DATAPATH|mux2_1:U1_I"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 02 19:05:15 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Top_Module                                  ;
; Top-level Entity Name              ; Top_Module                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 82                                          ;
;     Total combinational functions  ; 80                                          ;
;     Dedicated logic registers      ; 39                                          ;
; Total registers                    ; 39                                          ;
; Total pins                         ; 11                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 128                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; Top_Module         ; Top_Module         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                              ; Library ;
+----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../Top_Module.v                                                                           ; yes             ; User Verilog HDL File                                 ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Top_Module.v                                                            ;         ;
; ../../ROM_3X9_c_Matrix.v                                                                     ; yes             ; User Verilog HDL File                                 ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_c_Matrix.v                                                      ;         ;
; ../../ROM_3X9_b_Matrix.v                                                                     ; yes             ; User Verilog HDL File                                 ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_b_Matrix.v                                                      ;         ;
; ../../ROM_3X9_a_Matrix.V                                                                     ; yes             ; User Verilog HDL File                                 ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_a_Matrix.V                                                      ;         ;
; ../../RegFile.v                                                                              ; yes             ; User Verilog HDL File                                 ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/RegFile.v                                                               ;         ;
; ../../mux2_1.v                                                                               ; yes             ; User Verilog HDL File                                 ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/mux2_1.v                                                                ;         ;
; ../../Multiplier.v                                                                           ; yes             ; User Verilog HDL File                                 ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v                                                            ;         ;
; ../../Increment.v                                                                            ; yes             ; User Verilog HDL File                                 ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Increment.v                                                             ;         ;
; ../../FSM_Controller.v                                                                       ; yes             ; User Verilog HDL File                                 ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/FSM_Controller.v                                                        ;         ;
; ../../Datapath.v                                                                             ; yes             ; User Verilog HDL File                                 ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v                                                              ;         ;
; ../../Count_Data.v                                                                           ; yes             ; User Verilog HDL File                                 ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Count_Data.v                                                            ;         ;
; ../../Calc_Sum.v                                                                             ; yes             ; User Verilog HDL File                                 ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Sum.v                                                              ;         ;
; ../../Calc_Address.v                                                                         ; yes             ; User Verilog HDL File                                 ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Address.v                                                          ;         ;
; /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/matrix b.txt ; yes             ; Auto-Found File                                       ; /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/matrix b.txt                                                              ;         ;
; /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/matrix c.txt ; yes             ; Auto-Found File                                       ; /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/matrix c.txt                                                              ;         ;
; /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/matrix a.txt ; yes             ; Auto-Found File                                       ; /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/matrix a.txt                                                              ;         ;
; altsyncram.tdf                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                     ;         ;
; stratix_ram_block.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                              ;         ;
; lpm_mux.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                        ;         ;
; lpm_decode.inc                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                     ;         ;
; aglobal181.inc                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                     ;         ;
; a_rdenreg.inc                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                      ;         ;
; altrom.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                         ;         ;
; altram.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                         ;         ;
; altdpram.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                       ;         ;
; db/altsyncram_c5e1.tdf                                                                       ; yes             ; Auto-Generated Megafunction                           ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/db/altsyncram_c5e1.tdf                               ;         ;
; db/top_module.ram0_rom_3x9_c_matrix_ab8f8d07.hdl.mif                                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/db/top_module.ram0_rom_3x9_c_matrix_ab8f8d07.hdl.mif ;         ;
; lpm_mult.tdf                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                       ;         ;
; lpm_add_sub.inc                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                    ;         ;
; multcore.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                       ;         ;
; bypassff.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                       ;         ;
; altshift.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                       ;         ;
; multcore.tdf                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf                                                                                       ;         ;
; csa_add.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                                                                                        ;         ;
; mpar_add.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc                                                                                       ;         ;
; muleabz.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                                                                                        ;         ;
; mul_lfrg.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                       ;         ;
; mul_boothc.inc                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                                     ;         ;
; alt_ded_mult.inc                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                                   ;         ;
; alt_ded_mult_y.inc                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                                 ;         ;
; dffpipe.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                        ;         ;
; mpar_add.tdf                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                                       ;         ;
; lpm_add_sub.tdf                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                    ;         ;
; addcore.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                                                        ;         ;
; look_add.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                                                       ;         ;
; alt_stratix_add_sub.inc                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                            ;         ;
; db/add_sub_ibh.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/db/add_sub_ibh.tdf                                   ;         ;
; db/add_sub_jbh.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/db/add_sub_jbh.tdf                                   ;         ;
; altshift.tdf                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf                                                                                       ;         ;
+----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 82        ;
;                                             ;           ;
; Total combinational functions               ; 80        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 18        ;
;     -- 3 input functions                    ; 32        ;
;     -- <=2 input functions                  ; 30        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 64        ;
;     -- arithmetic mode                      ; 16        ;
;                                             ;           ;
; Total registers                             ; 39        ;
;     -- Dedicated logic registers            ; 39        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 11        ;
; Total memory bits                           ; 128       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 47        ;
; Total fan-out                               ; 434       ;
; Average fan-out                             ; 2.91      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                       ; Entity Name      ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |Top_Module                                             ; 80 (0)              ; 39 (0)                    ; 128         ; 0            ; 0       ; 0         ; 11   ; 0            ; |Top_Module                                                                                                                                                                               ; Top_Module       ; work         ;
;    |Datapath:U2_DATAPATH|                               ; 67 (0)              ; 28 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH                                                                                                                                                          ; Datapath         ; work         ;
;       |Calc_Address:U5_C|                               ; 11 (8)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Address:U5_C                                                                                                                                        ; Calc_Address     ; work         ;
;          |Multiplier:X1_MUL|                            ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL                                                                                                                      ; Multiplier       ; work         ;
;             |lpm_mult:Mult0|                            ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL|lpm_mult:Mult0                                                                                                       ; lpm_mult         ; work         ;
;                |multcore:mult_core|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core                                                                                    ; multcore         ; work         ;
;       |Calc_Sum:U7_SUM|                                 ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Sum:U7_SUM                                                                                                                                          ; Calc_Sum         ; work         ;
;          |Multiplier:X1_MUL|                            ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL                                                                                                                        ; Multiplier       ; work         ;
;             |lpm_mult:Mult0|                            ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0                                                                                                         ; lpm_mult         ; work         ;
;                |multcore:mult_core|                     ; 17 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore         ; work         ;
;                   |mpar_add:padder|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add         ; work         ;
;                      |lpm_add_sub:adder[0]|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub      ; work         ;
;                         |add_sub_ibh:auto_generated|    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ibh:auto_generated                      ; add_sub_ibh      ; work         ;
;                      |mpar_add:sub_par_add|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add         ; work         ;
;                         |lpm_add_sub:adder[0]|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub      ; work         ;
;                            |add_sub_jbh:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jbh:auto_generated ; add_sub_jbh      ; work         ;
;       |Count_Data:U7_Counter|                           ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Count_Data:U7_Counter                                                                                                                                    ; Count_Data       ; work         ;
;       |Increment:U4_I|                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Increment:U4_I                                                                                                                                           ; Increment        ; work         ;
;       |Increment:U4_J|                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Increment:U4_J                                                                                                                                           ; Increment        ; work         ;
;       |Increment:U4_K|                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|Increment:U4_K                                                                                                                                           ; Increment        ; work         ;
;       |ROM_3X9_a_Matrix:U6_A|                           ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|ROM_3X9_a_Matrix:U6_A                                                                                                                                    ; ROM_3X9_a_Matrix ; work         ;
;       |ROM_3X9_b_Matrix:U6_B|                           ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|ROM_3X9_b_Matrix:U6_B                                                                                                                                    ; ROM_3X9_b_Matrix ; work         ;
;       |ROM_3X9_c_Matrix:U6_C|                           ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C                                                                                                                                    ; ROM_3X9_c_Matrix ; work         ;
;          |altsyncram:Mem_rtl_0|                         ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C|altsyncram:Mem_rtl_0                                                                                                               ; altsyncram       ; work         ;
;             |altsyncram_c5e1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C|altsyncram:Mem_rtl_0|altsyncram_c5e1:auto_generated                                                                                ; altsyncram_c5e1  ; work         ;
;       |RegFile:U2_REG_I|                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|RegFile:U2_REG_I                                                                                                                                         ; RegFile          ; work         ;
;       |RegFile:U2_REG_J|                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|RegFile:U2_REG_J                                                                                                                                         ; RegFile          ; work         ;
;       |RegFile:U2_REG_K|                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|RegFile:U2_REG_K                                                                                                                                         ; RegFile          ; work         ;
;       |RegFile:U2_REG_SUM|                              ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|RegFile:U2_REG_SUM                                                                                                                                       ; RegFile          ; work         ;
;       |mux2_1:U1_Data_Out|                              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|mux2_1:U1_Data_Out                                                                                                                                       ; mux2_1           ; work         ;
;       |mux2_1:U1_I|                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|mux2_1:U1_I                                                                                                                                              ; mux2_1           ; work         ;
;       |mux2_1:U1_J|                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|mux2_1:U1_J                                                                                                                                              ; mux2_1           ; work         ;
;       |mux2_1:U1_K|                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|Datapath:U2_DATAPATH|mux2_1:U1_K                                                                                                                                              ; mux2_1           ; work         ;
;    |FSM_Controller:U1_FSM|                              ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|FSM_Controller:U1_FSM                                                                                                                                                         ; FSM_Controller   ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+
; Name                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                  ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+
; Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C|altsyncram:Mem_rtl_0|altsyncram_c5e1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16           ; 8            ; --           ; --           ; 128  ; db/Top_Module.ram0_ROM_3X9_c_Matrix_ab8f8d07.hdl.mif ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_Module|FSM_Controller:U1_FSM|Current_State                                                                                                                                                                                                                 ;
+--------------------------------+---------------------------+--------------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name                           ; Current_State.S_Show_Data ; Current_State.S_Show_One_Input ; Current_State.S_9 ; Current_State.S_8 ; Current_State.S_7 ; Current_State.S_6 ; Current_State.S_5 ; Current_State.S_4 ; Current_State.S_3 ; Current_State.S_2 ; Current_State.S_1 ;
+--------------------------------+---------------------------+--------------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Current_State.S_1              ; 0                         ; 0                              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; Current_State.S_2              ; 0                         ; 0                              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; Current_State.S_3              ; 0                         ; 0                              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; Current_State.S_4              ; 0                         ; 0                              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; Current_State.S_5              ; 0                         ; 0                              ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; Current_State.S_6              ; 0                         ; 0                              ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; Current_State.S_7              ; 0                         ; 0                              ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; Current_State.S_8              ; 0                         ; 0                              ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; Current_State.S_9              ; 0                         ; 0                              ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; Current_State.S_Show_One_Input ; 0                         ; 1                              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; Current_State.S_Show_Data      ; 1                         ; 0                              ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+--------------------------------+---------------------------+--------------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; FSM_Controller:U1_FSM|Current_State~4 ; Lost fanout        ;
; FSM_Controller:U1_FSM|Current_State~5 ; Lost fanout        ;
; FSM_Controller:U1_FSM|Current_State~6 ; Lost fanout        ;
; FSM_Controller:U1_FSM|Current_State~7 ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 39    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 19    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                           ;
+----------------------------------------------------------+------------------------------------------------------+------+
; Register Name                                            ; Megafunction                                         ; Type ;
+----------------------------------------------------------+------------------------------------------------------+------+
; Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C|RAM_OUT[0..7] ; Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C|Mem_rtl_0 ; RAM  ;
+----------------------------------------------------------+------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Top_Module|Datapath:U2_DATAPATH|Count_Data:U7_Counter|Count[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C|altsyncram:Mem_rtl_0|altsyncram_c5e1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|mux2_1:U1_I ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|mux2_1:U1_J ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|mux2_1:U1_K ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|mux2_1:U1_SUM ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|RegFile:U2_REG_I ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|RegFile:U2_REG_J ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|RegFile:U2_REG_K ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|RegFile:U2_REG_SUM ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|Calc_Address:U5_A|Multiplier:X1_MUL ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                               ;
; OUT_Width      ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|Calc_Address:U5_B|Multiplier:X1_MUL ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                               ;
; OUT_Width      ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                               ;
; OUT_Width      ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|mux2_1:U1_Address_Mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 4     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|mux2_1:U1_Data_Out ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 3     ; Signed Integer                                                             ;
; OUT_Width      ; 6     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C|altsyncram:Mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------+
; Parameter Name                     ; Value                                                ; Type                 ;
+------------------------------------+------------------------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT                                          ; Untyped              ;
; WIDTH_A                            ; 8                                                    ; Untyped              ;
; WIDTHAD_A                          ; 4                                                    ; Untyped              ;
; NUMWORDS_A                         ; 16                                                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped              ;
; WIDTH_B                            ; 1                                                    ; Untyped              ;
; WIDTHAD_B                          ; 1                                                    ; Untyped              ;
; NUMWORDS_B                         ; 1                                                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                             ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped              ;
; INIT_FILE                          ; db/Top_Module.ram0_ROM_3X9_c_Matrix_ab8f8d07.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_c5e1                                      ; Untyped              ;
+------------------------------------+------------------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 3            ; Untyped                                                ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                ;
; LPM_WIDTHP                                     ; 6            ; Untyped                                                ;
; LPM_WIDTHR                                     ; 6            ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                           ;
; LPM_WIDTHA                                     ; 2            ; Untyped                                                  ;
; LPM_WIDTHB                                     ; 2            ; Untyped                                                  ;
; LPM_WIDTHP                                     ; 4            ; Untyped                                                  ;
; LPM_WIDTHR                                     ; 4            ; Untyped                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                  ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                  ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                  ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Datapath:U2_DATAPATH|Calc_Address:U5_B|Multiplier:X1_MUL|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                           ;
; LPM_WIDTHA                                     ; 2            ; Untyped                                                  ;
; LPM_WIDTHB                                     ; 2            ; Untyped                                                  ;
; LPM_WIDTHP                                     ; 4            ; Untyped                                                  ;
; LPM_WIDTHR                                     ; 4            ; Untyped                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                  ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                  ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                  ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C|altsyncram:Mem_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 16                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                  ;
+---------------------------------------+-------------------------------------------------------------------------+
; Name                                  ; Value                                                                   ;
+---------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                       ;
; Entity Instance                       ; Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 3                                                                       ;
;     -- LPM_WIDTHB                     ; 3                                                                       ;
;     -- LPM_WIDTHP                     ; 6                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                      ;
;     -- USE_EAB                        ; OFF                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                      ;
; Entity Instance                       ; Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 2                                                                       ;
;     -- LPM_WIDTHB                     ; 2                                                                       ;
;     -- LPM_WIDTHP                     ; 4                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                     ;
;     -- USE_EAB                        ; OFF                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                      ;
; Entity Instance                       ; Datapath:U2_DATAPATH|Calc_Address:U5_B|Multiplier:X1_MUL|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 2                                                                       ;
;     -- LPM_WIDTHB                     ; 2                                                                       ;
;     -- LPM_WIDTHP                     ; 4                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                     ;
;     -- USE_EAB                        ; OFF                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                      ;
+---------------------------------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U2_DATAPATH|mux2_1:U1_Data_Out" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U2_DATAPATH|ROM_3X9_b_Matrix:U6_B" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; RAM_IN     ; Input ; Info     ; Stuck at GND                           ;
; Write_EN_B ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U2_DATAPATH|ROM_3X9_a_Matrix:U6_A" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; RAM_IN     ; Input ; Info     ; Stuck at GND                           ;
; Write_EN_A ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U2_DATAPATH|Calc_Address:U5_A|Multiplier:X1_MUL" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; IN2  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U2_DATAPATH|mux2_1:U1_SUM" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U2_DATAPATH|mux2_1:U1_K" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U2_DATAPATH|mux2_1:U1_J" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U2_DATAPATH|mux2_1:U1_I" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 39                          ;
;     CLR               ; 14                          ;
;     ENA CLR           ; 11                          ;
;     ENA CLR SCLR      ; 8                           ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 80                          ;
;     arith             ; 16                          ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 13                          ;
;     normal            ; 64                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 18                          ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.60                        ;
; Average LUT depth     ; 2.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Oct 02 19:03:57 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/top_module.v
    Info (12023): Found entity 1: Top_Module File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Top_Module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_c_matrix.v
    Info (12023): Found entity 1: ROM_3X9_c_Matrix File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_c_Matrix.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_b_matrix.v
    Info (12023): Found entity 1: ROM_3X9_b_Matrix File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_b_Matrix.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_a_matrix.v
    Info (12023): Found entity 1: ROM_3X9_a_Matrix File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_a_Matrix.V Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/regfile.v
    Info (12023): Found entity 1: RegFile File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/RegFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/not_equal.v
    Info (12023): Found entity 1: Not_Equal File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Not_Equal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/mux2_1.v
    Info (12023): Found entity 1: mux2_1 File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/mux2_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/multiplier.v
    Info (12023): Found entity 1: Multiplier File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/increment.v
    Info (12023): Found entity 1: Increment File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Increment.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/fsm_controller.v
    Info (12023): Found entity 1: FSM_Controller File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/FSM_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/datapath.v
    Info (12023): Found entity 1: Datapath File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/count_data.v
    Info (12023): Found entity 1: Count_Data File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Count_Data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/count_28bit.v
    Info (12023): Found entity 1: count_28bit File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/count_28bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/calc_sum.v
    Info (12023): Found entity 1: Calc_Sum File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Sum.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/calc_address.v
    Info (12023): Found entity 1: Calc_Address File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Address.v Line: 1
Info (12127): Elaborating entity "Top_Module" for the top level hierarchy
Info (12128): Elaborating entity "FSM_Controller" for hierarchy "FSM_Controller:U1_FSM" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Top_Module.v Line: 32
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:U2_DATAPATH" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Top_Module.v Line: 54
Info (12128): Elaborating entity "mux2_1" for hierarchy "Datapath:U2_DATAPATH|mux2_1:U1_I" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v Line: 25
Info (12128): Elaborating entity "mux2_1" for hierarchy "Datapath:U2_DATAPATH|mux2_1:U1_SUM" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v Line: 46
Info (12128): Elaborating entity "RegFile" for hierarchy "Datapath:U2_DATAPATH|RegFile:U2_REG_I" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v Line: 54
Info (12128): Elaborating entity "RegFile" for hierarchy "Datapath:U2_DATAPATH|RegFile:U2_REG_SUM" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v Line: 78
Info (12128): Elaborating entity "Increment" for hierarchy "Datapath:U2_DATAPATH|Increment:U4_I" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v Line: 86
Info (12128): Elaborating entity "Calc_Address" for hierarchy "Datapath:U2_DATAPATH|Calc_Address:U5_A" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v Line: 108
Info (12128): Elaborating entity "Multiplier" for hierarchy "Datapath:U2_DATAPATH|Calc_Address:U5_A|Multiplier:X1_MUL" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Address.v Line: 12
Info (12128): Elaborating entity "ROM_3X9_a_Matrix" for hierarchy "Datapath:U2_DATAPATH|ROM_3X9_a_Matrix:U6_A" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v Line: 128
Info (12128): Elaborating entity "ROM_3X9_b_Matrix" for hierarchy "Datapath:U2_DATAPATH|ROM_3X9_b_Matrix:U6_B" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v Line: 136
Info (12128): Elaborating entity "ROM_3X9_c_Matrix" for hierarchy "Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v Line: 144
Info (12128): Elaborating entity "mux2_1" for hierarchy "Datapath:U2_DATAPATH|mux2_1:U1_Address_Mux" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v Line: 151
Info (12128): Elaborating entity "Count_Data" for hierarchy "Datapath:U2_DATAPATH|Count_Data:U7_Counter" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v Line: 168
Info (12128): Elaborating entity "Calc_Sum" for hierarchy "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v Line: 175
Info (12128): Elaborating entity "Multiplier" for hierarchy "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Sum.v Line: 13
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "Datapath:U2_DATAPATH|ROM_3X9_a_Matrix:U6_A|Mem" is uninferred due to inappropriate RAM size File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_a_Matrix.V Line: 9
    Info (276004): RAM logic "Datapath:U2_DATAPATH|ROM_3X9_b_Matrix:U6_B|Mem" is uninferred due to inappropriate RAM size File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_b_Matrix.v Line: 9
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C|Mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Top_Module.ram0_ROM_3X9_c_Matrix_ab8f8d07.hdl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|Mult0" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v Line: 8
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL|Mult0" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v Line: 8
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Datapath:U2_DATAPATH|Calc_Address:U5_B|Multiplier:X1_MUL|Mult0" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v Line: 8
Info (12130): Elaborated megafunction instantiation "Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C|altsyncram:Mem_rtl_0"
Info (12133): Instantiated megafunction "Datapath:U2_DATAPATH|ROM_3X9_c_Matrix:U6_C|altsyncram:Mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Top_Module.ram0_ROM_3X9_c_Matrix_ab8f8d07.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c5e1.tdf
    Info (12023): Found entity 1: altsyncram_c5e1 File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/db/altsyncram_c5e1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v Line: 8
Info (12133): Instantiated megafunction "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0" with the following parameter: File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v Line: 8
    Info (12134): Parameter "LPM_WIDTHA" = "3"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "6"
    Info (12134): Parameter "LPM_WIDTHR" = "6"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 323
Info (12131): Elaborated megafunction instantiation "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 282
Info (12131): Elaborated megafunction instantiation "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ibh.tdf
    Info (12023): Found entity 1: add_sub_ibh File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/db/add_sub_ibh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jbh.tdf
    Info (12023): Found entity 1: add_sub_jbh File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/db/add_sub_jbh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Datapath:U2_DATAPATH|Calc_Sum:U7_SUM|Multiplier:X1_MUL|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL|lpm_mult:Mult0" File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v Line: 8
Info (12133): Instantiated megafunction "Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL|lpm_mult:Mult0" with the following parameter: File: E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v Line: 8
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "2"
    Info (12134): Parameter "LPM_WIDTHP" = "4"
    Info (12134): Parameter "LPM_WIDTHR" = "4"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Datapath:U2_DATAPATH|Calc_Address:U5_C|Multiplier:X1_MUL|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 103 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 84 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4785 megabytes
    Info: Processing ended: Sat Oct 02 19:05:15 2021
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:01:13


