{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683178938138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683178938153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 11:12:18 2023 " "Processing started: Thu May 04 11:12:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683178938153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178938153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_risc -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_risc -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178938153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683178938452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683178938452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file hazard_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_EX-hazardous " "Found design unit 1: hazard_EX-hazardous" {  } { { "hazard_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/hazard_1.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_EX " "Found entity 1: hazard_EX" {  } { { "hazard_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/hazard_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_1-Struct " "Found design unit 1: MUX_4_1-Struct" {  } { { "MUX4to1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX4to1.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX4to1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX4to1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8X1_16BIT-Struct " "Found design unit 1: MUX_8X1_16BIT-Struct" {  } { { "MUX_8X1_16BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8X1_16BIT " "Found entity 1: MUX_8X1_16BIT" {  } { { "MUX_8X1_16BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8x1_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8X1_4BIT-Struct " "Found design unit 1: MUX_8X1_4BIT-Struct" {  } { { "MUX_8X1_4BIT.VHDL" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_4BIT.VHDL" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8X1_4BIT " "Found entity 1: MUX_8X1_4BIT" {  } { { "MUX_8X1_4BIT.VHDL" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_4BIT.VHDL" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_1bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8x1_1bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8X1-Struct " "Found design unit 1: MUX_8X1-Struct" {  } { { "MUX_8X1_1bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_1bit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8x1 " "Found entity 1: MUX_8x1" {  } { { "MUX_8X1_1bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_1bit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x1_16BIT-Struct " "Found design unit 1: MUX_4x1_16BIT-Struct" {  } { { "MUX_4X1_16BIT.VHDL" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_16BIT.VHDL" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1_16BIT " "Found entity 1: MUX_4x1_16BIT" {  } { { "MUX_4X1_16BIT.VHDL" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_16BIT.VHDL" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4X1_4BIT-Struct " "Found design unit 1: MUX_4X1_4BIT-Struct" {  } { { "MUX_4X1_4BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_4BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4X1_4BIT " "Found entity 1: MUX_4X1_4BIT" {  } { { "MUX_4X1_4BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_4BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behav " "Found design unit 1: register_file-behav" {  } { { "Register_file.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Register_file.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Register_file.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Register_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_regs.vhdl 10 5 " "Found 10 design units, including 5 entities, in source file pipeline_regs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFID-simple " "Found design unit 1: IFID-simple" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 IDRR-simple " "Found design unit 2: IDRR-simple" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 RREX-simple " "Found design unit 3: RREX-simple" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 EXMA-simple " "Found design unit 4: EXMA-simple" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 224 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 MAWB-simple " "Found design unit 5: MAWB-simple" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 290 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDRR " "Found entity 2: IDRR" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_ENTITY_NAME" "3 RREX " "Found entity 3: RREX" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_ENTITY_NAME" "4 EXMA " "Found entity 4: EXMA" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""} { "Info" "ISGN_ENTITY_NAME" "5 MAWB " "Found entity 5: MAWB" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2X1_16BIT-Struct " "Found design unit 1: MUX_2X1_16BIT-Struct" {  } { { "MUX_2x1_16Bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_16Bit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1_16BIT " "Found entity 1: MUX_2x1_16BIT" {  } { { "MUX_2x1_16Bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_16Bit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2X1_4BIT-Struct " "Found design unit 1: MUX_2X1_4BIT-Struct" {  } { { "MUX_2x1_4bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_4bit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2X1_4BIT " "Found entity 1: MUX_2X1_4BIT" {  } { { "MUX_2x1_4bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_4bit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux _2x1_1bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux _2x1_1bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_1-Struct " "Found design unit 1: MUX_2_1-Struct" {  } { { "MUX _2X1_1Bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX _2X1_1Bit.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "MUX _2X1_1Bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX _2X1_1Bit.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se10-bhv " "Found design unit 1: se10-bhv" {  } { { "se10.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se10.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "1 se10 " "Found entity 1: se10" {  } { { "se10.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se10.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se7-bhv " "Found design unit 1: se7-bhv" {  } { { "se7.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se7.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "1 se7 " "Found entity 1: se7" {  } { { "se7.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se7.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memsplit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memsplit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memsplit-bhv " "Found design unit 1: memsplit-bhv" {  } { { "memsplit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/memsplit.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "1 memsplit " "Found entity 1: memsplit" {  } { { "memsplit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/memsplit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instrmem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrmem-behav " "Found design unit 1: instrmem-behav" {  } { { "instrmem.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/instrmem.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrmem " "Found entity 1: instrmem" {  } { { "instrmem.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/instrmem.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-behav " "Found design unit 1: datamem-behav" {  } { { "datamem.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/datamem.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/datamem.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compblock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file compblock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compblock-bhv " "Found design unit 1: compblock-bhv" {  } { { "compblock.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/compblock.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "1 compblock " "Found entity 1: compblock" {  } { { "compblock.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/compblock.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu1-pc " "Found design unit 1: alu1-pc" {  } { { "alu1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945521 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu1 " "Found entity 1: alu1" {  } { { "alu1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu2-execute " "Found design unit 1: alu2-execute" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945521 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu3-add_with_carry " "Found design unit 1: alu3-add_with_carry" {  } { { "alu3.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu3.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945521 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu3 " "Found entity 1: alu3" {  } { { "alu3.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu3.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file main.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-pipelined " "Found design unit 1: processor-pipelined" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945525 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu4-Struct " "Found design unit 1: alu4-Struct" {  } { { "alu4.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu4.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945525 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu4 " "Found entity 1: alu4" {  } { { "alu4.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_3bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_3bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2X1_3BIT-Struct " "Found design unit 1: MUX_2X1_3BIT-Struct" {  } { { "MUX_2x1_3bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_3bit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945525 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2X1_3BIT " "Found entity 1: MUX_2X1_3BIT" {  } { { "MUX_2x1_3bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_3bit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4X1_3BIT-Struct " "Found design unit 1: MUX_4X1_3BIT-Struct" {  } { { "MUX_4x1_3bit.vhd" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4x1_3bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945525 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4X1_3BIT " "Found entity 1: MUX_4X1_3BIT" {  } { { "MUX_4x1_3bit.vhd" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4x1_3bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/DUT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945525 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmsm_block_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lmsm_block_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lmsm_block-haha " "Found design unit 1: lmsm_block-haha" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945525 ""} { "Info" "ISGN_ENTITY_NAME" "1 lmsm_block " "Found entity 1: lmsm_block" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683178945525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683178945568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:add_instance " "Elaborating entity \"processor\" for hierarchy \"processor:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/DUT.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_out_mawb main.vhdl(242) " "Verilog HDL or VHDL warning at main.vhdl(242): object \"pc_out_mawb\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683178945568 "|DUT|processor:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu1x_mawb main.vhdl(244) " "Verilog HDL or VHDL warning at main.vhdl(244): object \"alu1x_mawb\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683178945568 "|DUT|processor:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfd1_mawb main.vhdl(244) " "Verilog HDL or VHDL warning at main.vhdl(244): object \"rfd1_mawb\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683178945568 "|DUT|processor:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfd2_mawb main.vhdl(244) " "Verilog HDL or VHDL warning at main.vhdl(244): object \"rfd2_mawb\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683178945568 "|DUT|processor:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall_ifid main.vhdl(248) " "VHDL Signal Declaration warning at main.vhdl(248): used explicit default value for signal \"stall_ifid\" because signal was never assigned a value" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 248 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683178945568 "|DUT|processor:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall_idrr main.vhdl(248) " "VHDL Signal Declaration warning at main.vhdl(248): used explicit default value for signal \"stall_idrr\" because signal was never assigned a value" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 248 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683178945568 "|DUT|processor:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall_rrex main.vhdl(248) " "VHDL Signal Declaration warning at main.vhdl(248): used explicit default value for signal \"stall_rrex\" because signal was never assigned a value" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 248 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683178945568 "|DUT|processor:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flags_wb main.vhdl(257) " "Verilog HDL or VHDL warning at main.vhdl(257): object \"flags_wb\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683178945568 "|DUT|processor:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mawb_5_0 main.vhdl(265) " "Verilog HDL or VHDL warning at main.vhdl(265): object \"mawb_5_0\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683178945568 "|DUT|processor:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mawb_8_0 main.vhdl(267) " "Verilog HDL or VHDL warning at main.vhdl(267): object \"mawb_8_0\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683178945568 "|DUT|processor:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mawb_7_0 main.vhdl(269) " "Verilog HDL or VHDL warning at main.vhdl(269): object \"mawb_7_0\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683178945584 "|DUT|processor:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file processor:add_instance\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"processor:add_instance\|register_file:rf\"" {  } { { "main.vhdl" "rf" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrmem processor:add_instance\|instrmem:mem1 " "Elaborating entity \"instrmem\" for hierarchy \"processor:add_instance\|instrmem:mem1\"" {  } { { "main.vhdl" "mem1" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1 processor:add_instance\|alu1:alu_1 " "Elaborating entity \"alu1\" for hierarchy \"processor:add_instance\|alu1:alu_1\"" {  } { { "main.vhdl" "alu_1" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8X1_16BIT processor:add_instance\|MUX_8X1_16BIT:pcmux " "Elaborating entity \"MUX_8X1_16BIT\" for hierarchy \"processor:add_instance\|MUX_8X1_16BIT:pcmux\"" {  } { { "main.vhdl" "pcmux" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8X1_4BIT processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1 " "Elaborating entity \"MUX_8X1_4BIT\" for hierarchy \"processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1\"" {  } { { "MUX_8X1_16BIT.vhdl" "M1" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_16BIT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8x1 processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1\|MUX_8x1:M1 " "Elaborating entity \"MUX_8x1\" for hierarchy \"processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1\|MUX_8x1:M1\"" {  } { { "MUX_8X1_4BIT.VHDL" "M1" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_4BIT.VHDL" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_1 processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1\|MUX_8x1:M1\|MUX_4_1:M1 " "Elaborating entity \"MUX_4_1\" for hierarchy \"processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1\|MUX_8x1:M1\|MUX_4_1:M1\"" {  } { { "MUX_8X1_1bit.vhdl" "M1" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_1bit.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1 processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1\|MUX_8x1:M1\|MUX_4_1:M1\|MUX_2_1:MUX2_1 " "Elaborating entity \"MUX_2_1\" for hierarchy \"processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1\|MUX_8x1:M1\|MUX_4_1:M1\|MUX_2_1:MUX2_1\"" {  } { { "MUX4to1.vhdl" "MUX2_1" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX4to1.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1\|MUX_8x1:M1\|MUX_4_1:M1\|MUX_2_1:MUX2_1\|INVERTER:NOT1 " "Elaborating entity \"INVERTER\" for hierarchy \"processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1\|MUX_8x1:M1\|MUX_4_1:M1\|MUX_2_1:MUX2_1\|INVERTER:NOT1\"" {  } { { "MUX _2X1_1Bit.vhdl" "NOT1" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX _2X1_1Bit.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1\|MUX_8x1:M1\|MUX_4_1:M1\|MUX_2_1:MUX2_1\|AND_2:AND1 " "Elaborating entity \"AND_2\" for hierarchy \"processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1\|MUX_8x1:M1\|MUX_4_1:M1\|MUX_2_1:MUX2_1\|AND_2:AND1\"" {  } { { "MUX _2X1_1Bit.vhdl" "AND1" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX _2X1_1Bit.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1\|MUX_8x1:M1\|MUX_4_1:M1\|MUX_2_1:MUX2_1\|OR_2:OR1 " "Elaborating entity \"OR_2\" for hierarchy \"processor:add_instance\|MUX_8X1_16BIT:pcmux\|MUX_8X1_4BIT:M1\|MUX_8x1:M1\|MUX_4_1:M1\|MUX_2_1:MUX2_1\|OR_2:OR1\"" {  } { { "MUX _2X1_1Bit.vhdl" "OR1" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX _2X1_1Bit.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID processor:add_instance\|IFID:ifid_pipeline_register " "Elaborating entity \"IFID\" for hierarchy \"processor:add_instance\|IFID:ifid_pipeline_register\"" {  } { { "main.vhdl" "ifid_pipeline_register" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stall pipeline_regs.vhdl(21) " "VHDL Process Statement warning at pipeline_regs.vhdl(21): signal \"stall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|IFID:ifid_pipeline_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lmsm_block processor:add_instance\|lmsm_block:lmsm_thing " "Elaborating entity \"lmsm_block\" for hierarchy \"processor:add_instance\|lmsm_block:lmsm_thing\"" {  } { { "main.vhdl" "lmsm_thing" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point lmsm_block_1.vhdl(20) " "Verilog HDL or VHDL warning at lmsm_block_1.vhdl(20): object \"point\" assigned a value but never read" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "was_in_process lmsm_block_1.vhdl(26) " "VHDL Process Statement warning at lmsm_block_1.vhdl(26): signal \"was_in_process\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_val lmsm_block_1.vhdl(64) " "VHDL Process Statement warning at lmsm_block_1.vhdl(64): signal \"imm_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem1_D_out lmsm_block_1.vhdl(23) " "VHDL Process Statement warning at lmsm_block_1.vhdl(23): inferring latch(es) for signal or variable \"Mem1_D_out\", which holds its previous value in one or more paths through the process" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disable_cuz_of_lmsm lmsm_block_1.vhdl(23) " "VHDL Process Statement warning at lmsm_block_1.vhdl(23): inferring latch(es) for signal or variable \"disable_cuz_of_lmsm\", which holds its previous value in one or more paths through the process" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem1_D_send_to_IFID lmsm_block_1.vhdl(23) " "VHDL Process Statement warning at lmsm_block_1.vhdl(23): inferring latch(es) for signal or variable \"Mem1_D_send_to_IFID\", which holds its previous value in one or more paths through the process" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[0\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[0\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[1\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[1\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[2\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[2\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[3\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[3\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[4\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[4\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[5\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[5\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[6\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[6\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[7\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[7\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[8\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[8\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[9\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[9\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[10\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[10\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[11\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[11\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[12\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[12\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[13\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[13\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[14\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[14\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_send_to_IFID\[15\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_send_to_IFID\[15\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disable_cuz_of_lmsm lmsm_block_1.vhdl(23) " "Inferred latch for \"disable_cuz_of_lmsm\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_out\[9\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_out\[9\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_out\[10\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_out\[10\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem1_D_out\[11\] lmsm_block_1.vhdl(23) " "Inferred latch for \"Mem1_D_out\[11\]\" at lmsm_block_1.vhdl(23)" {  } { { "lmsm_block_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/lmsm_block_1.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|lmsm_block:lmsm_thing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memsplit processor:add_instance\|memsplit:decoder " "Elaborating entity \"memsplit\" for hierarchy \"processor:add_instance\|memsplit:decoder\"" {  } { { "main.vhdl" "decoder" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDRR processor:add_instance\|IDRR:idrr_pipeline_register " "Elaborating entity \"IDRR\" for hierarchy \"processor:add_instance\|IDRR:idrr_pipeline_register\"" {  } { { "main.vhdl" "idrr_pipeline_register" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stall pipeline_regs.vhdl(63) " "VHDL Process Statement warning at pipeline_regs.vhdl(63): signal \"stall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683178945851 "|DUT|processor:add_instance|IDRR:idrr_pipeline_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2X1_3BIT processor:add_instance\|MUX_2X1_3BIT:rfa1_mux " "Elaborating entity \"MUX_2X1_3BIT\" for hierarchy \"processor:add_instance\|MUX_2X1_3BIT:rfa1_mux\"" {  } { { "main.vhdl" "rfa1_mux" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RREX processor:add_instance\|RREX:rrex_pipeline_register " "Elaborating entity \"RREX\" for hierarchy \"processor:add_instance\|RREX:rrex_pipeline_register\"" {  } { { "main.vhdl" "rrex_pipeline_register" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945867 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stall pipeline_regs.vhdl(123) " "VHDL Process Statement warning at pipeline_regs.vhdl(123): signal \"stall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683178945867 "|DUT|processor:add_instance|RREX:rrex_pipeline_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se10 processor:add_instance\|se10:se_10 " "Elaborating entity \"se10\" for hierarchy \"processor:add_instance\|se10:se_10\"" {  } { { "main.vhdl" "se_10" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se7 processor:add_instance\|se7:se_7 " "Elaborating entity \"se7\" for hierarchy \"processor:add_instance\|se7:se_7\"" {  } { { "main.vhdl" "se_7" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2x1_16BIT processor:add_instance\|MUX_2x1_16BIT:alu2a_pipeline_mux " "Elaborating entity \"MUX_2x1_16BIT\" for hierarchy \"processor:add_instance\|MUX_2x1_16BIT:alu2a_pipeline_mux\"" {  } { { "main.vhdl" "alu2a_pipeline_mux" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2X1_4BIT processor:add_instance\|MUX_2x1_16BIT:alu2a_pipeline_mux\|MUX_2X1_4BIT:M1 " "Elaborating entity \"MUX_2X1_4BIT\" for hierarchy \"processor:add_instance\|MUX_2x1_16BIT:alu2a_pipeline_mux\|MUX_2X1_4BIT:M1\"" {  } { { "MUX_2x1_16Bit.vhdl" "M1" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_16Bit.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178945883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x1_16BIT processor:add_instance\|MUX_4x1_16BIT:alu2b_pipeline_mux " "Elaborating entity \"MUX_4x1_16BIT\" for hierarchy \"processor:add_instance\|MUX_4x1_16BIT:alu2b_pipeline_mux\"" {  } { { "main.vhdl" "alu2b_pipeline_mux" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178946197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4X1_4BIT processor:add_instance\|MUX_4x1_16BIT:alu2b_pipeline_mux\|MUX_4X1_4BIT:M1 " "Elaborating entity \"MUX_4X1_4BIT\" for hierarchy \"processor:add_instance\|MUX_4x1_16BIT:alu2b_pipeline_mux\|MUX_4X1_4BIT:M1\"" {  } { { "MUX_4X1_16BIT.VHDL" "M1" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_16BIT.VHDL" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178946197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compblock processor:add_instance\|compblock:complement_block " "Elaborating entity \"compblock\" for hierarchy \"processor:add_instance\|compblock:complement_block\"" {  } { { "main.vhdl" "complement_block" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu2 processor:add_instance\|alu2:alu_2 " "Elaborating entity \"alu2\" for hierarchy \"processor:add_instance\|alu2:alu_2\"" {  } { { "main.vhdl" "alu_2" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "disable alu2.vhdl(40) " "VHDL Process Statement warning at alu2.vhdl(40): signal \"disable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "X alu2.vhdl(37) " "VHDL Process Statement warning at alu2.vhdl(37): inferring latch(es) for signal or variable \"X\", which holds its previous value in one or more paths through the process" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu2.vhdl(37) " "VHDL Process Statement warning at alu2.vhdl(37): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu2.vhdl(37) " "VHDL Process Statement warning at alu2.vhdl(37): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu2.vhdl(37) " "Inferred latch for \"Z\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu2.vhdl(37) " "Inferred latch for \"C\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] alu2.vhdl(37) " "Inferred latch for \"X\[0\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] alu2.vhdl(37) " "Inferred latch for \"X\[1\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] alu2.vhdl(37) " "Inferred latch for \"X\[2\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] alu2.vhdl(37) " "Inferred latch for \"X\[3\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[4\] alu2.vhdl(37) " "Inferred latch for \"X\[4\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[5\] alu2.vhdl(37) " "Inferred latch for \"X\[5\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[6\] alu2.vhdl(37) " "Inferred latch for \"X\[6\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[7\] alu2.vhdl(37) " "Inferred latch for \"X\[7\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[8\] alu2.vhdl(37) " "Inferred latch for \"X\[8\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[9\] alu2.vhdl(37) " "Inferred latch for \"X\[9\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[10\] alu2.vhdl(37) " "Inferred latch for \"X\[10\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[11\] alu2.vhdl(37) " "Inferred latch for \"X\[11\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[12\] alu2.vhdl(37) " "Inferred latch for \"X\[12\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[13\] alu2.vhdl(37) " "Inferred latch for \"X\[13\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[14\] alu2.vhdl(37) " "Inferred latch for \"X\[14\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[15\] alu2.vhdl(37) " "Inferred latch for \"X\[15\]\" at alu2.vhdl(37)" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 "|DUT|processor:add_instance|alu2:alu_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu3 processor:add_instance\|alu3:alu_3 " "Elaborating entity \"alu3\" for hierarchy \"processor:add_instance\|alu3:alu_3\"" {  } { { "main.vhdl" "alu_3" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178946574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu4 processor:add_instance\|alu4:alu_4 " "Elaborating entity \"alu4\" for hierarchy \"processor:add_instance\|alu4:alu_4\"" {  } { { "main.vhdl" "alu_4" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178946605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMA processor:add_instance\|EXMA:exma_pipeline_register " "Elaborating entity \"EXMA\" for hierarchy \"processor:add_instance\|EXMA:exma_pipeline_register\"" {  } { { "main.vhdl" "exma_pipeline_register" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178946605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_EX processor:add_instance\|hazard_EX:hazard_block " "Elaborating entity \"hazard_EX\" for hierarchy \"processor:add_instance\|hazard_EX:hazard_block\"" {  } { { "main.vhdl" "hazard_block" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178946637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem processor:add_instance\|datamem:mem2 " "Elaborating entity \"datamem\" for hierarchy \"processor:add_instance\|datamem:mem2\"" {  } { { "main.vhdl" "mem2" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178946637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAWB processor:add_instance\|MAWB:mawb_pipeline_register " "Elaborating entity \"MAWB\" for hierarchy \"processor:add_instance\|MAWB:mawb_pipeline_register\"" {  } { { "main.vhdl" "mawb_pipeline_register" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178946637 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "disable_out pipeline_regs.vhdl(286) " "VHDL Signal Declaration warning at pipeline_regs.vhdl(286): used implicit default value for signal \"disable_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 286 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683178946637 "|DUT|processor:add_instance|MAWB:mawb_pipeline_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4X1_3BIT processor:add_instance\|MUX_4X1_3BIT:rfa3_mux " "Elaborating entity \"MUX_4X1_3BIT\" for hierarchy \"processor:add_instance\|MUX_4X1_3BIT:rfa3_mux\"" {  } { { "main.vhdl" "rfa3_mux" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178946746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683178948208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683178948208 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683178948240 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683178948240 "|DUT|input_vector[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683178948240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683178948240 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683178948240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683178948240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683178948271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 11:12:28 2023 " "Processing ended: Thu May 04 11:12:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683178948271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683178948271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683178948271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683178948271 ""}
