module EXIT(input[7:0] resultULA, input ld, input[2:0] rDest, output reg[7:0] out1, out2, out3, out4, out5, out6, out7, out8);

always@(ld)
begin
	case(rDest)
		3'd0 : out1 <= resultULA;
		3'd1 : out2 <= resultULA;
		3'd2 : out3 <= resultULA;
		3'd3 : out4 <= resultULA;
		3'd4 : out5 <= resultULA;
		3'd5 : out6 <= resultULA;
		3'd6 : out7 <= resultULA;
		3'd7 : out8 <= resultULA;
	endcase

end


endmodule