// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_83 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_368_p2;
reg   [0:0] icmp_ln86_reg_1285;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1285_pp0_iter1_reg;
wire   [0:0] icmp_ln86_450_fu_374_p2;
reg   [0:0] icmp_ln86_450_reg_1292;
reg   [0:0] icmp_ln86_450_reg_1292_pp0_iter1_reg;
wire   [0:0] icmp_ln86_451_fu_380_p2;
reg   [0:0] icmp_ln86_451_reg_1297;
wire   [0:0] icmp_ln86_452_fu_386_p2;
reg   [0:0] icmp_ln86_452_reg_1303;
wire   [0:0] icmp_ln86_453_fu_392_p2;
reg   [0:0] icmp_ln86_453_reg_1309;
reg   [0:0] icmp_ln86_453_reg_1309_pp0_iter1_reg;
wire   [0:0] icmp_ln86_454_fu_398_p2;
reg   [0:0] icmp_ln86_454_reg_1315;
wire   [0:0] icmp_ln86_455_fu_404_p2;
reg   [0:0] icmp_ln86_455_reg_1321;
reg   [0:0] icmp_ln86_455_reg_1321_pp0_iter1_reg;
reg   [0:0] icmp_ln86_455_reg_1321_pp0_iter2_reg;
reg   [0:0] icmp_ln86_455_reg_1321_pp0_iter3_reg;
wire   [0:0] icmp_ln86_456_fu_410_p2;
reg   [0:0] icmp_ln86_456_reg_1327;
reg   [0:0] icmp_ln86_456_reg_1327_pp0_iter1_reg;
wire   [0:0] icmp_ln86_457_fu_416_p2;
reg   [0:0] icmp_ln86_457_reg_1333;
reg   [0:0] icmp_ln86_457_reg_1333_pp0_iter1_reg;
reg   [0:0] icmp_ln86_457_reg_1333_pp0_iter2_reg;
wire   [0:0] icmp_ln86_458_fu_422_p2;
reg   [0:0] icmp_ln86_458_reg_1339;
reg   [0:0] icmp_ln86_458_reg_1339_pp0_iter1_reg;
reg   [0:0] icmp_ln86_458_reg_1339_pp0_iter2_reg;
wire   [0:0] icmp_ln86_459_fu_428_p2;
reg   [0:0] icmp_ln86_459_reg_1345;
reg   [0:0] icmp_ln86_459_reg_1345_pp0_iter1_reg;
reg   [0:0] icmp_ln86_459_reg_1345_pp0_iter2_reg;
reg   [0:0] icmp_ln86_459_reg_1345_pp0_iter3_reg;
wire   [0:0] icmp_ln86_460_fu_434_p2;
reg   [0:0] icmp_ln86_460_reg_1351;
reg   [0:0] icmp_ln86_460_reg_1351_pp0_iter1_reg;
reg   [0:0] icmp_ln86_460_reg_1351_pp0_iter2_reg;
reg   [0:0] icmp_ln86_460_reg_1351_pp0_iter3_reg;
reg   [0:0] icmp_ln86_460_reg_1351_pp0_iter4_reg;
wire   [0:0] icmp_ln86_461_fu_440_p2;
reg   [0:0] icmp_ln86_461_reg_1357;
reg   [0:0] icmp_ln86_461_reg_1357_pp0_iter1_reg;
reg   [0:0] icmp_ln86_461_reg_1357_pp0_iter2_reg;
reg   [0:0] icmp_ln86_461_reg_1357_pp0_iter3_reg;
reg   [0:0] icmp_ln86_461_reg_1357_pp0_iter4_reg;
wire   [0:0] icmp_ln86_462_fu_446_p2;
reg   [0:0] icmp_ln86_462_reg_1363;
reg   [0:0] icmp_ln86_462_reg_1363_pp0_iter1_reg;
reg   [0:0] icmp_ln86_462_reg_1363_pp0_iter2_reg;
reg   [0:0] icmp_ln86_462_reg_1363_pp0_iter3_reg;
reg   [0:0] icmp_ln86_462_reg_1363_pp0_iter4_reg;
reg   [0:0] icmp_ln86_462_reg_1363_pp0_iter5_reg;
reg   [0:0] icmp_ln86_462_reg_1363_pp0_iter6_reg;
wire   [0:0] icmp_ln86_463_fu_452_p2;
reg   [0:0] icmp_ln86_463_reg_1369;
reg   [0:0] icmp_ln86_463_reg_1369_pp0_iter1_reg;
wire   [0:0] icmp_ln86_464_fu_458_p2;
reg   [0:0] icmp_ln86_464_reg_1374;
reg   [0:0] icmp_ln86_464_reg_1374_pp0_iter1_reg;
wire   [0:0] icmp_ln86_465_fu_464_p2;
reg   [0:0] icmp_ln86_465_reg_1379;
reg   [0:0] icmp_ln86_465_reg_1379_pp0_iter1_reg;
wire   [0:0] icmp_ln86_466_fu_470_p2;
reg   [0:0] icmp_ln86_466_reg_1384;
reg   [0:0] icmp_ln86_466_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_466_reg_1384_pp0_iter2_reg;
wire   [0:0] icmp_ln86_467_fu_476_p2;
reg   [0:0] icmp_ln86_467_reg_1389;
reg   [0:0] icmp_ln86_467_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln86_467_reg_1389_pp0_iter2_reg;
wire   [0:0] icmp_ln86_468_fu_482_p2;
reg   [0:0] icmp_ln86_468_reg_1394;
reg   [0:0] icmp_ln86_468_reg_1394_pp0_iter1_reg;
reg   [0:0] icmp_ln86_468_reg_1394_pp0_iter2_reg;
wire   [0:0] icmp_ln86_469_fu_488_p2;
reg   [0:0] icmp_ln86_469_reg_1399;
reg   [0:0] icmp_ln86_469_reg_1399_pp0_iter1_reg;
reg   [0:0] icmp_ln86_469_reg_1399_pp0_iter2_reg;
reg   [0:0] icmp_ln86_469_reg_1399_pp0_iter3_reg;
wire   [0:0] icmp_ln86_470_fu_494_p2;
reg   [0:0] icmp_ln86_470_reg_1404;
reg   [0:0] icmp_ln86_470_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_470_reg_1404_pp0_iter2_reg;
reg   [0:0] icmp_ln86_470_reg_1404_pp0_iter3_reg;
wire   [0:0] icmp_ln86_471_fu_500_p2;
reg   [0:0] icmp_ln86_471_reg_1409;
reg   [0:0] icmp_ln86_471_reg_1409_pp0_iter1_reg;
reg   [0:0] icmp_ln86_471_reg_1409_pp0_iter2_reg;
reg   [0:0] icmp_ln86_471_reg_1409_pp0_iter3_reg;
wire   [0:0] icmp_ln86_472_fu_506_p2;
reg   [0:0] icmp_ln86_472_reg_1414;
reg   [0:0] icmp_ln86_472_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_472_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_472_reg_1414_pp0_iter3_reg;
reg   [0:0] icmp_ln86_472_reg_1414_pp0_iter4_reg;
wire   [0:0] icmp_ln86_473_fu_512_p2;
reg   [0:0] icmp_ln86_473_reg_1419;
reg   [0:0] icmp_ln86_473_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_473_reg_1419_pp0_iter2_reg;
reg   [0:0] icmp_ln86_473_reg_1419_pp0_iter3_reg;
reg   [0:0] icmp_ln86_473_reg_1419_pp0_iter4_reg;
wire   [0:0] icmp_ln86_474_fu_518_p2;
reg   [0:0] icmp_ln86_474_reg_1424;
reg   [0:0] icmp_ln86_474_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_474_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_474_reg_1424_pp0_iter3_reg;
reg   [0:0] icmp_ln86_474_reg_1424_pp0_iter4_reg;
wire   [0:0] icmp_ln86_475_fu_524_p2;
reg   [0:0] icmp_ln86_475_reg_1429;
reg   [0:0] icmp_ln86_475_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_475_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_475_reg_1429_pp0_iter3_reg;
reg   [0:0] icmp_ln86_475_reg_1429_pp0_iter4_reg;
reg   [0:0] icmp_ln86_475_reg_1429_pp0_iter5_reg;
wire   [0:0] icmp_ln86_476_fu_530_p2;
reg   [0:0] icmp_ln86_476_reg_1434;
reg   [0:0] icmp_ln86_476_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_476_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_476_reg_1434_pp0_iter3_reg;
reg   [0:0] icmp_ln86_476_reg_1434_pp0_iter4_reg;
reg   [0:0] icmp_ln86_476_reg_1434_pp0_iter5_reg;
reg   [0:0] icmp_ln86_476_reg_1434_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_536_p2;
reg   [0:0] xor_ln104_reg_1439;
wire   [0:0] and_ln102_fu_542_p2;
reg   [0:0] and_ln102_reg_1445;
wire   [0:0] and_ln104_79_fu_557_p2;
reg   [0:0] and_ln104_79_reg_1452;
reg   [0:0] and_ln104_79_reg_1452_pp0_iter2_reg;
reg   [0:0] and_ln104_79_reg_1452_pp0_iter3_reg;
wire   [0:0] and_ln102_554_fu_562_p2;
reg   [0:0] and_ln102_554_reg_1458;
wire   [0:0] and_ln104_80_fu_571_p2;
reg   [0:0] and_ln104_80_reg_1464;
reg   [0:0] and_ln104_80_reg_1464_pp0_iter2_reg;
wire   [0:0] and_ln102_556_fu_576_p2;
reg   [0:0] and_ln102_556_reg_1470;
wire   [0:0] and_ln104_82_fu_586_p2;
reg   [0:0] and_ln104_82_reg_1478;
reg   [0:0] and_ln104_82_reg_1478_pp0_iter2_reg;
reg   [0:0] and_ln104_82_reg_1478_pp0_iter3_reg;
reg   [0:0] and_ln104_82_reg_1478_pp0_iter4_reg;
wire   [0:0] and_ln102_558_fu_592_p2;
reg   [0:0] and_ln102_558_reg_1484;
wire   [0:0] or_ln117_393_fu_597_p2;
reg   [0:0] or_ln117_393_reg_1489;
wire   [0:0] or_ln117_399_fu_603_p2;
reg   [0:0] or_ln117_399_reg_1495;
reg   [0:0] or_ln117_399_reg_1495_pp0_iter2_reg;
wire   [0:0] or_ln117_411_fu_608_p2;
reg   [0:0] or_ln117_411_reg_1503;
reg   [0:0] or_ln117_411_reg_1503_pp0_iter2_reg;
reg   [0:0] or_ln117_411_reg_1503_pp0_iter3_reg;
reg   [0:0] or_ln117_411_reg_1503_pp0_iter4_reg;
wire   [0:0] and_ln102_555_fu_623_p2;
reg   [0:0] and_ln102_555_reg_1511;
wire   [0:0] and_ln104_81_fu_633_p2;
reg   [0:0] and_ln104_81_reg_1517;
reg   [0:0] and_ln104_81_reg_1517_pp0_iter3_reg;
wire   [0:0] and_ln102_560_fu_648_p2;
reg   [0:0] and_ln102_560_reg_1523;
wire   [0:0] or_ln117_397_fu_736_p2;
reg   [0:0] or_ln117_397_reg_1529;
wire   [2:0] select_ln117_441_fu_750_p3;
reg   [2:0] select_ln117_441_reg_1534;
wire   [0:0] or_ln117_407_fu_758_p2;
reg   [0:0] or_ln117_407_reg_1539;
reg   [0:0] or_ln117_407_reg_1539_pp0_iter3_reg;
wire   [0:0] and_ln102_561_fu_772_p2;
reg   [0:0] and_ln102_561_reg_1546;
wire   [0:0] or_ln117_403_fu_854_p2;
reg   [0:0] or_ln117_403_reg_1551;
wire   [3:0] select_ln117_447_fu_866_p3;
reg   [3:0] select_ln117_447_reg_1556;
wire   [0:0] or_ln117_405_fu_874_p2;
reg   [0:0] or_ln117_405_reg_1561;
wire   [0:0] and_ln102_557_fu_880_p2;
reg   [0:0] and_ln102_557_reg_1567;
wire   [0:0] and_ln104_83_fu_889_p2;
reg   [0:0] and_ln104_83_reg_1573;
reg   [0:0] and_ln104_83_reg_1573_pp0_iter5_reg;
reg   [0:0] and_ln104_83_reg_1573_pp0_iter6_reg;
wire   [0:0] and_ln102_563_fu_903_p2;
reg   [0:0] and_ln102_563_reg_1579;
wire   [0:0] or_ln117_409_fu_975_p2;
reg   [0:0] or_ln117_409_reg_1585;
wire   [4:0] select_ln117_453_fu_988_p3;
reg   [4:0] select_ln117_453_reg_1590;
wire   [0:0] or_ln117_415_fu_1080_p2;
reg   [0:0] or_ln117_415_reg_1595;
wire   [4:0] select_ln117_459_fu_1092_p3;
reg   [4:0] select_ln117_459_reg_1601;
wire   [0:0] or_ln117_417_fu_1114_p2;
reg   [0:0] or_ln117_417_reg_1606;
wire   [4:0] select_ln117_461_fu_1126_p3;
reg   [4:0] select_ln117_461_reg_1611;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_213_fu_552_p2;
wire   [0:0] xor_ln104_214_fu_566_p2;
wire   [0:0] and_ln102_553_fu_548_p2;
wire   [0:0] xor_ln104_216_fu_581_p2;
wire   [0:0] xor_ln104_212_fu_613_p2;
wire   [0:0] and_ln104_fu_618_p2;
wire   [0:0] xor_ln104_215_fu_628_p2;
wire   [0:0] xor_ln104_218_fu_639_p2;
wire   [0:0] and_ln102_566_fu_657_p2;
wire   [0:0] and_ln102_559_fu_644_p2;
wire   [0:0] and_ln102_565_fu_653_p2;
wire   [0:0] xor_ln117_fu_677_p2;
wire   [0:0] or_ln117_fu_672_p2;
wire   [1:0] zext_ln117_fu_682_p1;
wire   [0:0] and_ln102_567_fu_662_p2;
wire   [1:0] select_ln117_fu_686_p3;
wire   [1:0] select_ln117_437_fu_699_p3;
wire   [0:0] or_ln117_394_fu_694_p2;
wire   [2:0] zext_ln117_49_fu_706_p1;
wire   [0:0] or_ln117_395_fu_710_p2;
wire   [0:0] and_ln102_568_fu_667_p2;
wire   [2:0] select_ln117_438_fu_714_p3;
wire   [0:0] or_ln117_396_fu_722_p2;
wire   [2:0] select_ln117_439_fu_728_p3;
wire   [2:0] select_ln117_440_fu_742_p3;
wire   [0:0] xor_ln104_219_fu_762_p2;
wire   [0:0] and_ln102_569_fu_776_p2;
wire   [0:0] xor_ln104_220_fu_767_p2;
wire   [0:0] and_ln102_572_fu_790_p2;
wire   [0:0] and_ln102_570_fu_781_p2;
wire   [0:0] or_ln117_398_fu_800_p2;
wire   [3:0] zext_ln117_50_fu_805_p1;
wire   [0:0] and_ln102_571_fu_786_p2;
wire   [3:0] select_ln117_442_fu_808_p3;
wire   [0:0] or_ln117_400_fu_816_p2;
wire   [3:0] select_ln117_443_fu_821_p3;
wire   [0:0] or_ln117_401_fu_828_p2;
wire   [0:0] and_ln102_573_fu_795_p2;
wire   [3:0] select_ln117_444_fu_832_p3;
wire   [0:0] or_ln117_402_fu_840_p2;
wire   [3:0] select_ln117_445_fu_846_p3;
wire   [3:0] select_ln117_446_fu_858_p3;
wire   [0:0] xor_ln104_217_fu_884_p2;
wire   [0:0] xor_ln104_221_fu_894_p2;
wire   [0:0] and_ln102_575_fu_912_p2;
wire   [0:0] and_ln102_562_fu_899_p2;
wire   [0:0] and_ln102_574_fu_908_p2;
wire   [0:0] or_ln117_404_fu_927_p2;
wire   [0:0] and_ln102_576_fu_917_p2;
wire   [3:0] select_ln117_448_fu_932_p3;
wire   [3:0] select_ln117_449_fu_944_p3;
wire   [0:0] or_ln117_406_fu_939_p2;
wire   [4:0] zext_ln117_51_fu_951_p1;
wire   [0:0] and_ln102_577_fu_922_p2;
wire   [4:0] select_ln117_450_fu_955_p3;
wire   [0:0] or_ln117_408_fu_963_p2;
wire   [4:0] select_ln117_451_fu_968_p3;
wire   [4:0] select_ln117_452_fu_980_p3;
wire   [0:0] xor_ln104_222_fu_996_p2;
wire   [0:0] and_ln102_578_fu_1006_p2;
wire   [0:0] xor_ln104_223_fu_1001_p2;
wire   [0:0] and_ln102_581_fu_1020_p2;
wire   [0:0] and_ln102_579_fu_1011_p2;
wire   [0:0] or_ln117_410_fu_1030_p2;
wire   [0:0] and_ln102_580_fu_1016_p2;
wire   [4:0] select_ln117_454_fu_1035_p3;
wire   [0:0] or_ln117_412_fu_1042_p2;
wire   [4:0] select_ln117_455_fu_1047_p3;
wire   [0:0] or_ln117_413_fu_1054_p2;
wire   [0:0] and_ln102_582_fu_1025_p2;
wire   [4:0] select_ln117_456_fu_1058_p3;
wire   [0:0] or_ln117_414_fu_1066_p2;
wire   [4:0] select_ln117_457_fu_1072_p3;
wire   [4:0] select_ln117_458_fu_1084_p3;
wire   [0:0] and_ln102_564_fu_1100_p2;
wire   [0:0] and_ln102_583_fu_1104_p2;
wire   [0:0] or_ln117_416_fu_1109_p2;
wire   [4:0] select_ln117_460_fu_1119_p3;
wire   [0:0] xor_ln104_224_fu_1134_p2;
wire   [0:0] and_ln102_584_fu_1139_p2;
wire   [0:0] and_ln102_585_fu_1144_p2;
wire   [0:0] or_ln117_418_fu_1149_p2;
wire   [10:0] agg_result_fu_1161_p59;
wire   [4:0] agg_result_fu_1161_p60;
wire   [10:0] agg_result_fu_1161_p61;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] agg_result_fu_1161_p1;
wire   [4:0] agg_result_fu_1161_p3;
wire   [4:0] agg_result_fu_1161_p5;
wire   [4:0] agg_result_fu_1161_p7;
wire   [4:0] agg_result_fu_1161_p9;
wire   [4:0] agg_result_fu_1161_p11;
wire   [4:0] agg_result_fu_1161_p13;
wire   [4:0] agg_result_fu_1161_p15;
wire   [4:0] agg_result_fu_1161_p17;
wire   [4:0] agg_result_fu_1161_p19;
wire   [4:0] agg_result_fu_1161_p21;
wire   [4:0] agg_result_fu_1161_p23;
wire   [4:0] agg_result_fu_1161_p25;
wire   [4:0] agg_result_fu_1161_p27;
wire   [4:0] agg_result_fu_1161_p29;
wire   [4:0] agg_result_fu_1161_p31;
wire  signed [4:0] agg_result_fu_1161_p33;
wire  signed [4:0] agg_result_fu_1161_p35;
wire  signed [4:0] agg_result_fu_1161_p37;
wire  signed [4:0] agg_result_fu_1161_p39;
wire  signed [4:0] agg_result_fu_1161_p41;
wire  signed [4:0] agg_result_fu_1161_p43;
wire  signed [4:0] agg_result_fu_1161_p45;
wire  signed [4:0] agg_result_fu_1161_p47;
wire  signed [4:0] agg_result_fu_1161_p49;
wire  signed [4:0] agg_result_fu_1161_p51;
wire  signed [4:0] agg_result_fu_1161_p53;
wire  signed [4:0] agg_result_fu_1161_p55;
wire  signed [4:0] agg_result_fu_1161_p57;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_59_5_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_59_5_11_1_1_U608(
    .din0(11'd602),
    .din1(11'd1622),
    .din2(11'd479),
    .din3(11'd18),
    .din4(11'd1781),
    .din5(11'd1923),
    .din6(11'd1665),
    .din7(11'd367),
    .din8(11'd1578),
    .din9(11'd9),
    .din10(11'd245),
    .din11(11'd329),
    .din12(11'd1872),
    .din13(11'd276),
    .din14(11'd451),
    .din15(11'd295),
    .din16(11'd1980),
    .din17(11'd1684),
    .din18(11'd627),
    .din19(11'd249),
    .din20(11'd1555),
    .din21(11'd876),
    .din22(11'd1941),
    .din23(11'd1690),
    .din24(11'd439),
    .din25(11'd649),
    .din26(11'd1726),
    .din27(11'd120),
    .din28(11'd1584),
    .def(agg_result_fu_1161_p59),
    .sel(agg_result_fu_1161_p60),
    .dout(agg_result_fu_1161_p61)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_554_reg_1458 <= and_ln102_554_fu_562_p2;
        and_ln102_555_reg_1511 <= and_ln102_555_fu_623_p2;
        and_ln102_556_reg_1470 <= and_ln102_556_fu_576_p2;
        and_ln102_557_reg_1567 <= and_ln102_557_fu_880_p2;
        and_ln102_558_reg_1484 <= and_ln102_558_fu_592_p2;
        and_ln102_560_reg_1523 <= and_ln102_560_fu_648_p2;
        and_ln102_561_reg_1546 <= and_ln102_561_fu_772_p2;
        and_ln102_563_reg_1579 <= and_ln102_563_fu_903_p2;
        and_ln102_reg_1445 <= and_ln102_fu_542_p2;
        and_ln104_79_reg_1452 <= and_ln104_79_fu_557_p2;
        and_ln104_79_reg_1452_pp0_iter2_reg <= and_ln104_79_reg_1452;
        and_ln104_79_reg_1452_pp0_iter3_reg <= and_ln104_79_reg_1452_pp0_iter2_reg;
        and_ln104_80_reg_1464 <= and_ln104_80_fu_571_p2;
        and_ln104_80_reg_1464_pp0_iter2_reg <= and_ln104_80_reg_1464;
        and_ln104_81_reg_1517 <= and_ln104_81_fu_633_p2;
        and_ln104_81_reg_1517_pp0_iter3_reg <= and_ln104_81_reg_1517;
        and_ln104_82_reg_1478 <= and_ln104_82_fu_586_p2;
        and_ln104_82_reg_1478_pp0_iter2_reg <= and_ln104_82_reg_1478;
        and_ln104_82_reg_1478_pp0_iter3_reg <= and_ln104_82_reg_1478_pp0_iter2_reg;
        and_ln104_82_reg_1478_pp0_iter4_reg <= and_ln104_82_reg_1478_pp0_iter3_reg;
        and_ln104_83_reg_1573 <= and_ln104_83_fu_889_p2;
        and_ln104_83_reg_1573_pp0_iter5_reg <= and_ln104_83_reg_1573;
        and_ln104_83_reg_1573_pp0_iter6_reg <= and_ln104_83_reg_1573_pp0_iter5_reg;
        icmp_ln86_450_reg_1292 <= icmp_ln86_450_fu_374_p2;
        icmp_ln86_450_reg_1292_pp0_iter1_reg <= icmp_ln86_450_reg_1292;
        icmp_ln86_451_reg_1297 <= icmp_ln86_451_fu_380_p2;
        icmp_ln86_452_reg_1303 <= icmp_ln86_452_fu_386_p2;
        icmp_ln86_453_reg_1309 <= icmp_ln86_453_fu_392_p2;
        icmp_ln86_453_reg_1309_pp0_iter1_reg <= icmp_ln86_453_reg_1309;
        icmp_ln86_454_reg_1315 <= icmp_ln86_454_fu_398_p2;
        icmp_ln86_455_reg_1321 <= icmp_ln86_455_fu_404_p2;
        icmp_ln86_455_reg_1321_pp0_iter1_reg <= icmp_ln86_455_reg_1321;
        icmp_ln86_455_reg_1321_pp0_iter2_reg <= icmp_ln86_455_reg_1321_pp0_iter1_reg;
        icmp_ln86_455_reg_1321_pp0_iter3_reg <= icmp_ln86_455_reg_1321_pp0_iter2_reg;
        icmp_ln86_456_reg_1327 <= icmp_ln86_456_fu_410_p2;
        icmp_ln86_456_reg_1327_pp0_iter1_reg <= icmp_ln86_456_reg_1327;
        icmp_ln86_457_reg_1333 <= icmp_ln86_457_fu_416_p2;
        icmp_ln86_457_reg_1333_pp0_iter1_reg <= icmp_ln86_457_reg_1333;
        icmp_ln86_457_reg_1333_pp0_iter2_reg <= icmp_ln86_457_reg_1333_pp0_iter1_reg;
        icmp_ln86_458_reg_1339 <= icmp_ln86_458_fu_422_p2;
        icmp_ln86_458_reg_1339_pp0_iter1_reg <= icmp_ln86_458_reg_1339;
        icmp_ln86_458_reg_1339_pp0_iter2_reg <= icmp_ln86_458_reg_1339_pp0_iter1_reg;
        icmp_ln86_459_reg_1345 <= icmp_ln86_459_fu_428_p2;
        icmp_ln86_459_reg_1345_pp0_iter1_reg <= icmp_ln86_459_reg_1345;
        icmp_ln86_459_reg_1345_pp0_iter2_reg <= icmp_ln86_459_reg_1345_pp0_iter1_reg;
        icmp_ln86_459_reg_1345_pp0_iter3_reg <= icmp_ln86_459_reg_1345_pp0_iter2_reg;
        icmp_ln86_460_reg_1351 <= icmp_ln86_460_fu_434_p2;
        icmp_ln86_460_reg_1351_pp0_iter1_reg <= icmp_ln86_460_reg_1351;
        icmp_ln86_460_reg_1351_pp0_iter2_reg <= icmp_ln86_460_reg_1351_pp0_iter1_reg;
        icmp_ln86_460_reg_1351_pp0_iter3_reg <= icmp_ln86_460_reg_1351_pp0_iter2_reg;
        icmp_ln86_460_reg_1351_pp0_iter4_reg <= icmp_ln86_460_reg_1351_pp0_iter3_reg;
        icmp_ln86_461_reg_1357 <= icmp_ln86_461_fu_440_p2;
        icmp_ln86_461_reg_1357_pp0_iter1_reg <= icmp_ln86_461_reg_1357;
        icmp_ln86_461_reg_1357_pp0_iter2_reg <= icmp_ln86_461_reg_1357_pp0_iter1_reg;
        icmp_ln86_461_reg_1357_pp0_iter3_reg <= icmp_ln86_461_reg_1357_pp0_iter2_reg;
        icmp_ln86_461_reg_1357_pp0_iter4_reg <= icmp_ln86_461_reg_1357_pp0_iter3_reg;
        icmp_ln86_462_reg_1363 <= icmp_ln86_462_fu_446_p2;
        icmp_ln86_462_reg_1363_pp0_iter1_reg <= icmp_ln86_462_reg_1363;
        icmp_ln86_462_reg_1363_pp0_iter2_reg <= icmp_ln86_462_reg_1363_pp0_iter1_reg;
        icmp_ln86_462_reg_1363_pp0_iter3_reg <= icmp_ln86_462_reg_1363_pp0_iter2_reg;
        icmp_ln86_462_reg_1363_pp0_iter4_reg <= icmp_ln86_462_reg_1363_pp0_iter3_reg;
        icmp_ln86_462_reg_1363_pp0_iter5_reg <= icmp_ln86_462_reg_1363_pp0_iter4_reg;
        icmp_ln86_462_reg_1363_pp0_iter6_reg <= icmp_ln86_462_reg_1363_pp0_iter5_reg;
        icmp_ln86_463_reg_1369 <= icmp_ln86_463_fu_452_p2;
        icmp_ln86_463_reg_1369_pp0_iter1_reg <= icmp_ln86_463_reg_1369;
        icmp_ln86_464_reg_1374 <= icmp_ln86_464_fu_458_p2;
        icmp_ln86_464_reg_1374_pp0_iter1_reg <= icmp_ln86_464_reg_1374;
        icmp_ln86_465_reg_1379 <= icmp_ln86_465_fu_464_p2;
        icmp_ln86_465_reg_1379_pp0_iter1_reg <= icmp_ln86_465_reg_1379;
        icmp_ln86_466_reg_1384 <= icmp_ln86_466_fu_470_p2;
        icmp_ln86_466_reg_1384_pp0_iter1_reg <= icmp_ln86_466_reg_1384;
        icmp_ln86_466_reg_1384_pp0_iter2_reg <= icmp_ln86_466_reg_1384_pp0_iter1_reg;
        icmp_ln86_467_reg_1389 <= icmp_ln86_467_fu_476_p2;
        icmp_ln86_467_reg_1389_pp0_iter1_reg <= icmp_ln86_467_reg_1389;
        icmp_ln86_467_reg_1389_pp0_iter2_reg <= icmp_ln86_467_reg_1389_pp0_iter1_reg;
        icmp_ln86_468_reg_1394 <= icmp_ln86_468_fu_482_p2;
        icmp_ln86_468_reg_1394_pp0_iter1_reg <= icmp_ln86_468_reg_1394;
        icmp_ln86_468_reg_1394_pp0_iter2_reg <= icmp_ln86_468_reg_1394_pp0_iter1_reg;
        icmp_ln86_469_reg_1399 <= icmp_ln86_469_fu_488_p2;
        icmp_ln86_469_reg_1399_pp0_iter1_reg <= icmp_ln86_469_reg_1399;
        icmp_ln86_469_reg_1399_pp0_iter2_reg <= icmp_ln86_469_reg_1399_pp0_iter1_reg;
        icmp_ln86_469_reg_1399_pp0_iter3_reg <= icmp_ln86_469_reg_1399_pp0_iter2_reg;
        icmp_ln86_470_reg_1404 <= icmp_ln86_470_fu_494_p2;
        icmp_ln86_470_reg_1404_pp0_iter1_reg <= icmp_ln86_470_reg_1404;
        icmp_ln86_470_reg_1404_pp0_iter2_reg <= icmp_ln86_470_reg_1404_pp0_iter1_reg;
        icmp_ln86_470_reg_1404_pp0_iter3_reg <= icmp_ln86_470_reg_1404_pp0_iter2_reg;
        icmp_ln86_471_reg_1409 <= icmp_ln86_471_fu_500_p2;
        icmp_ln86_471_reg_1409_pp0_iter1_reg <= icmp_ln86_471_reg_1409;
        icmp_ln86_471_reg_1409_pp0_iter2_reg <= icmp_ln86_471_reg_1409_pp0_iter1_reg;
        icmp_ln86_471_reg_1409_pp0_iter3_reg <= icmp_ln86_471_reg_1409_pp0_iter2_reg;
        icmp_ln86_472_reg_1414 <= icmp_ln86_472_fu_506_p2;
        icmp_ln86_472_reg_1414_pp0_iter1_reg <= icmp_ln86_472_reg_1414;
        icmp_ln86_472_reg_1414_pp0_iter2_reg <= icmp_ln86_472_reg_1414_pp0_iter1_reg;
        icmp_ln86_472_reg_1414_pp0_iter3_reg <= icmp_ln86_472_reg_1414_pp0_iter2_reg;
        icmp_ln86_472_reg_1414_pp0_iter4_reg <= icmp_ln86_472_reg_1414_pp0_iter3_reg;
        icmp_ln86_473_reg_1419 <= icmp_ln86_473_fu_512_p2;
        icmp_ln86_473_reg_1419_pp0_iter1_reg <= icmp_ln86_473_reg_1419;
        icmp_ln86_473_reg_1419_pp0_iter2_reg <= icmp_ln86_473_reg_1419_pp0_iter1_reg;
        icmp_ln86_473_reg_1419_pp0_iter3_reg <= icmp_ln86_473_reg_1419_pp0_iter2_reg;
        icmp_ln86_473_reg_1419_pp0_iter4_reg <= icmp_ln86_473_reg_1419_pp0_iter3_reg;
        icmp_ln86_474_reg_1424 <= icmp_ln86_474_fu_518_p2;
        icmp_ln86_474_reg_1424_pp0_iter1_reg <= icmp_ln86_474_reg_1424;
        icmp_ln86_474_reg_1424_pp0_iter2_reg <= icmp_ln86_474_reg_1424_pp0_iter1_reg;
        icmp_ln86_474_reg_1424_pp0_iter3_reg <= icmp_ln86_474_reg_1424_pp0_iter2_reg;
        icmp_ln86_474_reg_1424_pp0_iter4_reg <= icmp_ln86_474_reg_1424_pp0_iter3_reg;
        icmp_ln86_475_reg_1429 <= icmp_ln86_475_fu_524_p2;
        icmp_ln86_475_reg_1429_pp0_iter1_reg <= icmp_ln86_475_reg_1429;
        icmp_ln86_475_reg_1429_pp0_iter2_reg <= icmp_ln86_475_reg_1429_pp0_iter1_reg;
        icmp_ln86_475_reg_1429_pp0_iter3_reg <= icmp_ln86_475_reg_1429_pp0_iter2_reg;
        icmp_ln86_475_reg_1429_pp0_iter4_reg <= icmp_ln86_475_reg_1429_pp0_iter3_reg;
        icmp_ln86_475_reg_1429_pp0_iter5_reg <= icmp_ln86_475_reg_1429_pp0_iter4_reg;
        icmp_ln86_476_reg_1434 <= icmp_ln86_476_fu_530_p2;
        icmp_ln86_476_reg_1434_pp0_iter1_reg <= icmp_ln86_476_reg_1434;
        icmp_ln86_476_reg_1434_pp0_iter2_reg <= icmp_ln86_476_reg_1434_pp0_iter1_reg;
        icmp_ln86_476_reg_1434_pp0_iter3_reg <= icmp_ln86_476_reg_1434_pp0_iter2_reg;
        icmp_ln86_476_reg_1434_pp0_iter4_reg <= icmp_ln86_476_reg_1434_pp0_iter3_reg;
        icmp_ln86_476_reg_1434_pp0_iter5_reg <= icmp_ln86_476_reg_1434_pp0_iter4_reg;
        icmp_ln86_476_reg_1434_pp0_iter6_reg <= icmp_ln86_476_reg_1434_pp0_iter5_reg;
        icmp_ln86_reg_1285 <= icmp_ln86_fu_368_p2;
        icmp_ln86_reg_1285_pp0_iter1_reg <= icmp_ln86_reg_1285;
        or_ln117_393_reg_1489 <= or_ln117_393_fu_597_p2;
        or_ln117_397_reg_1529 <= or_ln117_397_fu_736_p2;
        or_ln117_399_reg_1495 <= or_ln117_399_fu_603_p2;
        or_ln117_399_reg_1495_pp0_iter2_reg <= or_ln117_399_reg_1495;
        or_ln117_403_reg_1551 <= or_ln117_403_fu_854_p2;
        or_ln117_405_reg_1561 <= or_ln117_405_fu_874_p2;
        or_ln117_407_reg_1539 <= or_ln117_407_fu_758_p2;
        or_ln117_407_reg_1539_pp0_iter3_reg <= or_ln117_407_reg_1539;
        or_ln117_409_reg_1585 <= or_ln117_409_fu_975_p2;
        or_ln117_411_reg_1503 <= or_ln117_411_fu_608_p2;
        or_ln117_411_reg_1503_pp0_iter2_reg <= or_ln117_411_reg_1503;
        or_ln117_411_reg_1503_pp0_iter3_reg <= or_ln117_411_reg_1503_pp0_iter2_reg;
        or_ln117_411_reg_1503_pp0_iter4_reg <= or_ln117_411_reg_1503_pp0_iter3_reg;
        or_ln117_415_reg_1595 <= or_ln117_415_fu_1080_p2;
        or_ln117_417_reg_1606 <= or_ln117_417_fu_1114_p2;
        select_ln117_441_reg_1534 <= select_ln117_441_fu_750_p3;
        select_ln117_447_reg_1556 <= select_ln117_447_fu_866_p3;
        select_ln117_453_reg_1590 <= select_ln117_453_fu_988_p3;
        select_ln117_459_reg_1601 <= select_ln117_459_fu_1092_p3;
        select_ln117_461_reg_1611 <= select_ln117_461_fu_1126_p3;
        xor_ln104_reg_1439 <= xor_ln104_fu_536_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1161_p59 = 'bx;

assign agg_result_fu_1161_p60 = ((or_ln117_418_fu_1149_p2[0:0] == 1'b1) ? select_ln117_461_reg_1611 : 5'd28);

assign and_ln102_553_fu_548_p2 = (xor_ln104_reg_1439 & icmp_ln86_451_reg_1297);

assign and_ln102_554_fu_562_p2 = (icmp_ln86_452_reg_1303 & and_ln102_reg_1445);

assign and_ln102_555_fu_623_p2 = (icmp_ln86_453_reg_1309_pp0_iter1_reg & and_ln104_fu_618_p2);

assign and_ln102_556_fu_576_p2 = (icmp_ln86_454_reg_1315 & and_ln102_553_fu_548_p2);

assign and_ln102_557_fu_880_p2 = (icmp_ln86_455_reg_1321_pp0_iter3_reg & and_ln104_79_reg_1452_pp0_iter3_reg);

assign and_ln102_558_fu_592_p2 = (icmp_ln86_456_reg_1327 & and_ln102_554_fu_562_p2);

assign and_ln102_559_fu_644_p2 = (icmp_ln86_457_reg_1333_pp0_iter1_reg & and_ln104_80_reg_1464);

assign and_ln102_560_fu_648_p2 = (icmp_ln86_458_reg_1339_pp0_iter1_reg & and_ln102_555_fu_623_p2);

assign and_ln102_561_fu_772_p2 = (icmp_ln86_459_reg_1345_pp0_iter2_reg & and_ln104_81_reg_1517);

assign and_ln102_562_fu_899_p2 = (icmp_ln86_460_reg_1351_pp0_iter3_reg & and_ln104_82_reg_1478_pp0_iter3_reg);

assign and_ln102_563_fu_903_p2 = (icmp_ln86_461_reg_1357_pp0_iter3_reg & and_ln102_557_fu_880_p2);

assign and_ln102_564_fu_1100_p2 = (icmp_ln86_462_reg_1363_pp0_iter5_reg & and_ln104_83_reg_1573_pp0_iter5_reg);

assign and_ln102_565_fu_653_p2 = (icmp_ln86_463_reg_1369_pp0_iter1_reg & and_ln102_558_reg_1484);

assign and_ln102_566_fu_657_p2 = (xor_ln104_218_fu_639_p2 & icmp_ln86_464_reg_1374_pp0_iter1_reg);

assign and_ln102_567_fu_662_p2 = (and_ln102_566_fu_657_p2 & and_ln102_554_reg_1458);

assign and_ln102_568_fu_667_p2 = (icmp_ln86_465_reg_1379_pp0_iter1_reg & and_ln102_559_fu_644_p2);

assign and_ln102_569_fu_776_p2 = (xor_ln104_219_fu_762_p2 & icmp_ln86_466_reg_1384_pp0_iter2_reg);

assign and_ln102_570_fu_781_p2 = (and_ln104_80_reg_1464_pp0_iter2_reg & and_ln102_569_fu_776_p2);

assign and_ln102_571_fu_786_p2 = (icmp_ln86_467_reg_1389_pp0_iter2_reg & and_ln102_560_reg_1523);

assign and_ln102_572_fu_790_p2 = (xor_ln104_220_fu_767_p2 & icmp_ln86_468_reg_1394_pp0_iter2_reg);

assign and_ln102_573_fu_795_p2 = (and_ln102_572_fu_790_p2 & and_ln102_555_reg_1511);

assign and_ln102_574_fu_908_p2 = (icmp_ln86_469_reg_1399_pp0_iter3_reg & and_ln102_561_reg_1546);

assign and_ln102_575_fu_912_p2 = (xor_ln104_221_fu_894_p2 & icmp_ln86_470_reg_1404_pp0_iter3_reg);

assign and_ln102_576_fu_917_p2 = (and_ln104_81_reg_1517_pp0_iter3_reg & and_ln102_575_fu_912_p2);

assign and_ln102_577_fu_922_p2 = (icmp_ln86_471_reg_1409_pp0_iter3_reg & and_ln102_562_fu_899_p2);

assign and_ln102_578_fu_1006_p2 = (xor_ln104_222_fu_996_p2 & icmp_ln86_472_reg_1414_pp0_iter4_reg);

assign and_ln102_579_fu_1011_p2 = (and_ln104_82_reg_1478_pp0_iter4_reg & and_ln102_578_fu_1006_p2);

assign and_ln102_580_fu_1016_p2 = (icmp_ln86_473_reg_1419_pp0_iter4_reg & and_ln102_563_reg_1579);

assign and_ln102_581_fu_1020_p2 = (xor_ln104_223_fu_1001_p2 & icmp_ln86_474_reg_1424_pp0_iter4_reg);

assign and_ln102_582_fu_1025_p2 = (and_ln102_581_fu_1020_p2 & and_ln102_557_reg_1567);

assign and_ln102_583_fu_1104_p2 = (icmp_ln86_475_reg_1429_pp0_iter5_reg & and_ln102_564_fu_1100_p2);

assign and_ln102_584_fu_1139_p2 = (xor_ln104_224_fu_1134_p2 & icmp_ln86_476_reg_1434_pp0_iter6_reg);

assign and_ln102_585_fu_1144_p2 = (and_ln104_83_reg_1573_pp0_iter6_reg & and_ln102_584_fu_1139_p2);

assign and_ln102_fu_542_p2 = (icmp_ln86_fu_368_p2 & icmp_ln86_450_fu_374_p2);

assign and_ln104_79_fu_557_p2 = (xor_ln104_reg_1439 & xor_ln104_213_fu_552_p2);

assign and_ln104_80_fu_571_p2 = (xor_ln104_214_fu_566_p2 & and_ln102_reg_1445);

assign and_ln104_81_fu_633_p2 = (xor_ln104_215_fu_628_p2 & and_ln104_fu_618_p2);

assign and_ln104_82_fu_586_p2 = (xor_ln104_216_fu_581_p2 & and_ln102_553_fu_548_p2);

assign and_ln104_83_fu_889_p2 = (xor_ln104_217_fu_884_p2 & and_ln104_79_reg_1452_pp0_iter3_reg);

assign and_ln104_fu_618_p2 = (xor_ln104_212_fu_613_p2 & icmp_ln86_reg_1285_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1161_p61;

assign icmp_ln86_450_fu_374_p2 = (($signed(p_read1_int_reg) < $signed(18'd222662)) ? 1'b1 : 1'b0);

assign icmp_ln86_451_fu_380_p2 = (($signed(p_read1_int_reg) < $signed(18'd4656)) ? 1'b1 : 1'b0);

assign icmp_ln86_452_fu_386_p2 = (($signed(p_read19_int_reg) < $signed(18'd49665)) ? 1'b1 : 1'b0);

assign icmp_ln86_453_fu_392_p2 = (($signed(p_read11_int_reg) < $signed(18'd7795)) ? 1'b1 : 1'b0);

assign icmp_ln86_454_fu_398_p2 = (($signed(p_read4_int_reg) < $signed(18'd9090)) ? 1'b1 : 1'b0);

assign icmp_ln86_455_fu_404_p2 = (($signed(p_read6_int_reg) < $signed(18'd806)) ? 1'b1 : 1'b0);

assign icmp_ln86_456_fu_410_p2 = (($signed(p_read1_int_reg) < $signed(18'd152129)) ? 1'b1 : 1'b0);

assign icmp_ln86_457_fu_416_p2 = (($signed(p_read8_int_reg) < $signed(18'd27)) ? 1'b1 : 1'b0);

assign icmp_ln86_458_fu_422_p2 = (($signed(p_read2_int_reg) < $signed(18'd95481)) ? 1'b1 : 1'b0);

assign icmp_ln86_459_fu_428_p2 = (($signed(p_read16_int_reg) < $signed(18'd95269)) ? 1'b1 : 1'b0);

assign icmp_ln86_460_fu_434_p2 = (($signed(p_read7_int_reg) < $signed(18'd345)) ? 1'b1 : 1'b0);

assign icmp_ln86_461_fu_440_p2 = (($signed(p_read15_int_reg) < $signed(18'd483)) ? 1'b1 : 1'b0);

assign icmp_ln86_462_fu_446_p2 = (($signed(p_read19_int_reg) < $signed(18'd32257)) ? 1'b1 : 1'b0);

assign icmp_ln86_463_fu_452_p2 = (($signed(p_read10_int_reg) < $signed(18'd17369)) ? 1'b1 : 1'b0);

assign icmp_ln86_464_fu_458_p2 = (($signed(p_read9_int_reg) < $signed(18'd323)) ? 1'b1 : 1'b0);

assign icmp_ln86_465_fu_464_p2 = (($signed(p_read6_int_reg) < $signed(18'd808)) ? 1'b1 : 1'b0);

assign icmp_ln86_466_fu_470_p2 = (($signed(p_read5_int_reg) < $signed(18'd590)) ? 1'b1 : 1'b0);

assign icmp_ln86_467_fu_476_p2 = (($signed(p_read18_int_reg) < $signed(18'd89823)) ? 1'b1 : 1'b0);

assign icmp_ln86_468_fu_482_p2 = (($signed(p_read8_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_469_fu_488_p2 = (($signed(p_read17_int_reg) < $signed(18'd89617)) ? 1'b1 : 1'b0);

assign icmp_ln86_470_fu_494_p2 = (($signed(p_read12_int_reg) < $signed(18'd504)) ? 1'b1 : 1'b0);

assign icmp_ln86_471_fu_500_p2 = (($signed(p_read8_int_reg) < $signed(18'd26)) ? 1'b1 : 1'b0);

assign icmp_ln86_472_fu_506_p2 = (($signed(p_read14_int_reg) < $signed(18'd41)) ? 1'b1 : 1'b0);

assign icmp_ln86_473_fu_512_p2 = (($signed(p_read3_int_reg) < $signed(18'd50747)) ? 1'b1 : 1'b0);

assign icmp_ln86_474_fu_518_p2 = (($signed(p_read1_int_reg) < $signed(18'd195843)) ? 1'b1 : 1'b0);

assign icmp_ln86_475_fu_524_p2 = (($signed(p_read2_int_reg) < $signed(18'd110755)) ? 1'b1 : 1'b0);

assign icmp_ln86_476_fu_530_p2 = (($signed(p_read13_int_reg) < $signed(18'd751)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_368_p2 = (($signed(p_read17_int_reg) < $signed(18'd100226)) ? 1'b1 : 1'b0);

assign or_ln117_393_fu_597_p2 = (and_ln102_558_fu_592_p2 | and_ln102_556_fu_576_p2);

assign or_ln117_394_fu_694_p2 = (or_ln117_393_reg_1489 | and_ln102_567_fu_662_p2);

assign or_ln117_395_fu_710_p2 = (and_ln102_556_reg_1470 | and_ln102_554_reg_1458);

assign or_ln117_396_fu_722_p2 = (or_ln117_395_fu_710_p2 | and_ln102_568_fu_667_p2);

assign or_ln117_397_fu_736_p2 = (or_ln117_395_fu_710_p2 | and_ln102_559_fu_644_p2);

assign or_ln117_398_fu_800_p2 = (or_ln117_397_reg_1529 | and_ln102_570_fu_781_p2);

assign or_ln117_399_fu_603_p2 = (and_ln102_reg_1445 | and_ln102_556_fu_576_p2);

assign or_ln117_400_fu_816_p2 = (or_ln117_399_reg_1495_pp0_iter2_reg | and_ln102_571_fu_786_p2);

assign or_ln117_401_fu_828_p2 = (or_ln117_399_reg_1495_pp0_iter2_reg | and_ln102_560_reg_1523);

assign or_ln117_402_fu_840_p2 = (or_ln117_401_fu_828_p2 | and_ln102_573_fu_795_p2);

assign or_ln117_403_fu_854_p2 = (or_ln117_399_reg_1495_pp0_iter2_reg | and_ln102_555_reg_1511);

assign or_ln117_404_fu_927_p2 = (or_ln117_403_reg_1551 | and_ln102_574_fu_908_p2);

assign or_ln117_405_fu_874_p2 = (or_ln117_403_fu_854_p2 | and_ln102_561_fu_772_p2);

assign or_ln117_406_fu_939_p2 = (or_ln117_405_reg_1561 | and_ln102_576_fu_917_p2);

assign or_ln117_407_fu_758_p2 = (icmp_ln86_reg_1285_pp0_iter1_reg | and_ln102_556_reg_1470);

assign or_ln117_408_fu_963_p2 = (or_ln117_407_reg_1539_pp0_iter3_reg | and_ln102_577_fu_922_p2);

assign or_ln117_409_fu_975_p2 = (or_ln117_407_reg_1539_pp0_iter3_reg | and_ln102_562_fu_899_p2);

assign or_ln117_410_fu_1030_p2 = (or_ln117_409_reg_1585 | and_ln102_579_fu_1011_p2);

assign or_ln117_411_fu_608_p2 = (icmp_ln86_reg_1285 | and_ln102_553_fu_548_p2);

assign or_ln117_412_fu_1042_p2 = (or_ln117_411_reg_1503_pp0_iter4_reg | and_ln102_580_fu_1016_p2);

assign or_ln117_413_fu_1054_p2 = (or_ln117_411_reg_1503_pp0_iter4_reg | and_ln102_563_reg_1579);

assign or_ln117_414_fu_1066_p2 = (or_ln117_413_fu_1054_p2 | and_ln102_582_fu_1025_p2);

assign or_ln117_415_fu_1080_p2 = (or_ln117_411_reg_1503_pp0_iter4_reg | and_ln102_557_reg_1567);

assign or_ln117_416_fu_1109_p2 = (or_ln117_415_reg_1595 | and_ln102_583_fu_1104_p2);

assign or_ln117_417_fu_1114_p2 = (or_ln117_415_reg_1595 | and_ln102_564_fu_1100_p2);

assign or_ln117_418_fu_1149_p2 = (or_ln117_417_reg_1606 | and_ln102_585_fu_1144_p2);

assign or_ln117_fu_672_p2 = (and_ln102_565_fu_653_p2 | and_ln102_556_reg_1470);

assign select_ln117_437_fu_699_p3 = ((or_ln117_393_reg_1489[0:0] == 1'b1) ? select_ln117_fu_686_p3 : 2'd3);

assign select_ln117_438_fu_714_p3 = ((or_ln117_394_fu_694_p2[0:0] == 1'b1) ? zext_ln117_49_fu_706_p1 : 3'd4);

assign select_ln117_439_fu_728_p3 = ((or_ln117_395_fu_710_p2[0:0] == 1'b1) ? select_ln117_438_fu_714_p3 : 3'd5);

assign select_ln117_440_fu_742_p3 = ((or_ln117_396_fu_722_p2[0:0] == 1'b1) ? select_ln117_439_fu_728_p3 : 3'd6);

assign select_ln117_441_fu_750_p3 = ((or_ln117_397_fu_736_p2[0:0] == 1'b1) ? select_ln117_440_fu_742_p3 : 3'd7);

assign select_ln117_442_fu_808_p3 = ((or_ln117_398_fu_800_p2[0:0] == 1'b1) ? zext_ln117_50_fu_805_p1 : 4'd8);

assign select_ln117_443_fu_821_p3 = ((or_ln117_399_reg_1495_pp0_iter2_reg[0:0] == 1'b1) ? select_ln117_442_fu_808_p3 : 4'd9);

assign select_ln117_444_fu_832_p3 = ((or_ln117_400_fu_816_p2[0:0] == 1'b1) ? select_ln117_443_fu_821_p3 : 4'd10);

assign select_ln117_445_fu_846_p3 = ((or_ln117_401_fu_828_p2[0:0] == 1'b1) ? select_ln117_444_fu_832_p3 : 4'd11);

assign select_ln117_446_fu_858_p3 = ((or_ln117_402_fu_840_p2[0:0] == 1'b1) ? select_ln117_445_fu_846_p3 : 4'd12);

assign select_ln117_447_fu_866_p3 = ((or_ln117_403_fu_854_p2[0:0] == 1'b1) ? select_ln117_446_fu_858_p3 : 4'd13);

assign select_ln117_448_fu_932_p3 = ((or_ln117_404_fu_927_p2[0:0] == 1'b1) ? select_ln117_447_reg_1556 : 4'd14);

assign select_ln117_449_fu_944_p3 = ((or_ln117_405_reg_1561[0:0] == 1'b1) ? select_ln117_448_fu_932_p3 : 4'd15);

assign select_ln117_450_fu_955_p3 = ((or_ln117_406_fu_939_p2[0:0] == 1'b1) ? zext_ln117_51_fu_951_p1 : 5'd16);

assign select_ln117_451_fu_968_p3 = ((or_ln117_407_reg_1539_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_450_fu_955_p3 : 5'd17);

assign select_ln117_452_fu_980_p3 = ((or_ln117_408_fu_963_p2[0:0] == 1'b1) ? select_ln117_451_fu_968_p3 : 5'd18);

assign select_ln117_453_fu_988_p3 = ((or_ln117_409_fu_975_p2[0:0] == 1'b1) ? select_ln117_452_fu_980_p3 : 5'd19);

assign select_ln117_454_fu_1035_p3 = ((or_ln117_410_fu_1030_p2[0:0] == 1'b1) ? select_ln117_453_reg_1590 : 5'd20);

assign select_ln117_455_fu_1047_p3 = ((or_ln117_411_reg_1503_pp0_iter4_reg[0:0] == 1'b1) ? select_ln117_454_fu_1035_p3 : 5'd21);

assign select_ln117_456_fu_1058_p3 = ((or_ln117_412_fu_1042_p2[0:0] == 1'b1) ? select_ln117_455_fu_1047_p3 : 5'd22);

assign select_ln117_457_fu_1072_p3 = ((or_ln117_413_fu_1054_p2[0:0] == 1'b1) ? select_ln117_456_fu_1058_p3 : 5'd23);

assign select_ln117_458_fu_1084_p3 = ((or_ln117_414_fu_1066_p2[0:0] == 1'b1) ? select_ln117_457_fu_1072_p3 : 5'd24);

assign select_ln117_459_fu_1092_p3 = ((or_ln117_415_fu_1080_p2[0:0] == 1'b1) ? select_ln117_458_fu_1084_p3 : 5'd25);

assign select_ln117_460_fu_1119_p3 = ((or_ln117_416_fu_1109_p2[0:0] == 1'b1) ? select_ln117_459_reg_1601 : 5'd26);

assign select_ln117_461_fu_1126_p3 = ((or_ln117_417_fu_1114_p2[0:0] == 1'b1) ? select_ln117_460_fu_1119_p3 : 5'd27);

assign select_ln117_fu_686_p3 = ((or_ln117_fu_672_p2[0:0] == 1'b1) ? zext_ln117_fu_682_p1 : 2'd2);

assign xor_ln104_212_fu_613_p2 = (icmp_ln86_450_reg_1292_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_213_fu_552_p2 = (icmp_ln86_451_reg_1297 ^ 1'd1);

assign xor_ln104_214_fu_566_p2 = (icmp_ln86_452_reg_1303 ^ 1'd1);

assign xor_ln104_215_fu_628_p2 = (icmp_ln86_453_reg_1309_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_216_fu_581_p2 = (icmp_ln86_454_reg_1315 ^ 1'd1);

assign xor_ln104_217_fu_884_p2 = (icmp_ln86_455_reg_1321_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_218_fu_639_p2 = (icmp_ln86_456_reg_1327_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_219_fu_762_p2 = (icmp_ln86_457_reg_1333_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_220_fu_767_p2 = (icmp_ln86_458_reg_1339_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_221_fu_894_p2 = (icmp_ln86_459_reg_1345_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_222_fu_996_p2 = (icmp_ln86_460_reg_1351_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_223_fu_1001_p2 = (icmp_ln86_461_reg_1357_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_224_fu_1134_p2 = (icmp_ln86_462_reg_1363_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_536_p2 = (icmp_ln86_fu_368_p2 ^ 1'd1);

assign xor_ln117_fu_677_p2 = (1'd1 ^ and_ln102_556_reg_1470);

assign zext_ln117_49_fu_706_p1 = select_ln117_437_fu_699_p3;

assign zext_ln117_50_fu_805_p1 = select_ln117_441_reg_1534;

assign zext_ln117_51_fu_951_p1 = select_ln117_449_fu_944_p3;

assign zext_ln117_fu_682_p1 = xor_ln117_fu_677_p2;

endmodule //conifer_jettag_accelerator_decision_function_83
