#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jun  3 14:22:39 2024
# Process ID: 29171
# Current directory: /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS
# Command line: vivado
# Log file: /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/vivado.log
# Journal file: /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/vivado.jou
# Running On: ytq, OS: Linux, CPU Frequency: 4544.272 MHz, CPU Physical cores: 8, Host memory: 67255 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ytq/source/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'vta.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
vta_concat_0_0

open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 7194.168 ; gain = 306.551 ; free physical = 32474 ; free virtual = 46063
update_compile_order -fileset sources_1
open_bd_design {/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd}
Reading block design file </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd>...
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - g2c_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - a2c_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - c2s_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - l2c_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - c2g_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - c2a_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - c2l_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - s2c_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - ctrl_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - load_acc_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - store_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - order_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - gemm_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - alu_queue
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - load_queue
Adding component instance block -- user.org:user:gemm:1.0 - gemm_0
Adding component instance block -- xilinx.com:hls:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:hls:ctrl:1.0 - ctrl_0
Adding component instance block -- xilinx.com:hls:fetch:1.0 - fetch_0
Adding component instance block -- xilinx.com:hls:load:1.0 - load_0
Adding component instance block -- xilinx.com:hls:store:1.0 - store_0
Adding component instance block -- xilinx.com:hls:sparse:1.0 - sparse_0
Adding component instance block -- xilinx.com:hls:concat:1.0 - concat_0
Successfully read diagram <vta> from block design file </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:concat:1.0 [get_ips  vta_concat_0_0] -log ip_upgrade.log
Upgrading '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd'
INFO: [IP_Flow 19-3422] Upgraded vta_concat_0_0 (Concat 1.0) from revision 2113581939 to revision 2113586173
Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd> 
Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/ui/bd_93fd4ca3.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips vta_concat_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/axi_smc1/M06_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
INFO: [xilinx.com:ip:smartconnect:1.0-1] vta_axi_smc0_1: SmartConnect vta_axi_smc0_1 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vta_axi_smc0_1: IP vta_axi_smc0_1 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vta_axi_smc0_1: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /vta_axi_smc0_1]
INFO: [xilinx.com:ip:smartconnect:1.0-1] vta_axi_smc0_0: SmartConnect vta_axi_smc0_0 is in High-performance Mode.
WARNING: [xilinx.com:ip:proc_sys_reset:5.0-1] /proc_sys_reset_0 Input reset pins ext_reset_in and aux_reset_in are unconnected. Core will generate resets only on POWER ON.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc0/M00_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/proc_sys_reset_0/ext_reset_in

Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S06_AXI_arlock'(1) to pin: '/concat_0/m_axi_concat_data_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S06_AXI_awlock'(1) to pin: '/concat_0/m_axi_concat_data_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S00_AXI_arlock'(1) to pin: '/fetch_0/m_axi_ins_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S05_AXI_arlock'(1) to pin: '/load_0/m_axi_acc_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S01_AXI_arlock'(1) to pin: '/load_0/m_axi_inp_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S04_AXI_arlock'(1) to pin: '/load_0/m_axi_uop_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S03_AXI_arlock'(1) to pin: '/load_0/m_axi_wgt_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S07_AXI_arlock'(1) to pin: '/sparse_0/m_axi_sparse_data_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S07_AXI_awlock'(1) to pin: '/sparse_0/m_axi_sparse_data_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S02_AXI_awlock'(1) to pin: '/store_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/synth/vta.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S06_AXI_arlock'(1) to pin: '/concat_0/m_axi_concat_data_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S06_AXI_awlock'(1) to pin: '/concat_0/m_axi_concat_data_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S00_AXI_arlock'(1) to pin: '/fetch_0/m_axi_ins_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S05_AXI_arlock'(1) to pin: '/load_0/m_axi_acc_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S01_AXI_arlock'(1) to pin: '/load_0/m_axi_inp_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S04_AXI_arlock'(1) to pin: '/load_0/m_axi_uop_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S03_AXI_arlock'(1) to pin: '/load_0/m_axi_wgt_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S07_AXI_arlock'(1) to pin: '/sparse_0/m_axi_sparse_data_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S07_AXI_awlock'(1) to pin: '/sparse_0/m_axi_sparse_data_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S02_AXI_awlock'(1) to pin: '/store_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/sim/vta.v
Verilog Output written to : /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/hdl/vta_wrapper.v
Exporting to file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/hw_handoff/vta_axi_smc0_0.hwh
Generated Hardware Definition File /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/synth/vta_axi_smc0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(181) to pin: '/s00_nodes/S_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(181) to pin: '/s00_nodes/S_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(59) to pin: '/m00_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(13) to pin: '/m00_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(59) to pin: '/m01_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(13) to pin: '/m01_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(59) to pin: '/m02_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(13) to pin: '/m02_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(59) to pin: '/m03_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(13) to pin: '/m03_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_r_node/s_sc_payld'(59) to pin: '/m04_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_b_node/s_sc_payld'(13) to pin: '/m04_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_r_node/s_sc_payld'(59) to pin: '/m05_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_b_node/s_sc_payld'(13) to pin: '/m05_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(57) to pin: '/s00_nodes/M_SC_R_payld'(59) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(11) to pin: '/s00_nodes/M_SC_B_payld'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(177) to pin: '/m00_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(177) to pin: '/m00_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(177) to pin: '/m01_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(177) to pin: '/m01_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(177) to pin: '/m02_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(177) to pin: '/m02_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(177) to pin: '/m03_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(177) to pin: '/m03_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_ar_payld'(177) to pin: '/m04_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_aw_payld'(177) to pin: '/m04_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_ar_payld'(177) to pin: '/m05_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_aw_payld'(177) to pin: '/m05_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(181) to pin: '/s00_nodes/S_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(181) to pin: '/s00_nodes/S_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(59) to pin: '/m00_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(13) to pin: '/m00_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(59) to pin: '/m01_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(13) to pin: '/m01_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(59) to pin: '/m02_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(13) to pin: '/m02_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(59) to pin: '/m03_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(13) to pin: '/m03_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_r_node/s_sc_payld'(59) to pin: '/m04_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_b_node/s_sc_payld'(13) to pin: '/m04_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_r_node/s_sc_payld'(59) to pin: '/m05_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_b_node/s_sc_payld'(13) to pin: '/m05_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(57) to pin: '/s00_nodes/M_SC_R_payld'(59) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(11) to pin: '/s00_nodes/M_SC_B_payld'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(177) to pin: '/m00_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(177) to pin: '/m00_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(177) to pin: '/m01_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(177) to pin: '/m01_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(177) to pin: '/m02_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(177) to pin: '/m02_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(177) to pin: '/m03_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(177) to pin: '/m03_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_ar_payld'(177) to pin: '/m04_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_aw_payld'(177) to pin: '/m04_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_ar_payld'(177) to pin: '/m05_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_aw_payld'(177) to pin: '/m05_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
Exporting to file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_1/bd_0/hw_handoff/vta_axi_smc0_1.hwh
Generated Hardware Definition File /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_1/bd_0/synth/vta_axi_smc0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block concat_0 .
Exporting to file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/hw_handoff/vta.hwh
Generated Hardware Definition File /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/synth/vta.hwdef
generate_target: Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 9290.367 ; gain = 347.566 ; free physical = 31892 ; free virtual = 45473
catch { config_ip_cache -export [get_ips -all vta_axi_smc0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_axi_smc0_0
catch { config_ip_cache -export [get_ips -all vta_axi_smc0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_axi_smc0_1
catch { config_ip_cache -export [get_ips -all vta_concat_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_concat_0_0
export_ip_user_files -of_objects [get_files /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd]
launch_runs vta_axi_smc0_1_synth_1 vta_axi_smc0_0_synth_1 vta_concat_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_axi_smc0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_axi_smc0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_concat_0_0
[Mon Jun  3 14:24:14 2024] Launched vta_axi_smc0_1_synth_1, vta_axi_smc0_0_synth_1, vta_concat_0_0_synth_1...
Run output will be captured here:
vta_axi_smc0_1_synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/vta_axi_smc0_1_synth_1/runme.log
vta_axi_smc0_0_synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/vta_axi_smc0_0_synth_1/runme.log
vta_concat_0_0_synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/vta_concat_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd] -directory /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.ip_user_files/sim_scripts -ip_user_files_dir /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.ip_user_files -ipstatic_source_dir /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/compile_simlib/modelsim} {questa=/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/compile_simlib/questa} {xcelium=/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/compile_simlib/xcelium} {vcs=/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/compile_simlib/vcs} {riviera=/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/utils_1/imports/synth_1/vta_top_wrapper.dcp with file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/synth_1/vta_top_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/ip/alu_dst_mem/alu_dst_mem.xci' is already up-to-date
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vta_axi_smc0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vta_axi_smc0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vta_concat_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_axi_smc0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_axi_smc0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_concat_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run impl_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Jun  3 14:24:38 2024] Launched vta_axi_smc0_1_synth_1, vta_axi_smc0_0_synth_1, vta_concat_0_0_synth_1, synth_1...
Run output will be captured here:
vta_axi_smc0_1_synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/vta_axi_smc0_1_synth_1/runme.log
vta_axi_smc0_0_synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/vta_axi_smc0_0_synth_1/runme.log
vta_concat_0_0_synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/vta_concat_0_0_synth_1/runme.log
synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/synth_1/runme.log
[Mon Jun  3 14:24:38 2024] Launched impl_1...
Run output will be captured here: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/impl_1/runme.log
open_hw_manager
open_run impl_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10594.492 ; gain = 9.000 ; free physical = 26986 ; free virtual = 41330
INFO: [Netlist 29-17] Analyzing 8423 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 149 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 13489.691 ; gain = 335.215 ; free physical = 24372 ; free virtual = 38718
Restored from archive | CPU: 24.290000 secs | Memory: 437.475876 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 13489.691 ; gain = 335.215 ; free physical = 24372 ; free virtual = 38717
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 13771.277 ; gain = 0.000 ; free physical = 24047 ; free virtual = 38396
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3071 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 936 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1626 instances
  DSP48E2 => DSP48E2 (inverted pins: RSTA, RSTB) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 9 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 408 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 82 instances

open_run: Time (s): cpu = 00:04:15 ; elapsed = 00:03:33 . Memory (MB): peak = 14207.086 ; gain = 4510.367 ; free physical = 23448 ; free virtual = 37797
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 15711.855 ; gain = 81.316 ; free physical = 21680 ; free virtual = 36026
open_bd_design {/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:layernorm:1.0 layernorm_0
endgroup
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins layernorm_0/ap_clk]
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd> 
Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/ui/bd_93fd4ca3.ui> 
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins layernorm_0/ap_rst_n]
save_bd_design
Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd> 
Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/ui/bd_93fd4ca3.ui> 
connect_bd_intf_net [get_bd_intf_pins layernorm_0/m_axi_ln_data] [get_bd_intf_pins axi_smc0/S08_AXI]
connect_bd_intf_net [get_bd_intf_pins layernorm_0/m_axi_ln_paras] [get_bd_intf_pins axi_smc0/S09_AXI]
save_bd_design
Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd> 
Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/ui/bd_93fd4ca3.ui> 
connect_bd_intf_net [get_bd_intf_pins axi_smc1/M06_AXI] [get_bd_intf_pins layernorm_0/s_axi_ln_addr]
save_bd_design
Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd> 
Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/ui/bd_93fd4ca3.ui> 
regenerate_bd_layout
regenerate_bd_layout -routing
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/ip_lib/sparse/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/ip_lib'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:sparse:1.0 [get_ips  vta_sparse_0_0] -log ip_upgrade.log
Upgrading '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd'
INFO: [IP_Flow 19-3422] Upgraded vta_sparse_0_0 (Sparse 1.0) from revision 2113580440 to revision 2113586232
Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd> 
Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/ui/bd_93fd4ca3.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips vta_sparse_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </layernorm_0/s_axi_ln_addr/Reg> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW> is not assigned into address space </layernorm_0/Data_m_axi_ln_paras>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI> is not assigned into address space </layernorm_0/Data_m_axi_ln_paras>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is not assigned into address space </layernorm_0/Data_m_axi_ln_paras>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW> is not assigned into address space </layernorm_0/Data_m_axi_ln_data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI> is not assigned into address space </layernorm_0/Data_m_axi_ln_data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is not assigned into address space </layernorm_0/Data_m_axi_ln_data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
INFO: [xilinx.com:ip:smartconnect:1.0-1] vta_axi_smc0_1: SmartConnect vta_axi_smc0_1 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vta_axi_smc0_1: IP vta_axi_smc0_1 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vta_axi_smc0_1: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /vta_axi_smc0_1]
INFO: [xilinx.com:ip:smartconnect:1.0-1] vta_axi_smc0_0: SmartConnect vta_axi_smc0_0 is in High-performance Mode.
WARNING: [xilinx.com:ip:proc_sys_reset:5.0-1] /proc_sys_reset_0 Input reset pins ext_reset_in and aux_reset_in are unconnected. Core will generate resets only on POWER ON.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc0/M00_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/proc_sys_reset_0/ext_reset_in

Wrote  : </home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S06_AXI_arlock'(1) to pin: '/concat_0/m_axi_concat_data_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S06_AXI_awlock'(1) to pin: '/concat_0/m_axi_concat_data_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S00_AXI_arlock'(1) to pin: '/fetch_0/m_axi_ins_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S05_AXI_arlock'(1) to pin: '/load_0/m_axi_acc_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S01_AXI_arlock'(1) to pin: '/load_0/m_axi_inp_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S04_AXI_arlock'(1) to pin: '/load_0/m_axi_uop_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S03_AXI_arlock'(1) to pin: '/load_0/m_axi_wgt_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S07_AXI_arlock'(1) to pin: '/sparse_0/m_axi_sparse_data_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S07_AXI_awlock'(1) to pin: '/sparse_0/m_axi_sparse_data_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S02_AXI_awlock'(1) to pin: '/store_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S08_AXI_arlock'(1) to pin: '/layernorm_0/m_axi_ln_data_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S08_AXI_awlock'(1) to pin: '/layernorm_0/m_axi_ln_data_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S09_AXI_arlock'(1) to pin: '/layernorm_0/m_axi_ln_paras_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/synth/vta.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S06_AXI_arlock'(1) to pin: '/concat_0/m_axi_concat_data_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S06_AXI_awlock'(1) to pin: '/concat_0/m_axi_concat_data_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S00_AXI_arlock'(1) to pin: '/fetch_0/m_axi_ins_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S05_AXI_arlock'(1) to pin: '/load_0/m_axi_acc_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S01_AXI_arlock'(1) to pin: '/load_0/m_axi_inp_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S04_AXI_arlock'(1) to pin: '/load_0/m_axi_uop_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S03_AXI_arlock'(1) to pin: '/load_0/m_axi_wgt_mem_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S07_AXI_arlock'(1) to pin: '/sparse_0/m_axi_sparse_data_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S07_AXI_awlock'(1) to pin: '/sparse_0/m_axi_sparse_data_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S02_AXI_awlock'(1) to pin: '/store_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S08_AXI_arlock'(1) to pin: '/layernorm_0/m_axi_ln_data_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S08_AXI_awlock'(1) to pin: '/layernorm_0/m_axi_ln_data_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S09_AXI_arlock'(1) to pin: '/layernorm_0/m_axi_ln_paras_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/sim/vta.v
Verilog Output written to : /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/hdl/vta_wrapper.v
Exporting to file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/hw_handoff/vta_axi_smc0_0.hwh
Generated Hardware Definition File /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/synth/vta_axi_smc0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(181) to pin: '/s00_nodes/S_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(181) to pin: '/s00_nodes/S_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(59) to pin: '/m00_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(13) to pin: '/m00_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(59) to pin: '/m01_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(13) to pin: '/m01_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(59) to pin: '/m02_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(13) to pin: '/m02_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(59) to pin: '/m03_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(13) to pin: '/m03_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_r_node/s_sc_payld'(59) to pin: '/m04_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_b_node/s_sc_payld'(13) to pin: '/m04_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_r_node/s_sc_payld'(59) to pin: '/m05_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_b_node/s_sc_payld'(13) to pin: '/m05_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_nodes/m06_r_node/s_sc_payld'(59) to pin: '/m06_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_nodes/m06_b_node/s_sc_payld'(13) to pin: '/m06_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(57) to pin: '/s00_nodes/M_SC_R_payld'(59) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(11) to pin: '/s00_nodes/M_SC_B_payld'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(177) to pin: '/m00_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(177) to pin: '/m00_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(177) to pin: '/m01_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(177) to pin: '/m01_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(177) to pin: '/m02_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(177) to pin: '/m02_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(177) to pin: '/m03_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(177) to pin: '/m03_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_ar_payld'(177) to pin: '/m04_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_aw_payld'(177) to pin: '/m04_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_ar_payld'(177) to pin: '/m05_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_aw_payld'(177) to pin: '/m05_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_sc2axi/s_sc_ar_payld'(177) to pin: '/m06_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_sc2axi/s_sc_aw_payld'(177) to pin: '/m06_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(181) to pin: '/s00_nodes/S_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(181) to pin: '/s00_nodes/S_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(59) to pin: '/m00_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(13) to pin: '/m00_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(59) to pin: '/m01_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(13) to pin: '/m01_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(59) to pin: '/m02_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(13) to pin: '/m02_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(59) to pin: '/m03_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(13) to pin: '/m03_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_r_node/s_sc_payld'(59) to pin: '/m04_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_b_node/s_sc_payld'(13) to pin: '/m04_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_r_node/s_sc_payld'(59) to pin: '/m05_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_b_node/s_sc_payld'(13) to pin: '/m05_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_nodes/m06_r_node/s_sc_payld'(59) to pin: '/m06_nodes/S_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_nodes/m06_b_node/s_sc_payld'(13) to pin: '/m06_nodes/S_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(57) to pin: '/s00_nodes/M_SC_R_payld'(59) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(11) to pin: '/s00_nodes/M_SC_B_payld'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(177) to pin: '/m00_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(177) to pin: '/m00_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(177) to pin: '/m01_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(177) to pin: '/m01_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(177) to pin: '/m02_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(177) to pin: '/m02_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(177) to pin: '/m03_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(177) to pin: '/m03_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_ar_payld'(177) to pin: '/m04_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_aw_payld'(177) to pin: '/m04_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_ar_payld'(177) to pin: '/m05_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_aw_payld'(177) to pin: '/m05_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_sc2axi/s_sc_ar_payld'(177) to pin: '/m06_nodes/M_SC_AR_payld'(181) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_sc2axi/s_sc_aw_payld'(177) to pin: '/m06_nodes/M_SC_AW_payld'(181) - Only lower order bits will be connected.
Exporting to file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_1/bd_0/hw_handoff/vta_axi_smc0_1.hwh
Generated Hardware Definition File /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_1/bd_0/synth/vta_axi_smc0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sparse_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block layernorm_0 .
Exporting to file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/hw_handoff/vta.hwh
Generated Hardware Definition File /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/synth/vta.hwdef
generate_target: Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 16343.367 ; gain = 0.000 ; free physical = 16912 ; free virtual = 31677
catch { config_ip_cache -export [get_ips -all vta_axi_smc0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_axi_smc0_0
catch { config_ip_cache -export [get_ips -all vta_axi_smc0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_axi_smc0_1
catch { config_ip_cache -export [get_ips -all vta_sparse_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_sparse_0_0
catch { config_ip_cache -export [get_ips -all vta_layernorm_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_layernorm_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ef7cadf9b80c393a to dir: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_layernorm_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/ip/2022.2/e/f/ef7cadf9b80c393a/vta_layernorm_0_0_stub.vhdl to /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_layernorm_0_0/vta_layernorm_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_layernorm_0_0/vta_layernorm_0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/ip/2022.2/e/f/ef7cadf9b80c393a/vta_layernorm_0_0_sim_netlist.vhdl to /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_layernorm_0_0/vta_layernorm_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_layernorm_0_0/vta_layernorm_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/ip/2022.2/e/f/ef7cadf9b80c393a/vta_layernorm_0_0_stub.v to /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_layernorm_0_0/vta_layernorm_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_layernorm_0_0/vta_layernorm_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/ip/2022.2/e/f/ef7cadf9b80c393a/vta_layernorm_0_0_sim_netlist.v to /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_layernorm_0_0/vta_layernorm_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_layernorm_0_0/vta_layernorm_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/ip/2022.2/e/f/ef7cadf9b80c393a/vta_layernorm_0_0.dcp to /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_layernorm_0_0/vta_layernorm_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_layernorm_0_0/vta_layernorm_0_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vta_layernorm_0_0, cache-ID = ef7cadf9b80c393a; cache size = 1532.977 MB.
config_ip_cache: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 16553.840 ; gain = 210.473 ; free physical = 16113 ; free virtual = 31668
export_ip_user_files -of_objects [get_files /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd]
launch_runs vta_axi_smc0_1_synth_1 vta_axi_smc0_0_synth_1 vta_sparse_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_axi_smc0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_axi_smc0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_sparse_0_0
[Mon Jun  3 15:16:52 2024] Launched vta_axi_smc0_1_synth_1, vta_axi_smc0_0_synth_1, vta_sparse_0_0_synth_1...
Run output will be captured here:
vta_axi_smc0_1_synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/vta_axi_smc0_1_synth_1/runme.log
vta_axi_smc0_0_synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/vta_axi_smc0_0_synth_1/runme.log
vta_sparse_0_0_synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/vta_sparse_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/bd/vta/vta.bd] -directory /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.ip_user_files/sim_scripts -ip_user_files_dir /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.ip_user_files -ipstatic_source_dir /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/compile_simlib/modelsim} {questa=/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/compile_simlib/questa} {xcelium=/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/compile_simlib/xcelium} {vcs=/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/compile_simlib/vcs} {riviera=/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns and whs are greater than threshold, current reference dcp will be replaced
INFO: [Project 1-1160] Copying file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/impl_1/vta_top_wrapper_routed.dcp to /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/utils_1/imports/impl_1 and adding it to utils fileset
WARNING: [filemgmt 56-12] File '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/utils_1/imports/impl_1/vta_top_wrapper_routed.dcp' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [Project 1-1859] Fail to add auto incremental checkpoint /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/impl_1/vta_top_wrapper_routed.dcp to utils_1 fileset.
INFO: [Project 1-1161] Replacing file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/utils_1/imports/synth_1/vta_top_wrapper.dcp with file /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/synth_1/vta_top_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/sources_1/ip/alu_dst_mem/alu_dst_mem.xci' is already up-to-date
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vta_axi_smc0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vta_axi_smc0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vta_sparse_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_axi_smc0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_axi_smc0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vta_sparse_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run impl_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Jun  3 15:17:16 2024] Launched vta_axi_smc0_1_synth_1, vta_axi_smc0_0_synth_1, vta_sparse_0_0_synth_1, synth_1...
Run output will be captured here:
vta_axi_smc0_1_synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/vta_axi_smc0_1_synth_1/runme.log
vta_axi_smc0_0_synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/vta_axi_smc0_0_synth_1/runme.log
vta_sparse_0_0_synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/vta_sparse_0_0_synth_1/runme.log
synth_1: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/synth_1/runme.log
[Mon Jun  3 15:17:16 2024] Launched impl_1...
Run output will be captured here: /home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/acc_mem_0/acc_mem_0.dcp' for cell 'acc_mem_0_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/acc_mem_1/acc_mem_1.dcp' for cell 'acc_mem_1_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/alu_dst_mem/alu_dst_mem.dcp' for cell 'alu_dst_mem_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/alu_src_mem/alu_src_mem.dcp' for cell 'alu_src_mem_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/gemm_dst_mem/gemm_dst_mem.dcp' for cell 'gemm_dst_mem_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/gemm_src_mem/gemm_src_mem.dcp' for cell 'gemm_src_mem_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/gemm_wgt_mem/gemm_wgt_mem.dcp' for cell 'gemm_wgt_mem_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_0/vta_g2c_queue_0.dcp' for cell 'vta_wrapper_i/vta_i/a2c_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_alu_0_0/vta_alu_0_0.dcp' for cell 'vta_wrapper_i/vta_i/alu_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue1_7/vta_g2c_queue1_7.dcp' for cell 'vta_wrapper_i/vta_i/alu_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_0/vta_axi_smc0_0.dcp' for cell 'vta_wrapper_i/vta_i/axi_smc0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_1/vta_axi_smc0_1.dcp' for cell 'vta_wrapper_i/vta_i/axi_smc1'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_4/vta_g2c_queue_4.dcp' for cell 'vta_wrapper_i/vta_i/c2a_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_3/vta_g2c_queue_3.dcp' for cell 'vta_wrapper_i/vta_i/c2g_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_5/vta_g2c_queue_5.dcp' for cell 'vta_wrapper_i/vta_i/c2l_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_1/vta_g2c_queue_1.dcp' for cell 'vta_wrapper_i/vta_i/c2s_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_concat_0_0/vta_concat_0_0.dcp' for cell 'vta_wrapper_i/vta_i/concat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_ctrl_0_0/vta_ctrl_0_0.dcp' for cell 'vta_wrapper_i/vta_i/ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_7/vta_g2c_queue_7.dcp' for cell 'vta_wrapper_i/vta_i/ctrl_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_fetch_0_1/vta_fetch_0_1.dcp' for cell 'vta_wrapper_i/vta_i/fetch_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axis_data_fifo_0_0/vta_axis_data_fifo_0_0.dcp' for cell 'vta_wrapper_i/vta_i/g2c_queue'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_run' was cancelled
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/acc_mem_0/acc_mem_0.dcp' for cell 'acc_mem_0_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/acc_mem_1/acc_mem_1.dcp' for cell 'acc_mem_1_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/alu_dst_mem/alu_dst_mem.dcp' for cell 'alu_dst_mem_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/alu_src_mem/alu_src_mem.dcp' for cell 'alu_src_mem_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/gemm_dst_mem/gemm_dst_mem.dcp' for cell 'gemm_dst_mem_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/gemm_src_mem/gemm_src_mem.dcp' for cell 'gemm_src_mem_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/ip/gemm_wgt_mem/gemm_wgt_mem.dcp' for cell 'gemm_wgt_mem_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_0/vta_g2c_queue_0.dcp' for cell 'vta_wrapper_i/vta_i/a2c_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_alu_0_0/vta_alu_0_0.dcp' for cell 'vta_wrapper_i/vta_i/alu_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue1_7/vta_g2c_queue1_7.dcp' for cell 'vta_wrapper_i/vta_i/alu_queue'
CRITICAL WARNING: [Netlist 29-73] Incorrect value 'no_ecc' specified for property 'P_ECC_MODE'. The system will either use the default value or the property value will be dropped. Verify your source files. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_0/vta_axi_smc0_0/vta_axi_smc0_0.edf:601476]
Resolution: Please check the value of the property and set to a correct value.
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_0/vta_axi_smc0_0.dcp' for cell 'vta_wrapper_i/vta_i/axi_smc0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_1/vta_axi_smc0_1.dcp' for cell 'vta_wrapper_i/vta_i/axi_smc1'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_4/vta_g2c_queue_4.dcp' for cell 'vta_wrapper_i/vta_i/c2a_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_3/vta_g2c_queue_3.dcp' for cell 'vta_wrapper_i/vta_i/c2g_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_5/vta_g2c_queue_5.dcp' for cell 'vta_wrapper_i/vta_i/c2l_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_1/vta_g2c_queue_1.dcp' for cell 'vta_wrapper_i/vta_i/c2s_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_concat_0_0/vta_concat_0_0.dcp' for cell 'vta_wrapper_i/vta_i/concat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_ctrl_0_0/vta_ctrl_0_0.dcp' for cell 'vta_wrapper_i/vta_i/ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_7/vta_g2c_queue_7.dcp' for cell 'vta_wrapper_i/vta_i/ctrl_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_fetch_0_1/vta_fetch_0_1.dcp' for cell 'vta_wrapper_i/vta_i/fetch_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axis_data_fifo_0_0/vta_axis_data_fifo_0_0.dcp' for cell 'vta_wrapper_i/vta_i/g2c_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_gemm_0_3/vta_gemm_0_3.dcp' for cell 'vta_wrapper_i/vta_i/gemm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue1_6/vta_g2c_queue1_6.dcp' for cell 'vta_wrapper_i/vta_i/gemm_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_2/vta_g2c_queue_2.dcp' for cell 'vta_wrapper_i/vta_i/l2c_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_layernorm_0_0/vta_layernorm_0_0.dcp' for cell 'vta_wrapper_i/vta_i/layernorm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_load_0_1/vta_load_0_1.dcp' for cell 'vta_wrapper_i/vta_i/load_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue1_1/vta_g2c_queue1_1.dcp' for cell 'vta_wrapper_i/vta_i/load_acc_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_order_queue_0/vta_order_queue_0.dcp' for cell 'vta_wrapper_i/vta_i/load_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue1_4/vta_g2c_queue1_4.dcp' for cell 'vta_wrapper_i/vta_i/order_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_proc_sys_reset_0_0/vta_proc_sys_reset_0_0.dcp' for cell 'vta_wrapper_i/vta_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue_6/vta_g2c_queue_6.dcp' for cell 'vta_wrapper_i/vta_i/s2c_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_sparse_0_0/vta_sparse_0_0.dcp' for cell 'vta_wrapper_i/vta_i/sparse_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_store_0_1/vta_store_0_1.dcp' for cell 'vta_wrapper_i/vta_i/store_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_g2c_queue1_2/vta_g2c_queue1_2.dcp' for cell 'vta_wrapper_i/vta_i/store_queue'
INFO: [Project 1-454] Reading design checkpoint '/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_zynq_ultra_ps_e_0_0/vta_zynq_ultra_ps_e_0_0.dcp' for cell 'vta_wrapper_i/vta_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 17223.738 ; gain = 23.086 ; free physical = 20570 ; free virtual = 36771
INFO: [Netlist 29-17] Analyzing 22734 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_1/bd_0f32_psr_aclk_0_board.xdc] for cell 'vta_wrapper_i/vta_i/axi_smc0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_1/bd_0f32_psr_aclk_0_board.xdc] for cell 'vta_wrapper_i/vta_i/axi_smc0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_1/bd_0f32_psr_aclk_0.xdc] for cell 'vta_wrapper_i/vta_i/axi_smc0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_1/bd_0f32_psr_aclk_0.xdc] for cell 'vta_wrapper_i/vta_i/axi_smc0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_zynq_ultra_ps_e_0_0/vta_zynq_ultra_ps_e_0_0.xdc] for cell 'vta_wrapper_i/vta_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_zynq_ultra_ps_e_0_0/vta_zynq_ultra_ps_e_0_0.xdc] for cell 'vta_wrapper_i/vta_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_1/bd_0/ip/ip_1/bd_cff3_psr_aclk_0_board.xdc] for cell 'vta_wrapper_i/vta_i/axi_smc1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_1/bd_0/ip/ip_1/bd_cff3_psr_aclk_0_board.xdc] for cell 'vta_wrapper_i/vta_i/axi_smc1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_1/bd_0/ip/ip_1/bd_cff3_psr_aclk_0.xdc] for cell 'vta_wrapper_i/vta_i/axi_smc1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_axi_smc0_1/bd_0/ip/ip_1/bd_cff3_psr_aclk_0.xdc] for cell 'vta_wrapper_i/vta_i/axi_smc1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_proc_sys_reset_0_0/vta_proc_sys_reset_0_0_board.xdc] for cell 'vta_wrapper_i/vta_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_proc_sys_reset_0_0/vta_proc_sys_reset_0_0_board.xdc] for cell 'vta_wrapper_i/vta_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_proc_sys_reset_0_0/vta_proc_sys_reset_0_0.xdc] for cell 'vta_wrapper_i/vta_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.gen/sources_1/bd/vta/ip/vta_proc_sys_reset_0_0/vta_proc_sys_reset_0_0.xdc] for cell 'vta_wrapper_i/vta_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/fetch_0_m_axi_ins_port_ARLOCK[1]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:2]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:2]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:3]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:4]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:5]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:6]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:7]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:8]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:9]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:11]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:12]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:13]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:14]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:16]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:17]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[0]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[1]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[2]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[3]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[4]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[5]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[6]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[7]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[8]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[9]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[10]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[11]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[12]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[13]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[14]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[15]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[16]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[17]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[18]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[19]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[20]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[21]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[22]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[23]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[24]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[25]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[26]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[27]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[28]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[29]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[30]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WSTRB[31]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[0]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[1]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[2]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[3]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[4]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[5]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[6]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[7]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[8]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[9]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[10]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[11]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[12]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[13]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[14]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[15]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[16]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[17]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[18]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[19]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[20]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[21]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[22]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[23]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[24]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[25]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[26]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[27]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[28]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[29]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[30]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[31]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[32]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[33]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[34]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[35]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[36]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[37]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[38]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[39]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[40]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[41]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[42]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[43]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[44]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[45]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[46]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[47]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[48]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[49]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[50]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[51]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[52]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[53]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[54]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[55]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[56]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[57]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[58]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[59]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[60]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[61]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[62]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[63]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[64]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[65]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'vta_wrapper_i/vta_i/axi4_top_wrapper_0_mws_WDATA[66]'. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:25]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:26]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:27]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:28]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:29]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:30]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:31]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:32]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:33]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:34]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:35]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:36]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:37]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:38]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:39]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:40]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:41]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:42]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:43]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:44]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:45]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:46]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:47]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:48]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:49]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:50]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:51]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:52]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:53]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:54]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:55]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:56]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:60]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:62]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:66]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:68]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:69]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:70]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:71]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:72]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:73]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:75]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:76]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:77]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:78]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:79]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:80]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:81]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:82]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:83]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:84]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:85]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:86]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:87]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:88]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:89]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:90]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:91]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:92]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:93]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:94]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:102]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:103]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:104]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:105]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:106]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:107]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:108]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:109]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:110]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:111]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:112]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:113]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:114]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:115]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:116]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:117]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:118]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:119]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:120]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:121]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:122]
INFO: [Common 17-14] Message 'Vivado 12-1419' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc:122]
Finished Parsing XDC File [/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.srcs/constrs_1/new/vta.xdc]
INFO: [Project 1-1714] 284 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell acc_mem_1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 18716.539 ; gain = 0.000 ; free physical = 19346 ; free virtual = 35547
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2382 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 163 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1507 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 9 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 605 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 87 instances

open_run: Time (s): cpu = 00:01:58 ; elapsed = 00:01:39 . Memory (MB): peak = 19089.930 ; gain = 1950.863 ; free physical = 18845 ; free virtual = 35046
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 19794.734 ; gain = 477.523 ; free physical = 17431 ; free virtual = 33632
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:10:28
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/78852A
set_property PROGRAM.FILE {/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/impl_1/vta_top_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/impl_1/vta_top_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/impl_1/vta_top_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-1434] Device xczu7 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
set_property PROBES.FILE {/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/impl_1/vta_top_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/impl_1/vta_top_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/impl_1/vta_top_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 21738.098 ; gain = 0.000 ; free physical = 2480 ; free virtual = 26291
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_acc_mem_ce0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_acc_mem_address0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/acc_mem_q0_0_1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_acc_mem_address1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_acc_mem_ce1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_acc_mem_d0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_acc_mem_we1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_load_mem_ce0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_load_mem_address0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/load_mem_q0_0_1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_out_mem_ce0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_out_mem_address0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_out_mem_d0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_out_mem_we0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_uop_mem_alu_dst_address0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_uop_mem_alu_dst_ce0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_uop_mem_alu_src_address0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_uop_mem_alu_src_ce0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/load_mem_q0_0_1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/uop_mem_alu_dst_q0_0_1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/uop_mem_alu_src_q0_0_1 was not found in the design.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/78852A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/78852A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/78852A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/78852A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/impl_1/vta_top_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/impl_1/vta_top_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.runs/impl_1/vta_top_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 21891.180 ; gain = 0.000 ; free physical = 6757 ; free virtual = 30155
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_acc_mem_ce0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_acc_mem_address0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/acc_mem_q0_0_1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_acc_mem_address1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_acc_mem_ce1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_acc_mem_d0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_acc_mem_we1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_load_mem_ce0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_load_mem_address0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/load_mem_q0_0_1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_out_mem_ce0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_out_mem_address0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_out_mem_d0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_out_mem_we0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_uop_mem_alu_dst_address0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_uop_mem_alu_dst_ce0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_uop_mem_alu_src_address0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/alu_0_uop_mem_alu_src_ce0 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/load_mem_q0_0_1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/uop_mem_alu_dst_q0_0_1 was not found in the design.
WARNING: Simulation object vta_wrapper_i/vta_i/uop_mem_alu_src_q0_0_1 was not found in the design.
save_wave_config {/home/ytq/codeField/Prediction_Model_Accelerator/BOARD/vta.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
