
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.135021                       # Number of seconds simulated
sim_ticks                                135021306000                       # Number of ticks simulated
final_tick                               135021306000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158980                       # Simulator instruction rate (inst/s)
host_op_rate                                   158981                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               73511650                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680904                       # Number of bytes of host memory used
host_seconds                                  1836.73                       # Real time elapsed on the host
sim_insts                                   292004294                       # Number of instructions simulated
sim_ops                                     292005251                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           18048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            9664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              29952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        18048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18048                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 468                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             133668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              71574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         16590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                221832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        133668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           133668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            133668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             71574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        16590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               221832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         469                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       469                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  30016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   30016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  135021280000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   469                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           91                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    310.857143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.021321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.650406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           30     32.97%     32.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           22     24.18%     57.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12     13.19%     70.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      7.69%     78.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      6.59%     84.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      3.30%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      1.10%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10     10.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           91                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      8204250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                16998000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2345000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17493.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36243.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      370                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  287891855.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   428400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   212520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1763580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              3263820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               159360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         9057870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2883360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      32397278940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            32418121050                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.096337                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         135013589250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       289000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 134986361500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7509000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       5981250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     19859250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   278460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   132825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1585080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              2982810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               247680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         8329980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3211680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      32397549540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            32417391255                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.090932                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         135014114750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       530500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 134987488500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      8362500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       5354750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     18263750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                44003730                       # Number of BP lookups
system.cpu.branchPred.condPredicted          40003130                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               432                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             38002960                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                38001912                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.997242                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     169                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              55                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               53                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert           75                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        270042613                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               7546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      292020040                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    44003730                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           38002083                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     270006938                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1402                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  147                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          363                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 100007295                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   166                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          270015695                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.081499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.199090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                123338697     45.68%     45.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 62004106     22.96%     68.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 24001184      8.89%     77.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 60671708     22.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            270015695                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.162951                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.081385                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 30006208                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             142667626                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  57341712                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              39999592                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    557                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             38001117                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   146                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              292013373                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2428                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    557                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 52674410                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                71332002                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2445                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  69340065                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              76666216                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              292011072                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   918                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              60665755                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                    863                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                2                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           336010952                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             504016648                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        384013324                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups               69                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             336004991                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     5961                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 46                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 101332096                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             90002001                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            32001494                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           5333429                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  292010168                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  26                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 292008118                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               279                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            4942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         5300                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     270015695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.081449                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.810922                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            62012144     22.97%     22.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           138000025     51.11%     74.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            58669146     21.73%     95.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             8667719      3.21%     99.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2666661      0.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       270015695                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                12666818      2.40%      2.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult              257330917     48.68%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv               237995722     45.02%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               20667250      3.91%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   517      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 2      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             120004850     41.10%     41.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             30000014     10.27%     51.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              20000022      6.85%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   11      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    8      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    8      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   7      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             90001807     30.82%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            32001389     10.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              292008118                       # Type of FU issued
system.cpu.iq.rate                           1.081341                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   528661227                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   1.810433                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1382693332                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         292015348                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    292006944                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              820669288                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         57333195                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1341                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          260                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          546                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            46                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    557                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     230                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    19                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           292010205                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              90002001                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             32001494                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 25                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    19                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            260                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             28                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          287                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  315                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             292007390                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              90001538                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               728                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            11                       # number of nop insts executed
system.cpu.iew.exec_refs                    122002695                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 44001273                       # Number of branches executed
system.cpu.iew.exec_stores                   32001157                       # Number of stores executed
system.cpu.iew.exec_rate                     1.081338                       # Inst execution rate
system.cpu.iew.wb_sent                      292007025                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     292006992                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 200670475                       # num instructions producing a value
system.cpu.iew.wb_consumers                 320672717                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.081337                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.625780                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            4168                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              21                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               288                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    270014911                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.081441                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.174055                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    158012269     58.52%     58.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     80001248     29.63%     88.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          846      0.00%     88.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          249      0.00%     88.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     10000103      3.70%     91.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          112      0.00%     91.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2000028      0.74%     92.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           23      0.00%     92.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     20000033      7.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    270014911                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            292004295                       # Number of instructions committed
system.cpu.commit.committedOps              292005252                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      122001608                       # Number of memory references committed
system.cpu.commit.loads                      90000660                       # Number of loads committed
system.cpu.commit.membars                          12                       # Number of memory barriers committed
system.cpu.commit.branches                   44000954                       # Number of branches committed
system.cpu.commit.vec_insts                        48                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 248004724                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   78                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        120003601     41.10%     41.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        30000005     10.27%     51.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         20000002      6.85%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              11      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               8      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               8      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              7      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        90000660     30.82%     89.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       32000948     10.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         292005252                       # Class of committed instruction
system.cpu.commit.bw_lim_events              20000033                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    542024194                       # The number of ROB reads
system.cpu.rob.rob_writes                   584019624                       # The number of ROB writes
system.cpu.timesIdled                             223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           26918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   292004294                       # Number of Instructions Simulated
system.cpu.committedOps                     292005251                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.924790                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.924790                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.081327                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.081327                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                384008213                       # number of integer regfile reads
system.cpu.int_regfile_writes               216004860                       # number of integer regfile writes
system.cpu.vec_regfile_reads                       69                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      37                       # number of vector regfile writes
system.cpu.cc_regfile_reads                 120001683                       # number of cc regfile reads
system.cpu.cc_regfile_writes                120001698                       # number of cc regfile writes
system.cpu.misc_regfile_reads               320006095                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     23                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           159.991836                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            64668696                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          355322.505495                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   159.991836                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.156242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.156242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.177734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         129338708                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        129338708                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     32668164                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32668164                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     32000510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       32000510                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           11                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      64668674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         64668674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     64668674                       # number of overall hits
system.cpu.dcache.overall_hits::total        64668674                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          137                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           137                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          427                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          564                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            564                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          564                       # number of overall misses
system.cpu.dcache.overall_misses::total           564                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     10419500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10419500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     17350466                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17350466                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       248500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       248500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     27769966                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27769966                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     27769966                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27769966                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     32668301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32668301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     32000937                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     32000937                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     64669238                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64669238                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     64669238                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     64669238                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 76054.744526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76054.744526                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 40633.409836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40633.409836                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 82833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 82833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49237.528369                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49237.528369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49237.528369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49237.528369                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1600                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              35                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    45.714286                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          340                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          340                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          383                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          383                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           94                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           94                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           87                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          181                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      7491000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7491000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      5224467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5224467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     12715467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12715467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     12715467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12715467                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79691.489362                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79691.489362                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60051.344828                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60051.344828                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70251.198895                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70251.198895                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70251.198895                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70251.198895                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                22                       # number of replacements
system.cpu.icache.tags.tagsinuse           235.985436                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           100006938                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               283                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          353381.406360                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   235.985436                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.460909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.460909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          261                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.509766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         200014871                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        200014871                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    100006938                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       100006938                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     100006938                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        100006938                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    100006938                       # number of overall hits
system.cpu.icache.overall_hits::total       100006938                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     26921496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26921496                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     26921496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26921496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     26921496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26921496                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    100007294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    100007294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    100007294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    100007294                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    100007294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    100007294                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75622.179775                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75622.179775                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75622.179775                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75622.179775                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75622.179775                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75622.179775                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         8894                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                80                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   111.175000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           22                       # number of writebacks
system.cpu.icache.writebacks::total                22                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           72                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           72                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          284                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          284                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          284                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          284                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          284                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     22522496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22522496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     22522496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22522496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     22522496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22522496                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79304.563380                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79304.563380                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79304.563380                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79304.563380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79304.563380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79304.563380                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              216                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 217                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    23                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    16.999056                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        26                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       11.998972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     5.000083                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000519                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000153                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.000641                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3961                       # Number of tag accesses
system.l2.tags.data_accesses                     3961                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           22                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               22                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    29                       # number of demand (read+write) hits
system.l2.demand_hits::total                       30                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data                   29                       # number of overall hits
system.l2.overall_hits::total                      30                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  62                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              283                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              91                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 283                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 153                       # number of demand (read+write) misses
system.l2.demand_misses::total                    436                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                283                       # number of overall misses
system.l2.overall_misses::cpu.data                153                       # number of overall misses
system.l2.overall_misses::total                   436                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      4905500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4905500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     22230000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22230000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      7396500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7396500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      22230000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      12302000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         34532000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     22230000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     12302000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        34532000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           22                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           22                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           95                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            95                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               284                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               182                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  466                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              284                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              182                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 466                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.712644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.712644                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.996479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.996479                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.957895                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.957895                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996479                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.840659                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.935622                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996479                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.840659                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.935622                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79120.967742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79120.967742                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78551.236749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78551.236749                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81280.219780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81280.219780                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78551.236749                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 80405.228758                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79201.834862                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78551.236749                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 80405.228758                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79201.834862                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           55                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             55                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             61                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          283                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           90                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               434                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              489                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      2338353                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2338353                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      4524000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4524000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     20538000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20538000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      6792000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6792000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     20538000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     11316000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     31854000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     20538000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     11316000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      2338353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     34192353                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.701149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.701149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.996479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.947368                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.829670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.931330                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.829670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.049356                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 42515.509091                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 42515.509091                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74163.934426                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74163.934426                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72572.438163                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72572.438163                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75466.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75466.666667                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72572.438163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74940.397351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73396.313364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72572.438163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74940.397351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 42515.509091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69923.012270                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           469                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                407                       # Transaction distribution
system.membus.trans_dist::ReadExReq                61                       # Transaction distribution
system.membus.trans_dist::ReadExResp               61                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           408                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        29952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               469                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     469    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 469                       # Request fanout histogram
system.membus.reqLayer0.occupancy              576867                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2478750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          488                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           37                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             20                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 135021306000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               378                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           22                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               68                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               87                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              87                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           284                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           95                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        11648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  31168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              68                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              534                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065543                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.247714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    499     93.45%     93.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     35      6.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                534                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             266000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            424500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            273499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
