\BOOKMARK [0][-]{chapter*.1}{Abstract}{}% 1
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 2
\BOOKMARK [1][-]{section.1.1}{Simulation}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.2}{Related Work}{chapter.1}% 4
\BOOKMARK [2][-]{subsection.1.2.1}{Sampling Based Approach}{section.1.2}% 5
\BOOKMARK [2][-]{subsection.1.2.2}{Host Compiled Simulation}{section.1.2}% 6
\BOOKMARK [1][-]{section.1.3}{Focus}{chapter.1}% 7
\BOOKMARK [0][-]{chapter.2}{Host Compiled Simulation}{}% 8
\BOOKMARK [1][-]{section.2.1}{Simple Example}{chapter.2}% 9
\BOOKMARK [1][-]{section.2.2}{The Flow}{chapter.2}% 10
\BOOKMARK [1][-]{section.2.3}{Source Code to Intermediate Source Code}{chapter.2}% 11
\BOOKMARK [1][-]{section.2.4}{Mapping between ISC and Binary Code}{chapter.2}% 12
\BOOKMARK [2][-]{subsection.2.4.1}{Handling of Conditional Execution Optimization}{section.2.4}% 13
\BOOKMARK [1][-]{section.2.5}{Annotation for Execution Cycles}{chapter.2}% 14
\BOOKMARK [2][-]{subsection.2.5.1}{Branch Prediction}{section.2.5}% 15
\BOOKMARK [1][-]{section.2.6}{Annotation for Memory Access}{chapter.2}% 16
\BOOKMARK [2][-]{subsection.2.6.1}{Cache Simulator}{section.2.6}% 17
\BOOKMARK [1][-]{section.2.7}{Instruction Cache Simulation}{chapter.2}% 18
\BOOKMARK [1][-]{section.2.8}{Data Cache Simulation}{chapter.2}% 19
\BOOKMARK [2][-]{subsection.2.8.1}{Memory Access Reconstruction}{section.2.8}% 20
\BOOKMARK [3][-]{subsubsection.2.8.1.1}{Resolve address of each variable}{subsection.2.8.1}% 21
\BOOKMARK [3][-]{subsubsection.2.8.1.2}{Analyse binary code for identifying load/store operations on variables}{subsection.2.8.1}% 22
\BOOKMARK [3][-]{subsubsection.2.8.1.3}{Parse Source Code}{subsection.2.8.1}% 23
\BOOKMARK [1][-]{section.2.9}{Data Cache Simulation}{chapter.2}% 24
\BOOKMARK [2][-]{subsection.2.9.1}{Memory Access Reconstruction}{section.2.9}% 25
\BOOKMARK [2][-]{subsection.2.9.2}{Annotation for Data Cache Simulation}{section.2.9}% 26
\BOOKMARK [3][-]{subsubsection.2.9.2.1}{Global Variables}{subsection.2.9.2}% 27
\BOOKMARK [3][-]{subsubsection.2.9.2.2}{Local Variables}{subsection.2.9.2}% 28
\BOOKMARK [3][-]{subsubsection.2.9.2.3}{Function Parameters}{subsection.2.9.2}% 29
\BOOKMARK [3][-]{subsubsection.2.9.2.4}{Register Spilling}{subsection.2.9.2}% 30
\BOOKMARK [2][-]{subsection.2.9.3}{Implementation of Cache Simulator}{section.2.9}% 31
\BOOKMARK [1][-]{section.2.10}{Instruction Cache Simulation}{chapter.2}% 32
\BOOKMARK [1][-]{section.2.11}{Annotation for Execution Time in Pipeline}{chapter.2}% 33
\BOOKMARK [1][-]{section.2.12}{Annotation for Branch Prediction}{chapter.2}% 34
\BOOKMARK [0][-]{chapter.3}{Implementation}{}% 35
\BOOKMARK [0][-]{chapter.4}{Results}{}% 36
\BOOKMARK [0][-]{chapter.5}{Conclusion}{}% 37
\BOOKMARK [0][-]{chapter.6}{TODO Temp}{}% 38
\BOOKMARK [0][-]{appendix*.12}{List of Figures}{}% 39
\BOOKMARK [0][-]{appendix*.13}{List of Tables}{}% 40
\BOOKMARK [0][-]{appendix*.14}{Bibliography}{}% 41
