#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 19 01:13:16 2025
# Process ID: 11200
# Current directory: E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.runs/synth_1
# Command line: vivado.exe -log UART_cont_top_VIO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_cont_top_VIO.tcl
# Log file: E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.runs/synth_1/UART_cont_top_VIO.vds
# Journal file: E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_cont_top_VIO.tcl -notrace
Command: synth_design -top UART_cont_top_VIO -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16364 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.896 . Memory (MB): peak = 425.078 ; gain = 95.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_cont_top_VIO' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/fuentes/UART_cont_top _VIO.vhd:22]
INFO: [Synth 8-638] synthesizing module 'UART_cont_top' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/UART_cont_top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'UART_cont' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/UART_cont.vhd:27]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cont_top' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont_top/fuentes/cont_top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'cont_ctl' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont_ctl/fuentes/cont_ctl.vhd:28]
WARNING: [Synth 8-614] signal 'strb_vel_next' is read in the process but is not in the sensitivity list [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont_ctl/fuentes/cont_ctl.vhd:105]
WARNING: [Synth 8-614] signal 'ld_next' is read in the process but is not in the sensitivity list [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont_ctl/fuentes/cont_ctl.vhd:105]
WARNING: [Synth 8-614] signal 'char_cmd' is read in the process but is not in the sensitivity list [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont_ctl/fuentes/cont_ctl.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'cont_ctl' (1#1) [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont_ctl/fuentes/cont_ctl.vhd:28]
INFO: [Synth 8-638] synthesizing module 'genEna' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/genEna/fuentes/genEna.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'genEna' (2#1) [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/genEna/fuentes/genEna.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cont8b' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont8b/fuentes/cont8b.vhd:27]
WARNING: [Synth 8-614] signal 'up_cont' is read in the process but is not in the sensitivity list [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont8b/fuentes/cont8b.vhd:54]
WARNING: [Synth 8-614] signal 'preset' is read in the process but is not in the sensitivity list [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont8b/fuentes/cont8b.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'cont8b' (3#1) [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont8b/fuentes/cont8b.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'cont_top' (4#1) [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont_top/fuentes/cont_top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/uart_rx.vhd:58]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at 'E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/meta_harden.vhd:27' bound to instance 'meta_harden_rxd_i0' of component 'meta_harden' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/uart_rx.vhd:108]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/meta_harden.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (5#1) [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/meta_harden.vhd:36]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud_gen' declared at 'E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/uart_baud_gen.vhd:36' bound to instance 'uart_baud_gen_rx_i0' of component 'uart_baud_gen' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/uart_rx.vhd:116]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/uart_baud_gen.vhd:50]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (6#1) [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/uart_baud_gen.vhd:50]
INFO: [Synth 8-3491] module 'uart_rx_ctl' declared at 'E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/uart_rx_ctl.vhd:53' bound to instance 'uart_rx_ctl_i0' of component 'uart_rx_ctl' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/uart_rx.vhd:127]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/uart_rx_ctl.vhd:70]
INFO: [Synth 8-226] default block is never used [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/uart_rx_ctl.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (7#1) [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/uart_rx_ctl.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (8#1) [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/uart_rx.vhd:58]
INFO: [Synth 8-638] synthesizing module 'meta_harden__parameterized0' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/meta_harden.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'meta_harden__parameterized0' (8#1) [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/meta_harden.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'UART_cont' (9#1) [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/UART_cont.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'UART_cont_top' (10#1) [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/UART/fuentes/UART_cont_top.vhd:24]
INFO: [Synth 8-3491] module 'vio' declared at 'E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.runs/synth_1/.Xil/Vivado-11200-desarrollo/realtime/vio_stub.vhdl:5' bound to instance 'vio_inst' of component 'vio' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/fuentes/UART_cont_top _VIO.vhd:48]
INFO: [Synth 8-638] synthesizing module 'vio' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.runs/synth_1/.Xil/Vivado-11200-desarrollo/realtime/vio_stub.vhdl:14]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U0'. This will prevent further optimization [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/fuentes/UART_cont_top _VIO.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'UART_cont_top_VIO' (11#1) [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/fuentes/UART_cont_top _VIO.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 479.902 ; gain = 150.812
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 479.902 ; gain = 150.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 479.902 ; gain = 150.812
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/ip/vio/vio/vio_in_context.xdc] for cell 'vio_inst'
Finished Parsing XDC File [e:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/ip/vio/vio/vio_in_context.xdc] for cell 'vio_inst'
Parsing XDC File [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/constrs_1/imports/fuentes/uart_led_pins_ArtyZ7.xdc]
Finished Parsing XDC File [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/constrs_1/imports/fuentes/uart_led_pins_ArtyZ7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/constrs_1/imports/fuentes/uart_led_pins_ArtyZ7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_cont_top_VIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_cont_top_VIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/constrs_1/imports/fuentes/uart_led_timing_ArtyZ7.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/constrs_1/imports/fuentes/uart_led_timing_ArtyZ7.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'rst_pin'. [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/constrs_1/imports/fuentes/uart_led_timing_ArtyZ7.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'rst_pin'. [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/constrs_1/imports/fuentes/uart_led_timing_ArtyZ7.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'btn_pin'. [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/constrs_1/imports/fuentes/uart_led_timing_ArtyZ7.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'btn_pin'. [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/constrs_1/imports/fuentes/uart_led_timing_ArtyZ7.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'led_pins[*]'. [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/constrs_1/imports/fuentes/uart_led_timing_ArtyZ7.xdc:16]
Finished Parsing XDC File [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/constrs_1/imports/fuentes/uart_led_timing_ArtyZ7.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/constrs_1/imports/fuentes/uart_led_timing_ArtyZ7.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/UART_cont_top_VIO_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 821.156 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 821.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 821.160 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 821.160 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 821.160 ; gain = 492.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 821.160 ; gain = 492.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 821.160 ; gain = 492.070
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cont_ctl'
INFO: [Synth 8-5546] ROM "strb_vel_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rst_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "run_temp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "baud_x16_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-5544] ROM "over_sample_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ena_ctl_reg' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont_ctl/fuentes/cont_ctl.vhd:127]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              001 |                               10
                    idle |                              010 |                               00
              wait_param |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cont_ctl'
WARNING: [Synth 8-327] inferring latch for variable 'rst_next_reg' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont_ctl/fuentes/cont_ctl.vhd:96]
WARNING: [Synth 8-327] inferring latch for variable 'ld_next_reg' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont_ctl/fuentes/cont_ctl.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'up_ctl_reg' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont_ctl/fuentes/cont_ctl.vhd:137]
WARNING: [Synth 8-327] inferring latch for variable 'strb_vel_next_reg' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont_ctl/fuentes/cont_ctl.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'run_temp_reg' [E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.srcs/sources_1/imports/tps_CLP/cont_ctl/fuentes/cont_ctl.vhd:54]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 821.160 ; gain = 492.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   7 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cont_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 9     
Module genEna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module cont8b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module meta_harden__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "UART_cont_inst/uart_rx_inst/uart_rx_ctl_i0/bit_cnt_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "UART_cont_inst/cont_top_inst/cont_ctl_inst/strb_vel_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "UART_cont_inst/cont_top_inst/genEna_inst/aux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "UART_cont_inst/uart_rx_inst/uart_baud_gen_rx_i0/baud_x16_en_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 821.160 ; gain = 492.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 821.160 ; gain = 492.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 836.703 ; gain = 507.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 839.117 ; gain = 510.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 839.117 ; gain = 510.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 839.117 ; gain = 510.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 839.117 ; gain = 510.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 839.117 ; gain = 510.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 839.117 ; gain = 510.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 839.117 ; gain = 510.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |vio_bbox_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |     1|
|4     |LUT1       |     4|
|5     |LUT2       |     9|
|6     |LUT3       |    15|
|7     |LUT4       |    23|
|8     |LUT5       |    27|
|9     |LUT6       |    43|
|10    |FDRE       |    95|
|11    |FDSE       |     5|
|12    |LD         |     6|
|13    |IBUF       |     2|
|14    |OBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------+----------------------------+------+
|      |Instance                    |Module                      |Cells |
+------+----------------------------+----------------------------+------+
|1     |top                         |                            |   233|
|2     |  U0                        |UART_cont_top               |   228|
|3     |    UART_cont_inst          |UART_cont                   |   228|
|4     |      cont_top_inst         |cont_top                    |   152|
|5     |        cont8b_inst         |cont8b                      |    39|
|6     |        cont_ctl_inst       |cont_ctl                    |    76|
|7     |        genEna_inst         |genEna                      |    37|
|8     |      meta_harden_inst      |meta_harden__parameterized0 |     2|
|9     |      uart_rx_inst          |uart_rx                     |    74|
|10    |        meta_harden_rxd_i0  |meta_harden                 |     2|
|11    |        uart_baud_gen_rx_i0 |uart_baud_gen               |    19|
|12    |        uart_rx_ctl_i0      |uart_rx_ctl                 |    53|
+------+----------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 839.117 ; gain = 510.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 839.117 ; gain = 168.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 839.117 ; gain = 510.027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 839.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 839.117 ; gain = 518.691
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 839.117 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Facultad/CLP/tps_CLP/UART_cont/UART_cont.runs/synth_1/UART_cont_top_VIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_cont_top_VIO_utilization_synth.rpt -pb UART_cont_top_VIO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 01:13:30 2025...
