# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../generador_f.srcs/sim_1/new/generador_f_TB.vhd" \

# Do not sort compile order
nosort
