// Seed: 2165071462
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout supply0 id_1;
  assign id_1 = -1 || id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd87
) (
    output tri0 id_0
    , id_11,
    input supply0 id_1,
    input tri id_2,
    output tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    input wand id_6,
    input supply0 _id_7,
    output tri0 id_8,
    input wand id_9
);
  wire id_12;
  assign id_11 = 1'b0;
  logic [id_7 : 1  -  -1] id_13;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
