// Seed: 2563440874
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wor  id_2
);
  wand id_4;
  assign id_4 = 1;
  wire id_5 = id_5;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    input wand id_8,
    output supply0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    output logic id_13,
    input tri0 id_14,
    output tri id_15,
    input uwire id_16,
    output tri id_17,
    input supply1 id_18,
    output tri id_19,
    input tri1 id_20,
    input tri id_21,
    input wire id_22,
    input tri1 id_23,
    input uwire id_24,
    output tri0 id_25
);
  wire id_27;
  assign id_25 = 1'b0;
  wire id_28;
  assign id_15 = id_5;
  reg id_29, id_30, id_31, id_32, id_33, id_34, id_35, id_36, id_37, id_38, id_39, id_40, id_41;
  always @(posedge 1) #1;
  assign id_39 = 1;
  always @(posedge 1) begin
    id_13 <= 1;
    id_39 <= id_21 | id_29;
  end
  module_0(
      id_8, id_7, id_17
  );
endmodule
