<?xml version="1.0" encoding="UTF-8"?>
<ipxact:component xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014" xmlns:snps="http://www.synopsys.com/SPIRIT-snps" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014 http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
   <ipxact:vendor>Intel</ipxact:vendor>
   <ipxact:library>Intel</ipxact:library>
   <ipxact:name>hqm</ipxact:name>
   <ipxact:version>1.0</ipxact:version>
   <ipxact:busInterfaces>
      <ipxact:busInterface>
         <ipxact:name>dvp_apb4</ipxact:name>
         <ipxact:busType vendor="Amba" library="Intel" name="APB4" version="2.0_r1.0__vC_r1.0"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Amba" library="Intel" name="APB4_rtl" version="2.0_r1.0__vC_r1.0"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>PADDR</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>dvp_paddr</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>PSELx</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>dvp_psel</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>PENABLE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>dvp_penable</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>PWRITE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>dvp_pwrite</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>PWDATA</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>dvp_pwdata</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>PSTRB</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>dvp_pstrb</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>PPROT</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>dvp_pprot</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>PREADY</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>dvp_pready</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>PSLVERR</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>dvp_pslverr</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>PRDATA</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>dvp_prdata</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Amba_Intel_APB4_2.0_r1.0__vC_r1.0.xml">
               <snps:interfaceParameter>
                  <name>PADDR_WIDTH</name>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PDATA_WIDTH</name>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PSEL_WIDTH</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>dvp_ctf</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="CTF::Signals" version="1.0_r1.1__v1.0_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="CTF::Signals_rtl" version="1.0_r1.1__v1.0_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>trig_fabric_out</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>atrig_fabric_out</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>trig_fabric_out_ack</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>ftrig_fabric_out_ack</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>trig_fabric_in</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>ftrig_fabric_in</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>trig_fabric_in_ack</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>atrig_fabric_in_ack</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_CTF::Signals_1.0_r1.1__v1.0_r1.1.xml">
               <snps:interfaceParameter>
                  <name>TRIGFABWIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_TRIGFABWIDTH</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>dvp_dsp_inside</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::DFX::DSP_INSIDE" version="2.0_r1.2__v2.0_r1.2"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::DFX::DSP_INSIDE_rtl" version="2.0_r1.2__v2.0_r1.2"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>DFX_SECURE_POLICY</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdfx_security_policy</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>EARLYBOOT_EXIT</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdfx_earlyboot_debug_exit</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>POLICY_UPDATE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdfx_policy_update</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>DEBUG_CAPABILITIES_ENABLING</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdfx_debug_cap</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>DEBUG_CAPABILITIES_ENABLING_VALID</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdfx_debug_cap_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::DFX::DSP_INSIDE_2.0_r1.2__v2.0_r1.2.xml">
               <snps:interfaceParameter>
                  <name>DFX_SECURE_WIDTH</name>
                  <snps:attribute name="Value">8</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>dvp_dtf</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="DTF::Signals" version="1.4_r1.2__v1.4_r1.2"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="DTF::Signals_rtl" version="1.4_r1.2__v1.4_r1.2"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>adtf_dnstream_header_out</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>adtf_dnstream_header</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>adtf_dnstream_data_out</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>adtf_dnstream_data</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>adtf_dnstream_valid_out</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>adtf_dnstream_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>fdtf_upstream_credit_in</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdtf_upstream_credit</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>fdtf_upstream_active_in</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdtf_upstream_active</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>fdtf_upstream_sync_in</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdtf_upstream_sync</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:mirroredSlave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_DTF::Signals_1.4_r1.2__v1.4_r1.2.xml">
               <snps:attribute name="MinConsumers">1</snps:attribute>
               <snps:interfaceParameter>
                  <name>DTF_DATA_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_DTF_DATA_WIDTH</snps:attribute>
                  <snps:attribute name="Value">64</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DTF_HEADER_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_DTF_HEADER_WIDTH</snps:attribute>
                  <snps:attribute name="Value">25</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DTF_ISO_INTERFACE</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DTF_PG_INTERFACE</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>dvp_dtf_clock</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="DTF::Clock" version="1.4_r1.2__v1.4_r1.2"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="DTF::Clock_rtl" version="1.4_r1.2__v1.4_r1.2"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>fdtf_clk</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdtf_clk</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>fdtf_cry_clk</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdtf_cry_clk</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_DTF::Clock_1.4_r1.2__v1.4_r1.2.xml"/>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>dvp_dtf_misc</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="DTF::Misc" version="1.4_r1.2__v1.4_r1.2"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="DTF::Misc_rtl" version="1.4_r1.2__v1.4_r1.2"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>fdtf_survive_mode</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdtf_survive_mode</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>fdtf_fast_cnt_width</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdtf_fast_cnt_width</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>fdtf_packetizer_mid_N</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdtf_packetizer_mid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>fdtf_packetizer_cid_N</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdtf_packetizer_cid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:mirroredSlave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_DTF::Misc_1.4_r1.2__v1.4_r1.2.xml">
               <snps:attribute name="MinConsumers">1</snps:attribute>
               <snps:interfaceParameter>
                  <name>DTF_DATA_WIDTH</name>
                  <snps:attribute name="Value">64</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DTF_HEADER_WIDTH</name>
                  <snps:attribute name="Value">25</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DTF_ISO_INTERFACE</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DTF_PG_INTERFACE</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>dvp_dtf_reset</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="DTF::Reset" version="1.4_r1.2__v1.4_r1.2"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="DTF::Reset_rtl" version="1.4_r1.2__v1.4_r1.2"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>fdtf_rst_b</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdtf_rst_b</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_DTF::Reset_1.4_r1.2__v1.4_r1.2.xml"/>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>iosf_sideband</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::SB" version="1.4_r1.3__v1.4_r1.3"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::SB_rtl" version="1.4_r1.3__v1.4_r1.3"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>MNPPUT</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_mnpput</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>MPCPUT</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_mpcput</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>MNPCUP</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_mnpcup</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>MPCCUP</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_mpccup</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>MEOM</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_meom</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>MPAYLOAD</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_mpayload</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>MPARITY</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_mparity</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>TNPPUT</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_tnpput</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>TPCPUT</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_tpcput</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>TNPCUP</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_tnpcup</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>TPCCUP</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_tpccup</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>TEOM</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_teom</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>TPAYLOAD</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_tpayload</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>TPARITY</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_tparity</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>SIDE_ISM_FABRIC</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_side_ism_fabric</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>SIDE_ISM_AGENT</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>gpsb_side_ism_agent</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::SB_1.4_r1.3__v1.4_r1.3.xml">
               <snps:interfaceParameter>
                  <name>ARRAY_DIM0_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM0_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM1_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM1_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>INST_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MESSAGEPAYLOADWIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_SBE_DATAWIDTH</snps:attribute>
                  <snps:attribute name="Value">8</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SB_PARITY_REQUIRED</name>
                  <snps:attribute name="InterfaceLink">HQM_SBE_PARITY_REQUIRED</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM0_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM0_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM1_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM1_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>iosf_sideband_clock</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::SB::Clock" version="1.4_r1.3__v1.4_r1.3"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::SB::Clock_rtl" version="1.4_r1.3__v1.4_r1.3"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>SIDE_CLK</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>side_clk</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::SB::Clock_1.4_r1.3__v1.4_r1.3.xml">
               <snps:interfaceParameter>
                  <name>ARRAY_DIM0_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM0_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM1_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM1_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>INST_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM0_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM0_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM1_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM1_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>iosf_sideband_idstraps</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::SB::IdStraps" version="1.4_r1.3__v1.4_r1.3"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::SB::IdStraps_rtl" version="1.4_r1.3__v1.4_r1.3"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>my_sb_id</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>strap_hqm_gpsb_srcid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>aer_destid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>strap_hqm_err_sb_dstid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>pcie_err_destid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>strap_hqm_do_serr_dstid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::SB::IdStraps_1.4_r1.3__v1.4_r1.3.xml">
               <snps:interfaceParameter>
                  <name>AER_DESTID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>AER_SRCID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM0_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM0_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM1_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM1_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FUSE_CONTOLLER_DESTID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FUSE_CONTROLLER_SRCID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>INST_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>LPC_DESTID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>LPC_SRCID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MCA_DESTID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MCA_SRCID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MY_SB_ID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_ERR_DESTID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_ERR_SRCID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PMON_DESTID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PMON_SRCID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PMU_DESTID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PMU_SRCID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SMI_DESTID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SMI_SRCID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SOFT_STRAP_CONTROLLER_DESTID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SOFT_STRAP_CONTROLLER_SRCID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SPI_DESTID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SPI_SRCID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TIME_SYNC_DESTID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TIME_SYNC_SRCID</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM0_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM0_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM1_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM1_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>iosf_sideband_pok</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::SB::Pok" version="1.4_r1.3__v1.4_r1.3"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::SB::Pok_rtl" version="1.4_r1.3__v1.4_r1.3"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>SIDE_POK</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>side_pok</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::SB::Pok_1.4_r1.3__v1.4_r1.3.xml">
               <snps:interfaceParameter>
                  <name>ARRAY_DIM0_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM0_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM1_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM1_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>INST_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM0_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM0_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM1_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM1_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>iosf_sideband_power</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::SB::Power" version="1.4_r1.3__v1.4_r1.3"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::SB::Power_rtl" version="1.4_r1.3__v1.4_r1.3"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>SIDE_CLKREQ</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>side_clkreq</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>SIDE_CLKACK</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>side_clkack</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::SB::Power_1.4_r1.3__v1.4_r1.3.xml">
               <snps:interfaceParameter>
                  <name>ARRAY_DIM0_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM0_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM1_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM1_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>INST_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM0_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM0_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM1_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM1_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>iosf_sideband_reset</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::SB::Reset" version="1.4_r1.3__v1.4_r1.3"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::SB::Reset_rtl" version="1.4_r1.3__v1.4_r1.3"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>SIDE_RST_B</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>side_rst_b</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::SB::Reset_1.4_r1.3__v1.4_r1.3.xml">
               <snps:interfaceParameter>
                  <name>ARRAY_DIM0_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM0_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM1_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ARRAY_DIM1_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>INST_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM0_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM0_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM1_LSB</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VECTOR_DIM1_SIZE</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>iosf_sideband_wake</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="wake_intf" version="1.0__1.0"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="wake_intf_rtl" version="1.0__1.0"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>PG_WAKE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>side_pwrgate_pmc_wake</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_wake_intf_1.0__1.0.xml"/>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>prim_clock_req_ack</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="CLOCK_REQ_ACK" version="2.0_r1.0__v2.0_r1.0"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="CLOCK_REQ_ACK_rtl" version="2.0_r1.0__v2.0_r1.0"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>CLKREQ</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>prim_clkreq</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>CLKACK</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>prim_clkack</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_CLOCK_REQ_ACK_2.0_r1.0__v2.0_r1.0.xml"/>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>prim_reset</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="Reset" version="1.0_r1.1__v1.0_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="Reset_rtl" version="1.0_r1.1__v1.0_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>VCC_PWRGOOD_RST_B</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>powergood_rst_b</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>VCC_LOGIC_RST_B</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>prim_rst_b</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>CG_WAKE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>pma_safemode</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>PG_WAKE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>prim_pwrgate_pmc_wake</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_Reset_1.0_r1.1__v1.0_r1.1.xml"/>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>rtdr_iosfsb_ism</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::DFX::RTDR" version="1.5_r1.1__v1.5_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::DFX::RTDR_rtl" version="1.5_r1.1__v1.5_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_IRDEC</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_iosfsb_ism_irdec</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_CAPTURE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_iosfsb_ism_capturedr</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_SHIFT</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_iosfsb_ism_shiftdr</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_UPDATE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_iosfsb_ism_updatedr</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_TDI</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_iosfsb_ism_tdi</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_TDO</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_iosfsb_ism_tdo</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::DFX::RTDR_1.5_r1.1__v1.5_r1.1.xml">
               <snps:interfaceParameter>
                  <name>CTRL_TDI_WIDTH</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_RTDR</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_TDO</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>rtdr_iosfsb_ism_clock</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::DFX::RTDR::Clock" version="1.5_r1.1__v1.5_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::DFX::RTDR::Clock_rtl" version="1.5_r1.1__v1.5_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_TCK</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_iosfsb_ism_tck</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::DFX::RTDR::Clock_1.5_r1.1__v1.5_r1.1.xml"/>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>rtdr_iosfsb_ism_reset</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::DFX::RTDR::Reset" version="1.5_r1.1__v1.5_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::DFX::RTDR::Reset_rtl" version="1.5_r1.1__v1.5_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_PWRGOOD_RST_B</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_iosfsb_ism_trst_b</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::DFX::RTDR::Reset_1.5_r1.1__v1.5_r1.1.xml"/>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>rtdr_tapconfig</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::DFX::RTDR" version="1.5_r1.1__v1.5_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::DFX::RTDR_rtl" version="1.5_r1.1__v1.5_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_IRDEC</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_tapconfig_irdec</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_CAPTURE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_tapconfig_capturedr</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_SHIFT</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_tapconfig_shiftdr</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_UPDATE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_tapconfig_updatedr</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_TDI</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_tapconfig_tdi</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_TDO</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_tapconfig_tdo</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::DFX::RTDR_1.5_r1.1__v1.5_r1.1.xml">
               <snps:interfaceParameter>
                  <name>CTRL_TDI_WIDTH</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_RTDR</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_TDO</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>rtdr_tapconfig_clock</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::DFX::RTDR::Clock" version="1.5_r1.1__v1.5_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::DFX::RTDR::Clock_rtl" version="1.5_r1.1__v1.5_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_TCK</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_tapconfig_tck</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::DFX::RTDR::Clock_1.5_r1.1__v1.5_r1.1.xml"/>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>rtdr_tapconfig_reset</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::DFX::RTDR::Reset" version="1.5_r1.1__v1.5_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::DFX::RTDR::Reset_rtl" version="1.5_r1.1__v1.5_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_PWRGOOD_RST_B</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_tapconfig_trst_b</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::DFX::RTDR::Reset_1.5_r1.1__v1.5_r1.1.xml"/>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>rtdr_taptrigger</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::DFX::RTDR" version="1.5_r1.1__v1.5_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::DFX::RTDR_rtl" version="1.5_r1.1__v1.5_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_IRDEC</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_taptrigger_irdec</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_CAPTURE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_taptrigger_capturedr</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_SHIFT</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_taptrigger_shiftdr</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_UPDATE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_taptrigger_updatedr</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_TDI</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_taptrigger_tdi</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_TDO</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_taptrigger_tdo</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::DFX::RTDR_1.5_r1.1__v1.5_r1.1.xml">
               <snps:interfaceParameter>
                  <name>CTRL_TDI_WIDTH</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_RTDR</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_TDO</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>rtdr_taptrigger_clock</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::DFX::RTDR::Clock" version="1.5_r1.1__v1.5_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::DFX::RTDR::Clock_rtl" version="1.5_r1.1__v1.5_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_TCK</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_taptrigger_tck</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::DFX::RTDR::Clock_1.5_r1.1__v1.5_r1.1.xml"/>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>rtdr_taptrigger_reset</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::DFX::RTDR::Reset" version="1.5_r1.1__v1.5_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::DFX::RTDR::Reset_rtl" version="1.5_r1.1__v1.5_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>RTDR_PWRGOOD_RST_B</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>rtdr_taptrigger_trst_b</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::DFX::RTDR::Reset_1.5_r1.1__v1.5_r1.1.xml"/>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>scan</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::DFX::SCAN" version="2.4_r1.4__v2.4_r1.4"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::DFX::SCAN_rtl" version="2.4_r1.4__v2.4_r1.4"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>FSCAN_MODE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fscan_mode</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>FSCAN_RSTBYPEN</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fscan_rstbypen</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>FSCAN_BYPRST_B</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fscan_byprst_b</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>FSCAN_CLKUNGATE</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fscan_clkungate</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>FSCAN_CLKUNGATE_SYN</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fscan_clkungate_syn</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>FSCAN_LATCHOPEN</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fscan_latchopen</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>FSCAN_LATCHCLOSED_B</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fscan_latchclosed_b</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>FSCAN_RET_CTRL</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fscan_ret_ctrl</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>FSCAN_ISOL_CTRL</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fscan_isol_ctrl</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>FSCAN_ISOL_LAT_CTRL</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fscan_isol_lat_ctrl</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>FSCAN_SHIFTEN</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fscan_shiften</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::DFX::SCAN_2.4_r1.4__v2.4_r1.4.xml">
               <snps:interfaceParameter>
                  <name>NUM_BYPLATRST_B</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_BYPPST_B</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_BYPRST_B</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_CLKGENCTRL</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_CLKGENCTRLEN</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_RAM_BYPSEL</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_RSTBYPEN</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SCAN_CTL_WIDTH</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SCAN_DATA_WIDTH</name>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SCAN_INDEX</name>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SCAN_PREFIX</name>
                  <snps:attribute name="Value">hqm_</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>scan_reset</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="IOSF::DFX::SCAN::Reset" version="2.4_r1.4__v2.4_r1.4"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="IOSF::DFX::SCAN::Reset_rtl" version="2.4_r1.4__v2.4_r1.4"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>FDFX_POWERGOOD</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>fdfx_powergood</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_IOSF::DFX::SCAN::Reset_2.4_r1.4__v2.4_r1.4.xml"/>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>sfi_rx_data</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="SFI::Data" version="1.0_r1.1__v1.0_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="SFI::Data_rtl" version="1.0_r1.1__v1.0_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_valid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_early_valid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_early_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_block</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_block</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_parity</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_parity</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_start</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_start</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_info_byte</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_info_byte</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_end</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_end</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_poison</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_poison</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_edb</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_edb</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_crd_rtn_valid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_crd_rtn_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_crd_rtn_fc_id</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_crd_rtn_fc_id</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_crd_rtn_vc_id</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_crd_rtn_vc_id</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_crd_rtn_value</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_crd_rtn_value</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_crd_rtn_block</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_data_crd_rtn_block</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_SFI::Data_1.0_r1.1__v1.0_r1.1.xml">
               <snps:interfaceParameter>
                  <name>BCM_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_BCM_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>BLOCK_EARLY_VLD_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_BLOCK_EARLY_VLD_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>D</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_D</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_AUX_PARITY_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_AUX_PARITY_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_CRD_GRAN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_CRD_GRAN</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_INTERLEAVE</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_INTERLEAVE</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_LAYER_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_LAYER_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_MAX_FC_VC</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_MAX_FC_VC</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_PARITY_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_PARITY_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_PASS_HDR</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_PASS_HDR</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DS</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DS</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ECRC_SUPPORT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_ECRC_SUPPORT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FATAL_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_FATAL_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FLIT_MODE_PREFIX_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_FLIT_MODE_PREFIX_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>H</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_H</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HDR_DATA_SEP</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_HDR_DATA_SEP</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HDR_MAX_FC_VC</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_HDR_MAX_FC_VC</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HGRAN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_HGRAN</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HPARITY</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_HPARITY</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>IDE_SUPPORT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_IDE_SUPPORT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>M</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_M</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MAX_CRD_CNT_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_MAX_CRD_CNT_WIDTH</snps:attribute>
                  <snps:attribute name="Value">12</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MAX_HDR_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_MAX_HDR_WIDTH</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NDCRD</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_NDCRD</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NHCRD</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_NHCRD</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_SHARED_POOLS</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_NUM_SHARED_POOLS</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_MERGED_SELECT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_PCIE_MERGED_SELECT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_SHARED_SELECT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_PCIE_SHARED_SELECT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>RBN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_RBN</snps:attribute>
                  <snps:attribute name="Value">3</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SHARED_CREDIT_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_SHARED_CREDIT_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SH_DATA_CRD_BLK_SZ</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_SH_DATA_CRD_BLK_SZ</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SH_HDR_CRD_BLK_SZ</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_SH_HDR_CRD_BLK_SZ</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TBN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_TBN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TX_CRD_REG</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_TX_CRD_REG</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VIRAL_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_VIRAL_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VR</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_VR</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_VT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>sfi_rx_globals</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="SFI::Globals" version="1.0_r1.1__v1.0_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="SFI::Globals_rtl" version="1.0_r1.1__v1.0_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>txcon_req</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_txcon_req</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>rxcon_ack</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_rxcon_ack</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>rxdiscon_nack</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_rxdiscon_nack</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>rx_empty</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_rx_empty</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_SFI::Globals_1.0_r1.1__v1.0_r1.1.xml">
               <snps:interfaceParameter>
                  <name>BCM_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_BCM_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>BLOCK_EARLY_VLD_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_BLOCK_EARLY_VLD_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>D</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_D</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_AUX_PARITY_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_AUX_PARITY_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_CRD_GRAN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_CRD_GRAN</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_INTERLEAVE</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_INTERLEAVE</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_LAYER_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_LAYER_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_MAX_FC_VC</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_MAX_FC_VC</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_PARITY_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_PARITY_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_PASS_HDR</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_PASS_HDR</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DS</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DS</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ECRC_SUPPORT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_ECRC_SUPPORT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FATAL_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_FATAL_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FLIT_MODE_PREFIX_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_FLIT_MODE_PREFIX_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>H</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_H</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HDR_DATA_SEP</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_HDR_DATA_SEP</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HDR_MAX_FC_VC</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_HDR_MAX_FC_VC</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HGRAN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_HGRAN</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HPARITY</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_HPARITY</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>IDE_SUPPORT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_IDE_SUPPORT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>M</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_M</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MAX_CRD_CNT_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_MAX_CRD_CNT_WIDTH</snps:attribute>
                  <snps:attribute name="Value">12</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MAX_HDR_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_MAX_HDR_WIDTH</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NDCRD</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_NDCRD</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NHCRD</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_NHCRD</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_SHARED_POOLS</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_NUM_SHARED_POOLS</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_MERGED_SELECT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_PCIE_MERGED_SELECT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_SHARED_SELECT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_PCIE_SHARED_SELECT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>RBN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_RBN</snps:attribute>
                  <snps:attribute name="Value">3</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SHARED_CREDIT_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_SHARED_CREDIT_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SH_DATA_CRD_BLK_SZ</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_SH_DATA_CRD_BLK_SZ</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SH_HDR_CRD_BLK_SZ</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_SH_HDR_CRD_BLK_SZ</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TBN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_TBN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TX_CRD_REG</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_TX_CRD_REG</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VIRAL_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_VIRAL_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VR</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_VR</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_VT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>sfi_rx_header</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="SFI::Header" version="1.0_r1.1__v1.0_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="SFI::Header_rtl" version="1.0_r1.1__v1.0_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_valid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_hdr_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_early_valid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_hdr_early_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_block</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_hdr_block</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>header</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_header</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_info_bytes</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_hdr_info_bytes</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_crd_rtn_valid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_hdr_crd_rtn_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_crd_rtn_fc_id</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_hdr_crd_rtn_fc_id</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_crd_rtn_vc_id</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_hdr_crd_rtn_vc_id</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_crd_rtn_value</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_hdr_crd_rtn_value</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_crd_rtn_block</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_rx_hdr_crd_rtn_block</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_SFI::Header_1.0_r1.1__v1.0_r1.1.xml">
               <snps:interfaceParameter>
                  <name>BCM_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_BCM_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>BLOCK_EARLY_VLD_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_BLOCK_EARLY_VLD_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>D</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_D</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_AUX_PARITY_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_AUX_PARITY_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_CRD_GRAN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_CRD_GRAN</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_INTERLEAVE</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_INTERLEAVE</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_LAYER_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_LAYER_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_MAX_FC_VC</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_MAX_FC_VC</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_PARITY_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_PARITY_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_PASS_HDR</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DATA_PASS_HDR</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DS</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_DS</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ECRC_SUPPORT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_ECRC_SUPPORT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FATAL_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_FATAL_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FLIT_MODE_PREFIX_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_FLIT_MODE_PREFIX_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>H</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_H</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HDR_DATA_SEP</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_HDR_DATA_SEP</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HDR_MAX_FC_VC</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_HDR_MAX_FC_VC</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HGRAN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_HGRAN</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HPARITY</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_HPARITY</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>IDE_SUPPORT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_IDE_SUPPORT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>M</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_M</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MAX_CRD_CNT_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_MAX_CRD_CNT_WIDTH</snps:attribute>
                  <snps:attribute name="Value">12</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MAX_HDR_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_MAX_HDR_WIDTH</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NDCRD</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_NDCRD</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NHCRD</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_NHCRD</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_SHARED_POOLS</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_NUM_SHARED_POOLS</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_MERGED_SELECT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_PCIE_MERGED_SELECT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_SHARED_SELECT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_PCIE_SHARED_SELECT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>RBN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_RBN</snps:attribute>
                  <snps:attribute name="Value">3</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SHARED_CREDIT_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_SHARED_CREDIT_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SH_DATA_CRD_BLK_SZ</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_SH_DATA_CRD_BLK_SZ</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SH_HDR_CRD_BLK_SZ</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_SH_HDR_CRD_BLK_SZ</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TBN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_TBN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TX_CRD_REG</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_TX_CRD_REG</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VIRAL_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_VIRAL_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VR</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_VR</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_RX_VT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>sfi_tx_data</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="SFI::Data" version="1.0_r1.1__v1.0_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="SFI::Data_rtl" version="1.0_r1.1__v1.0_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_valid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_early_valid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_early_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_block</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_block</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_parity</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_parity</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_start</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_start</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_info_byte</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_info_byte</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_end</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_end</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_poison</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_poison</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_edb</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_edb</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_crd_rtn_valid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_crd_rtn_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_crd_rtn_fc_id</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_crd_rtn_fc_id</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_crd_rtn_vc_id</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_crd_rtn_vc_id</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_crd_rtn_value</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_crd_rtn_value</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>data_crd_rtn_block</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_data_crd_rtn_block</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:mirroredSlave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_SFI::Data_1.0_r1.1__v1.0_r1.1.xml">
               <snps:attribute name="MinConsumers">1</snps:attribute>
               <snps:interfaceParameter>
                  <name>BCM_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_BCM_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>BLOCK_EARLY_VLD_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_BLOCK_EARLY_VLD_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>D</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_D</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_AUX_PARITY_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_AUX_PARITY_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_CRD_GRAN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_CRD_GRAN</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_INTERLEAVE</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_INTERLEAVE</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_LAYER_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_LAYER_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_MAX_FC_VC</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_MAX_FC_VC</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_PARITY_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_PARITY_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_PASS_HDR</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_PASS_HDR</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DS</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DS</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ECRC_SUPPORT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_ECRC_SUPPORT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FATAL_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_FATAL_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FLIT_MODE_PREFIX_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_FLIT_MODE_PREFIX_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>H</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_H</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HDR_DATA_SEP</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_HDR_DATA_SEP</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HDR_MAX_FC_VC</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_HDR_MAX_FC_VC</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HGRAN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_HGRAN</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HPARITY</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_HPARITY</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>IDE_SUPPORT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_IDE_SUPPORT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>M</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_M</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MAX_CRD_CNT_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_MAX_CRD_CNT_WIDTH</snps:attribute>
                  <snps:attribute name="Value">12</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MAX_HDR_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_MAX_HDR_WIDTH</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NDCRD</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_NDCRD</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NHCRD</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_NHCRD</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_SHARED_POOLS</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_NUM_SHARED_POOLS</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_MERGED_SELECT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_PCIE_MERGED_SELECT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_SHARED_SELECT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_PCIE_SHARED_SELECT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>RBN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_RBN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SHARED_CREDIT_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_SHARED_CREDIT_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SH_DATA_CRD_BLK_SZ</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_SH_DATA_CRD_BLK_SZ</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SH_HDR_CRD_BLK_SZ</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_SH_HDR_CRD_BLK_SZ</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TBN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_TBN</snps:attribute>
                  <snps:attribute name="Value">3</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TX_CRD_REG</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_TX_CRD_REG</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VIRAL_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_VIRAL_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VR</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_VR</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_VT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>sfi_tx_globals</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="SFI::Globals" version="1.0_r1.1__v1.0_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="SFI::Globals_rtl" version="1.0_r1.1__v1.0_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>txcon_req</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_txcon_req</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>rxcon_ack</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_rxcon_ack</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>rxdiscon_nack</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_rxdiscon_nack</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>rx_empty</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_rx_empty</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:mirroredSlave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_SFI::Globals_1.0_r1.1__v1.0_r1.1.xml">
               <snps:attribute name="MinConsumers">1</snps:attribute>
               <snps:interfaceParameter>
                  <name>BCM_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_BCM_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>BLOCK_EARLY_VLD_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_BLOCK_EARLY_VLD_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>D</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_D</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_AUX_PARITY_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_AUX_PARITY_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_CRD_GRAN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_CRD_GRAN</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_INTERLEAVE</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_INTERLEAVE</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_LAYER_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_LAYER_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_MAX_FC_VC</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_MAX_FC_VC</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_PARITY_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_PARITY_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_PASS_HDR</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_PASS_HDR</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DS</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DS</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ECRC_SUPPORT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_ECRC_SUPPORT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FATAL_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_FATAL_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FLIT_MODE_PREFIX_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_FLIT_MODE_PREFIX_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>H</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_H</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HDR_DATA_SEP</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_HDR_DATA_SEP</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HDR_MAX_FC_VC</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_HDR_MAX_FC_VC</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HGRAN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_HGRAN</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HPARITY</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_HPARITY</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>IDE_SUPPORT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_IDE_SUPPORT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>M</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_M</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MAX_CRD_CNT_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_MAX_CRD_CNT_WIDTH</snps:attribute>
                  <snps:attribute name="Value">12</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MAX_HDR_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_MAX_HDR_WIDTH</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NDCRD</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_NDCRD</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NHCRD</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_NHCRD</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_SHARED_POOLS</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_NUM_SHARED_POOLS</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_MERGED_SELECT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_PCIE_MERGED_SELECT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_SHARED_SELECT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_PCIE_SHARED_SELECT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>RBN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_RBN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SHARED_CREDIT_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_SHARED_CREDIT_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SH_DATA_CRD_BLK_SZ</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_SH_DATA_CRD_BLK_SZ</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SH_HDR_CRD_BLK_SZ</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_SH_HDR_CRD_BLK_SZ</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TBN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_TBN</snps:attribute>
                  <snps:attribute name="Value">3</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TX_CRD_REG</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_TX_CRD_REG</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VIRAL_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_VIRAL_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VR</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_VR</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_VT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>sfi_tx_header</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="SFI::Header" version="1.0_r1.1__v1.0_r1.1"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="SFI::Header_rtl" version="1.0_r1.1__v1.0_r1.1"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_valid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_hdr_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_early_valid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_hdr_early_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_block</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_hdr_block</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>header</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_header</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_info_bytes</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_hdr_info_bytes</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_crd_rtn_valid</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_hdr_crd_rtn_valid</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_crd_rtn_fc_id</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_hdr_crd_rtn_fc_id</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_crd_rtn_vc_id</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_hdr_crd_rtn_vc_id</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_crd_rtn_value</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_hdr_crd_rtn_value</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>hdr_crd_rtn_block</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>sfi_tx_hdr_crd_rtn_block</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:mirroredSlave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_SFI::Header_1.0_r1.1__v1.0_r1.1.xml">
               <snps:attribute name="MinConsumers">1</snps:attribute>
               <snps:interfaceParameter>
                  <name>BCM_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_BCM_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>BLOCK_EARLY_VLD_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_BLOCK_EARLY_VLD_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>D</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_D</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_AUX_PARITY_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_AUX_PARITY_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_CRD_GRAN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_CRD_GRAN</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_INTERLEAVE</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_INTERLEAVE</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_LAYER_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_LAYER_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_MAX_FC_VC</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_MAX_FC_VC</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_PARITY_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_PARITY_EN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DATA_PASS_HDR</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DATA_PASS_HDR</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>DS</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_DS</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>ECRC_SUPPORT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_ECRC_SUPPORT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FATAL_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_FATAL_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>FLIT_MODE_PREFIX_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_FLIT_MODE_PREFIX_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>H</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_H</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HDR_DATA_SEP</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_HDR_DATA_SEP</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HDR_MAX_FC_VC</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_HDR_MAX_FC_VC</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HGRAN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_HGRAN</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>HPARITY</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_HPARITY</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>IDE_SUPPORT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_IDE_SUPPORT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>M</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_M</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MAX_CRD_CNT_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_MAX_CRD_CNT_WIDTH</snps:attribute>
                  <snps:attribute name="Value">12</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>MAX_HDR_WIDTH</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_MAX_HDR_WIDTH</snps:attribute>
                  <snps:attribute name="Value">32</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NDCRD</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_NDCRD</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NHCRD</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_NHCRD</snps:attribute>
                  <snps:attribute name="Value">4</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>NUM_SHARED_POOLS</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_NUM_SHARED_POOLS</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_MERGED_SELECT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_PCIE_MERGED_SELECT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>PCIE_SHARED_SELECT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_PCIE_SHARED_SELECT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>RBN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_RBN</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SHARED_CREDIT_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_SHARED_CREDIT_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SH_DATA_CRD_BLK_SZ</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_SH_DATA_CRD_BLK_SZ</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>SH_HDR_CRD_BLK_SZ</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_SH_HDR_CRD_BLK_SZ</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TBN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_TBN</snps:attribute>
                  <snps:attribute name="Value">3</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>TX_CRD_REG</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_TX_CRD_REG</snps:attribute>
                  <snps:attribute name="Value">1</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VIRAL_EN</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_VIRAL_EN</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VR</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_VR</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
               <snps:interfaceParameter>
                  <name>VT</name>
                  <snps:attribute name="InterfaceLink">HQM_SFI_TX_VT</snps:attribute>
                  <snps:attribute name="Value">0</snps:attribute>
                  <snps:attribute name="ReadOnlyParam">0</snps:attribute>
               </snps:interfaceParameter>
            </snps:busInterface>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
      <ipxact:busInterface>
         <ipxact:name>viewpins_dig</ipxact:name>
         <ipxact:busType vendor="Intel" library="Intel" name="ViewPin" version="1.0_r1.2__v1.0_r1.2"/>
         <ipxact:abstractionTypes>
            <ipxact:abstractionType>
               <ipxact:abstractionRef vendor="Intel" library="Intel" name="ViewPin_rtl" version="1.0_r1.2__v1.0_r1.2"/>
               <ipxact:portMaps>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>dig_view_out_0</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>dig_view_out_0</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
                  <ipxact:portMap>
                     <ipxact:logicalPort>
                        <ipxact:name>dig_view_out_1</ipxact:name>
                     </ipxact:logicalPort>
                     <ipxact:physicalPort>
                        <ipxact:name>dig_view_out_1</ipxact:name>
                     </ipxact:physicalPort>
                  </ipxact:portMap>
               </ipxact:portMaps>
            </ipxact:abstractionType>
         </ipxact:abstractionTypes>
         <ipxact:slave/>
         <ipxact:vendorExtensions>
            <snps:busInterface fileName="Intel_Intel_ViewPin_1.0_r1.2__v1.0_r1.2.xml"/>
         </ipxact:vendorExtensions>
      </ipxact:busInterface>
   </ipxact:busInterfaces>
   <ipxact:model>
      <ipxact:views>
         <ipxact:view>
            <ipxact:name>RTL</ipxact:name>
            <ipxact:envIdentifier>:*Synthesis:</ipxact:envIdentifier>
            <ipxact:componentInstantiationRef>RTL</ipxact:componentInstantiationRef>
         </ipxact:view>
      </ipxact:views>
      <ipxact:instantiations>
         <ipxact:componentInstantiation>
            <ipxact:name>RTL</ipxact:name>
            <ipxact:description>No description available.</ipxact:description>
            <ipxact:language strict="true">systemverilog</ipxact:language>
            <ipxact:moduleName>hqm</ipxact:moduleName>
            <ipxact:moduleParameters>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_DTF_DATA_WIDTH" prompt="HQM_DTF_DATA_WIDTH" resolve="user" type="longint">
                  <ipxact:name>HQM_DTF_DATA_WIDTH</ipxact:name>
                  <ipxact:value>64</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_DTF_HEADER_WIDTH" prompt="HQM_DTF_HEADER_WIDTH" resolve="user" type="longint">
                  <ipxact:name>HQM_DTF_HEADER_WIDTH</ipxact:name>
                  <ipxact:value>25</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_DTF_TO_CNT_THRESHOLD" prompt="HQM_DTF_TO_CNT_THRESHOLD" resolve="user" type="longint">
                  <ipxact:name>HQM_DTF_TO_CNT_THRESHOLD</ipxact:name>
                  <ipxact:value>1000</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_DVP_USE_LEGACY_TIMESTAMP" prompt="HQM_DVP_USE_LEGACY_TIMESTAMP" resolve="user" type="longint">
                  <ipxact:name>HQM_DVP_USE_LEGACY_TIMESTAMP</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_DVP_USE_PUSH_SWD" prompt="HQM_DVP_USE_PUSH_SWD" resolve="user" type="longint">
                  <ipxact:name>HQM_DVP_USE_PUSH_SWD</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SBE_DATAWIDTH" prompt="HQM_SBE_DATAWIDTH" resolve="user" type="longint">
                  <ipxact:name>HQM_SBE_DATAWIDTH</ipxact:name>
                  <ipxact:value>8</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SBE_NPQUEUEDEPTH" prompt="HQM_SBE_NPQUEUEDEPTH" resolve="user" type="longint">
                  <ipxact:name>HQM_SBE_NPQUEUEDEPTH</ipxact:name>
                  <ipxact:value>4</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SBE_PARITY_REQUIRED" prompt="HQM_SBE_PARITY_REQUIRED" resolve="user" type="longint">
                  <ipxact:name>HQM_SBE_PARITY_REQUIRED</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SBE_PCQUEUEDEPTH" prompt="HQM_SBE_PCQUEUEDEPTH" resolve="user" type="longint">
                  <ipxact:name>HQM_SBE_PCQUEUEDEPTH</ipxact:name>
                  <ipxact:value>4</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_BCM_EN" prompt="HQM_SFI_RX_BCM_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_BCM_EN</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_BLOCK_EARLY_VLD_EN" prompt="HQM_SFI_RX_BLOCK_EARLY_VLD_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_BLOCK_EARLY_VLD_EN</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_D" prompt="HQM_SFI_RX_D" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_D</ipxact:name>
                  <ipxact:value>32</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_DATA_AUX_PARITY_EN" prompt="HQM_SFI_RX_DATA_AUX_PARITY_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_DATA_AUX_PARITY_EN</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_DATA_CRD_GRAN" prompt="HQM_SFI_RX_DATA_CRD_GRAN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_DATA_CRD_GRAN</ipxact:name>
                  <ipxact:value>4</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_DATA_INTERLEAVE" prompt="HQM_SFI_RX_DATA_INTERLEAVE" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_DATA_INTERLEAVE</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_DATA_LAYER_EN" prompt="HQM_SFI_RX_DATA_LAYER_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_DATA_LAYER_EN</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_DATA_MAX_FC_VC" prompt="HQM_SFI_RX_DATA_MAX_FC_VC" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_DATA_MAX_FC_VC</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_DATA_PARITY_EN" prompt="HQM_SFI_RX_DATA_PARITY_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_DATA_PARITY_EN</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_DATA_PASS_HDR" prompt="HQM_SFI_RX_DATA_PASS_HDR" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_DATA_PASS_HDR</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_DS" prompt="HQM_SFI_RX_DS" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_DS</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_ECRC_SUPPORT" prompt="HQM_SFI_RX_ECRC_SUPPORT" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_ECRC_SUPPORT</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_FATAL_EN" prompt="HQM_SFI_RX_FATAL_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_FATAL_EN</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_FLIT_MODE_PREFIX_EN" prompt="HQM_SFI_RX_FLIT_MODE_PREFIX_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_FLIT_MODE_PREFIX_EN</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_H" prompt="HQM_SFI_RX_H" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_H</ipxact:name>
                  <ipxact:value>32</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_HDR_DATA_SEP" prompt="HQM_SFI_RX_HDR_DATA_SEP" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_HDR_DATA_SEP</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_HDR_MAX_FC_VC" prompt="HQM_SFI_RX_HDR_MAX_FC_VC" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_HDR_MAX_FC_VC</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_HGRAN" prompt="HQM_SFI_RX_HGRAN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_HGRAN</ipxact:name>
                  <ipxact:value>4</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_HPARITY" prompt="HQM_SFI_RX_HPARITY" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_HPARITY</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_IDE_SUPPORT" prompt="HQM_SFI_RX_IDE_SUPPORT" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_IDE_SUPPORT</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_M" prompt="HQM_SFI_RX_M" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_M</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_MAX_CRD_CNT_WIDTH" prompt="HQM_SFI_RX_MAX_CRD_CNT_WIDTH" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_MAX_CRD_CNT_WIDTH</ipxact:name>
                  <ipxact:value>12</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_MAX_HDR_WIDTH" prompt="HQM_SFI_RX_MAX_HDR_WIDTH" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_MAX_HDR_WIDTH</ipxact:name>
                  <ipxact:value>32</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_NDCRD" prompt="HQM_SFI_RX_NDCRD" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_NDCRD</ipxact:name>
                  <ipxact:value>4</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_NHCRD" prompt="HQM_SFI_RX_NHCRD" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_NHCRD</ipxact:name>
                  <ipxact:value>4</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_NUM_SHARED_POOLS" prompt="HQM_SFI_RX_NUM_SHARED_POOLS" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_NUM_SHARED_POOLS</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_PCIE_MERGED_SELECT" prompt="HQM_SFI_RX_PCIE_MERGED_SELECT" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_PCIE_MERGED_SELECT</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_PCIE_SHARED_SELECT" prompt="HQM_SFI_RX_PCIE_SHARED_SELECT" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_PCIE_SHARED_SELECT</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_RBN" prompt="HQM_SFI_RX_RBN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_RBN</ipxact:name>
                  <ipxact:value>3</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_SHARED_CREDIT_EN" prompt="HQM_SFI_RX_SHARED_CREDIT_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_SHARED_CREDIT_EN</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_SH_DATA_CRD_BLK_SZ" prompt="HQM_SFI_RX_SH_DATA_CRD_BLK_SZ" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_SH_DATA_CRD_BLK_SZ</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_SH_HDR_CRD_BLK_SZ" prompt="HQM_SFI_RX_SH_HDR_CRD_BLK_SZ" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_SH_HDR_CRD_BLK_SZ</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_TBN" prompt="HQM_SFI_RX_TBN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_TBN</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_TX_CRD_REG" prompt="HQM_SFI_RX_TX_CRD_REG" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_TX_CRD_REG</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_VIRAL_EN" prompt="HQM_SFI_RX_VIRAL_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_VIRAL_EN</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_VR" prompt="HQM_SFI_RX_VR" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_VR</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_RX_VT" prompt="HQM_SFI_RX_VT" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_RX_VT</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_BCM_EN" prompt="HQM_SFI_TX_BCM_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_BCM_EN</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_BLOCK_EARLY_VLD_EN" prompt="HQM_SFI_TX_BLOCK_EARLY_VLD_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_BLOCK_EARLY_VLD_EN</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_D" prompt="HQM_SFI_TX_D" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_D</ipxact:name>
                  <ipxact:value>32</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_DATA_AUX_PARITY_EN" prompt="HQM_SFI_TX_DATA_AUX_PARITY_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_DATA_AUX_PARITY_EN</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_DATA_CRD_GRAN" prompt="HQM_SFI_TX_DATA_CRD_GRAN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_DATA_CRD_GRAN</ipxact:name>
                  <ipxact:value>4</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_DATA_INTERLEAVE" prompt="HQM_SFI_TX_DATA_INTERLEAVE" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_DATA_INTERLEAVE</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_DATA_LAYER_EN" prompt="HQM_SFI_TX_DATA_LAYER_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_DATA_LAYER_EN</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_DATA_MAX_FC_VC" prompt="HQM_SFI_TX_DATA_MAX_FC_VC" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_DATA_MAX_FC_VC</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_DATA_PARITY_EN" prompt="HQM_SFI_TX_DATA_PARITY_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_DATA_PARITY_EN</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_DATA_PASS_HDR" prompt="HQM_SFI_TX_DATA_PASS_HDR" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_DATA_PASS_HDR</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_DS" prompt="HQM_SFI_TX_DS" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_DS</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_ECRC_SUPPORT" prompt="HQM_SFI_TX_ECRC_SUPPORT" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_ECRC_SUPPORT</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_FATAL_EN" prompt="HQM_SFI_TX_FATAL_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_FATAL_EN</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_FLIT_MODE_PREFIX_EN" prompt="HQM_SFI_TX_FLIT_MODE_PREFIX_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_FLIT_MODE_PREFIX_EN</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_H" prompt="HQM_SFI_TX_H" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_H</ipxact:name>
                  <ipxact:value>32</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_HDR_DATA_SEP" prompt="HQM_SFI_TX_HDR_DATA_SEP" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_HDR_DATA_SEP</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_HDR_MAX_FC_VC" prompt="HQM_SFI_TX_HDR_MAX_FC_VC" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_HDR_MAX_FC_VC</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_HGRAN" prompt="HQM_SFI_TX_HGRAN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_HGRAN</ipxact:name>
                  <ipxact:value>4</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_HPARITY" prompt="HQM_SFI_TX_HPARITY" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_HPARITY</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_IDE_SUPPORT" prompt="HQM_SFI_TX_IDE_SUPPORT" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_IDE_SUPPORT</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_M" prompt="HQM_SFI_TX_M" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_M</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_MAX_CRD_CNT_WIDTH" prompt="HQM_SFI_TX_MAX_CRD_CNT_WIDTH" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_MAX_CRD_CNT_WIDTH</ipxact:name>
                  <ipxact:value>12</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_MAX_HDR_WIDTH" prompt="HQM_SFI_TX_MAX_HDR_WIDTH" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_MAX_HDR_WIDTH</ipxact:name>
                  <ipxact:value>32</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_NDCRD" prompt="HQM_SFI_TX_NDCRD" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_NDCRD</ipxact:name>
                  <ipxact:value>4</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_NHCRD" prompt="HQM_SFI_TX_NHCRD" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_NHCRD</ipxact:name>
                  <ipxact:value>4</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_NUM_SHARED_POOLS" prompt="HQM_SFI_TX_NUM_SHARED_POOLS" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_NUM_SHARED_POOLS</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_PCIE_MERGED_SELECT" prompt="HQM_SFI_TX_PCIE_MERGED_SELECT" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_PCIE_MERGED_SELECT</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_PCIE_SHARED_SELECT" prompt="HQM_SFI_TX_PCIE_SHARED_SELECT" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_PCIE_SHARED_SELECT</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_RBN" prompt="HQM_SFI_TX_RBN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_RBN</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_SHARED_CREDIT_EN" prompt="HQM_SFI_TX_SHARED_CREDIT_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_SHARED_CREDIT_EN</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_SH_DATA_CRD_BLK_SZ" prompt="HQM_SFI_TX_SH_DATA_CRD_BLK_SZ" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_SH_DATA_CRD_BLK_SZ</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_SH_HDR_CRD_BLK_SZ" prompt="HQM_SFI_TX_SH_HDR_CRD_BLK_SZ" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_SH_HDR_CRD_BLK_SZ</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_TBN" prompt="HQM_SFI_TX_TBN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_TBN</ipxact:name>
                  <ipxact:value>3</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_TX_CRD_REG" prompt="HQM_SFI_TX_TX_CRD_REG" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_TX_CRD_REG</ipxact:name>
                  <ipxact:value>1</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_VIRAL_EN" prompt="HQM_SFI_TX_VIRAL_EN" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_VIRAL_EN</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_VR" prompt="HQM_SFI_TX_VR" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_VR</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_SFI_TX_VT" prompt="HQM_SFI_TX_VT" resolve="user" type="longint">
                  <ipxact:name>HQM_SFI_TX_VT</ipxact:name>
                  <ipxact:value>0</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_TRIGFABWIDTH" prompt="HQM_TRIGFABWIDTH" resolve="user" type="longint">
                  <ipxact:name>HQM_TRIGFABWIDTH</ipxact:name>
                  <ipxact:value>4</ipxact:value>
               </ipxact:moduleParameter>
               <ipxact:moduleParameter dataType="int" parameterId="HQM_TRIGGER_WIDTH" prompt="HQM_TRIGGER_WIDTH" resolve="user" type="longint">
                  <ipxact:name>HQM_TRIGGER_WIDTH</ipxact:name>
                  <ipxact:value>3</ipxact:value>
               </ipxact:moduleParameter>
            </ipxact:moduleParameters>
            <ipxact:fileSetRef>
               <ipxact:localName>Hdl</ipxact:localName>
            </ipxact:fileSetRef>
         </ipxact:componentInstantiation>
      </ipxact:instantiations>
      <ipxact:ports>
         <ipxact:port>
            <ipxact:name>dvp_paddr</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>31</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>dvp_penable</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>dvp_pprot</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>2</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>dvp_psel</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>dvp_pstrb</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>3</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>dvp_pwdata</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>31</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>dvp_pwrite</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>early_fuses</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>15</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdfx_debug_cap</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>7</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdfx_debug_cap_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdfx_earlyboot_debug_exit</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdfx_policy_update</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdfx_powergood</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdfx_sbparity_def</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdfx_security_policy</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>7</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_clk</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_cry_clk</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_fast_cnt_width</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>1</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_force_ts</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_packetizer_cid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>7</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_packetizer_mid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>7</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_rst_b</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_serial_download_tsc</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_survive_mode</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_timestamp_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_timestamp_value</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>55</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_tsc_adjustment_strap</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>15</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_upstream_active</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_upstream_credit</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fdtf_upstream_sync</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fscan_byprst_b</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fscan_clkungate</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fscan_clkungate_syn</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fscan_isol_ctrl</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fscan_isol_lat_ctrl</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fscan_latchclosed_b</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fscan_latchopen</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fscan_mode</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fscan_ret_ctrl</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fscan_rstbypen</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>fscan_shiften</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>ftrig_fabric_in</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>(HQM_TRIGFABWIDTH-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>ftrig_fabric_out_ack</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>(HQM_TRIGFABWIDTH-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_mnpcup</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_mpccup</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_side_ism_fabric</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>2</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_teom</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_tnpput</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_tparity</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_tpayload</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>(HQM_SBE_DATAWIDTH-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_tpcput</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>iosf_pgcb_clk</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>pgcb_clk</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>pgcb_tck</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>pm_hqm_adr_assert</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>pma_safemode</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>powergood_rst_b</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>prim_clk</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>prim_clkack</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>prim_pwrgate_pmc_wake</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>prim_rst_b</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>prochot</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_iosfsb_ism_capturedr</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_iosfsb_ism_irdec</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_iosfsb_ism_shiftdr</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_iosfsb_ism_tck</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_iosfsb_ism_tdi</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_iosfsb_ism_trst_b</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_iosfsb_ism_updatedr</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_tapconfig_capturedr</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_tapconfig_irdec</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_tapconfig_shiftdr</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_tapconfig_tck</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_tapconfig_tdi</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_tapconfig_trst_b</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_tapconfig_updatedr</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_taptrigger_capturedr</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_taptrigger_irdec</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_taptrigger_shiftdr</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_taptrigger_tck</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_taptrigger_tdi</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_taptrigger_trst_b</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_taptrigger_updatedr</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_RX_D*8)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_aux_parity</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_crd_rtn_block</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_early_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_edb</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_RX_D/4)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_end</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_RX_D/4)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_info_byte</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_RX_DS*8)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_parity</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_RX_D/8)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_poison</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_RX_D/4)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_start</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_hdr_crd_rtn_block</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_hdr_early_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_hdr_info_bytes</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_RX_M*16)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_hdr_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_header</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_RX_H*8)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_txcon_req</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_block</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_crd_rtn_fc_id</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>1</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_crd_rtn_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_crd_rtn_value</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>(HQM_SFI_TX_NDCRD-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_crd_rtn_vc_id</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>4</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_hdr_block</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_hdr_crd_rtn_fc_id</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>1</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_hdr_crd_rtn_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_hdr_crd_rtn_value</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>(HQM_SFI_TX_NHCRD-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_hdr_crd_rtn_vc_id</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>4</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_rx_empty</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_rxcon_ack</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_rxdiscon_nack</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>side_clk</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>side_clkack</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>side_pwrgate_pmc_wake</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>side_rst_b</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_16b_portids</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_cmpl_sai</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>7</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_csr_cp</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>63</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_csr_rac</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>63</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_csr_wac</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>63</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_device_id</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>15</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_do_serr_dstid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>15</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_do_serr_rs</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>0</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_do_serr_sai</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>7</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_do_serr_sairs_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_do_serr_tag</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>2</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_err_sb_dstid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>15</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_err_sb_sai</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>7</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_force_pok_sai_0</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>7</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_force_pok_sai_1</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>7</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_gpsb_srcid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>15</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_resetprep_ack_sai</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>7</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_resetprep_sai_0</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>7</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_resetprep_sai_1</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>7</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_hqm_tx_sai</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>7</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>strap_no_mgmt_acks</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>in</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>adtf_dnstream_data</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>(HQM_DTF_DATA_WIDTH-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>adtf_dnstream_header</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>(HQM_DTF_HEADER_WIDTH-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>adtf_dnstream_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>atrig_fabric_in_ack</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>(HQM_TRIGFABWIDTH-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>atrig_fabric_out</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>(HQM_TRIGFABWIDTH-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>dig_view_out_0</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>dig_view_out_1</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>dvp_prdata</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>31</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>dvp_pready</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>dvp_pslverr</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_meom</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_mnpput</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_mparity</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_mpayload</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>(HQM_SBE_DATAWIDTH-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_mpcput</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_side_ism_agent</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>2</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_tnpcup</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>gpsb_tpccup</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>hqm_pm_adr_ack</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>ip_ready</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>prim_clkreq</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>reset_prep_ack</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_iosfsb_ism_tdo</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_tapconfig_tdo</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>rtdr_taptrigger_tdo</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_block</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_crd_rtn_fc_id</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>1</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_crd_rtn_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_crd_rtn_value</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>(HQM_SFI_RX_NDCRD-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_data_crd_rtn_vc_id</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>4</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_hdr_block</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_hdr_crd_rtn_fc_id</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>1</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_hdr_crd_rtn_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_hdr_crd_rtn_value</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>(HQM_SFI_RX_NHCRD-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_hdr_crd_rtn_vc_id</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>4</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_rx_empty</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_rxcon_ack</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_rx_rxdiscon_nack</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_TX_D*8)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_aux_parity</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_crd_rtn_block</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_early_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_edb</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_TX_D/4)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_end</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_TX_D/4)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_info_byte</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_TX_DS*8)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_parity</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_TX_D/8)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_poison</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_TX_D/4)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_start</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_data_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_hdr_crd_rtn_block</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_hdr_early_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_hdr_info_bytes</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_TX_M*16)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_hdr_valid</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_header</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:vectors>
                  <ipxact:vector>
                     <ipxact:left>((HQM_SFI_TX_H*8)-1)</ipxact:left>
                     <ipxact:right>0</ipxact:right>
                  </ipxact:vector>
               </ipxact:vectors>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName>logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>sfi_tx_txcon_req</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>side_clkreq</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
         <ipxact:port>
            <ipxact:name>side_pok</ipxact:name>
            <ipxact:wire>
               <ipxact:direction>out</ipxact:direction>
               <ipxact:wireTypeDefs>
                  <ipxact:wireTypeDef>
                     <ipxact:typeName constrained="true">logic</ipxact:typeName>
                     <ipxact:typeDefinition>std.systemverilog</ipxact:typeDefinition>
                     <ipxact:viewRef>RTL</ipxact:viewRef>
                  </ipxact:wireTypeDef>
               </ipxact:wireTypeDefs>
            </ipxact:wire>
         </ipxact:port>
      </ipxact:ports>
   </ipxact:model>
   <ipxact:fileSets>
      <ipxact:fileSet>
         <ipxact:name>Synopsys_InterfaceDefinitions</ipxact:name>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/APB4/vC/coretools/apb4_interface.vC_r1.0.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/SFI/v1.0/coretools/sfi_data_interface.v1.0_r1.1.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/Reset/v1.0/coretools/reset_interface.v1.0_r1.1.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/IOSF__SB/v1.4/coretools/iosf_sb_reset_interface.v1.4_r1.3.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/IOSF__SB/v1.4/coretools/iosf_sb_clock_interface.v1.4_r1.3.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/collage_intf_def/3.9.7/rtl_interface_defs/iosf/iosf_primary_interface.1.2.3.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/IOSF__SB/v1.4/coretools/iosf_sb_power_interface.v1.4_r1.3.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/IOSF__DFX__SCAN/v2.4/coretools/iosf_dfx_scan_reset_interface.v2.4_r1.4.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/IOSF__SB/v1.4/coretools/iosf_sb_pok_interface.v1.4_r1.3.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/IOSF__SB/v1.4/coretools/iosf_sb_interface.v1.4_r1.3.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/IOSF__DFX__SCAN/v2.4/coretools/iosf_dfx_scan_interface.v2.4_r1.4.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/DTF/v1.4/coretools/dtf_reset_interface.v1.4_r1.2.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/IOSF__DFX__RTDR/v1.5/coretools/iosf_dfx_rtdr_clock_interface.v1.5_r1.1.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/wake_intf/1.0/coretools/wake_intf_interface.1.0.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/DTF/v1.4/coretools/dtf_misc_interface.v1.4_r1.2.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/DTF/v1.4/coretools/dtf_clock_interface.v1.4_r1.2.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/CTF/v1.0/coretools/ctf_signals_interface.v1.0_r1.1.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/IOSF__SB/v1.4/coretools/iosf_sb_idstraps_interface.v1.4_r1.3.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/CLOCK_REQ_ACK/v2.0/coretools/clock_req_ack_interface.v2.0_r1.0.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/SFI/v1.0/coretools/sfi_globals_interface.v1.0_r1.1.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/IOSF__DFX__RTDR/v1.5/coretools/iosf_dfx_rtdr_reset_interface.v1.5_r1.1.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/IOSF__DFX__DSP/v2.0/coretools/iosf_dfx_dsp_inside_interface.v2.0_r1.2.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/DTF/v1.4/coretools/dtf_signals_interface.v1.4_r1.2.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/IOSF__DFX__RTDR/v1.5/coretools/iosf_dfx_rtdr_interface.v1.5_r1.1.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/SFI/v1.0/coretools/sfi_header_interface.v1.0_r1.1.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/p/hdk/rtl/cad/x86-64_linux30/intel/bus_interface_defs/0.15/ViewPin/v1.0/coretools/viewpin_interface.v1.0_r1.2.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
      </ipxact:fileSet>
      <ipxact:fileSet>
         <ipxact:name>tools</ipxact:name>
         <ipxact:file>
            <ipxact:name>/nfs/site/disks/ncsg_00170/users/jkerth/hqm-srvrgen4/subIP/sip/AW/src/rtl/hqm_AW_pkg.sv</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/nfs/site/disks/ncsg_00170/users/jkerth/hqm-srvrgen4/src/rtl/system/hqm_sfi_pkg.sv</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/nfs/site/disks/ncsg_00170/users/jkerth/hqm-srvrgen4/src/rtl/hqm_sif_pkg.sv</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/nfs/site/disks/ncsg_00170/users/jkerth/hqm-srvrgen4/output/hqm/collage/hqm/gen/reports/hqm.build.summary</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/nfs/site/disks/ncsg_00170/users/jkerth/hqm-srvrgen4/integration/collage/script/builder.hqm.tcl</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/nfs/site/disks/ncsg_00170/users/jkerth/hqm-srvrgen4/output/hqm/collage/hqm/gen/reports/hqm.build.warning</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/nfs/site/disks/ncsg_00170/users/jkerth/hqm-srvrgen4/output/hqm/collage/hqm/gen/rtl/hqm.sv</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>/nfs/site/disks/ncsg_00170/users/jkerth/hqm-srvrgen4/src/rtl/hqm_pkg.sv</ipxact:name>
            <ipxact:fileType>unknown</ipxact:fileType>
         </ipxact:file>
      </ipxact:fileSet>
      <ipxact:fileSet>
         <ipxact:name>Hdl</ipxact:name>
         <ipxact:file>
            <ipxact:name>./rtl/hqm_AW_pkg.sv</ipxact:name>
            <ipxact:fileType>systemVerilogSource</ipxact:fileType>
            <ipxact:logicalName>work</ipxact:logicalName>
            <ipxact:dependency>./rtl</ipxact:dependency>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>./rtl/hqm_pkg.sv</ipxact:name>
            <ipxact:fileType>systemVerilogSource</ipxact:fileType>
            <ipxact:logicalName>work</ipxact:logicalName>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>./rtl/hqm_sif_pkg.sv</ipxact:name>
            <ipxact:fileType>systemVerilogSource</ipxact:fileType>
            <ipxact:logicalName>work</ipxact:logicalName>
            <ipxact:dependency>./rtl</ipxact:dependency>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>./rtl/hqm_sfi_pkg.sv</ipxact:name>
            <ipxact:fileType>systemVerilogSource</ipxact:fileType>
            <ipxact:logicalName>work</ipxact:logicalName>
         </ipxact:file>
         <ipxact:file>
            <ipxact:name>./rtl/hqm.sv</ipxact:name>
            <ipxact:fileType>systemVerilogSource</ipxact:fileType>
            <ipxact:logicalName>work</ipxact:logicalName>
         </ipxact:file>
         <ipxact:dependency>./rtl</ipxact:dependency>
      </ipxact:fileSet>
   </ipxact:fileSets>
   <ipxact:parameters>
      <ipxact:parameter parameterId="NUM_CREDITS" prompt="NUM_CREDITS" resolve="user" type="longint">
         <ipxact:name>NUM_CREDITS</ipxact:name>
         <ipxact:value>16384</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_CREDITS_BANKS" prompt="NUM_CREDITS_BANKS" resolve="user" type="longint">
         <ipxact:name>NUM_CREDITS_BANKS</ipxact:name>
         <ipxact:value>8</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_CREDITS_PBANK" prompt="NUM_CREDITS_PBANK" resolve="user" type="longint">
         <ipxact:name>NUM_CREDITS_PBANK</ipxact:name>
         <ipxact:value>(NUM_CREDITS/NUM_CREDITS_BANKS)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_DIR_QID" prompt="NUM_DIR_QID" resolve="user" type="longint">
         <ipxact:name>NUM_DIR_QID</ipxact:name>
         <ipxact:value>64</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_DIR_CQ" prompt="NUM_DIR_CQ" resolve="user" type="longint">
         <ipxact:name>NUM_DIR_CQ</ipxact:name>
         <ipxact:value>NUM_DIR_QID</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_DIR_PP" prompt="NUM_DIR_PP" resolve="user" type="longint">
         <ipxact:name>NUM_DIR_PP</ipxact:name>
         <ipxact:value>NUM_DIR_CQ</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_LDB_QID" prompt="NUM_LDB_QID" resolve="user" type="longint">
         <ipxact:name>NUM_LDB_QID</ipxact:name>
         <ipxact:value>32</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_LDB_CQ" prompt="NUM_LDB_CQ" resolve="user" type="longint">
         <ipxact:name>NUM_LDB_CQ</ipxact:name>
         <ipxact:value>64</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_LDB_PP" prompt="NUM_LDB_PP" resolve="user" type="longint">
         <ipxact:name>NUM_LDB_PP</ipxact:name>
         <ipxact:value>NUM_LDB_CQ</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_VAS" prompt="NUM_VAS" resolve="user" type="longint">
         <ipxact:name>NUM_VAS</ipxact:name>
         <ipxact:value>32</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_VF" prompt="NUM_VF" resolve="user" type="longint">
         <ipxact:name>NUM_VF</ipxact:name>
         <ipxact:value>16</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_VDEV" prompt="NUM_VDEV" resolve="user" type="longint">
         <ipxact:name>NUM_VDEV</ipxact:name>
         <ipxact:value>16</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="TOTAL_SN_GROUP" prompt="TOTAL_SN_GROUP" resolve="user" type="longint">
         <ipxact:name>TOTAL_SN_GROUP</ipxact:name>
         <ipxact:value>2</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="TOTAL_SN_SLOT" prompt="TOTAL_SN_SLOT" resolve="user" type="longint">
         <ipxact:name>TOTAL_SN_SLOT</ipxact:name>
         <ipxact:value>16</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="TOTAL_SN_MODE" prompt="TOTAL_SN_MODE" resolve="user" type="longint">
         <ipxact:name>TOTAL_SN_MODE</ipxact:name>
         <ipxact:value>5</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="DEVICE_ID" prompt="DEVICE_ID" resolve="user" type="bit">
         <ipxact:name>DEVICE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>15</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h2714</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="VF_DEVICE_ID" prompt="VF_DEVICE_ID" resolve="user" type="bit">
         <ipxact:name>VF_DEVICE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>15</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h2715</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_RSV0_CFG_NODE_ID" prompt="HQM_RSV0_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_RSV0_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h0</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_SYS_CFG_NODE_ID" prompt="HQM_SYS_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_SYS_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h1</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_AQED_CFG_NODE_ID" prompt="HQM_AQED_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_AQED_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h2</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_AP_CFG_NODE_ID" prompt="HQM_AP_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_AP_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h3</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_CHP_CFG_NODE_ID" prompt="HQM_CHP_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_CHP_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h4</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_DP_CFG_NODE_ID" prompt="HQM_DP_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_DP_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h5</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_QED_CFG_NODE_ID" prompt="HQM_QED_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_QED_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h6</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_NALB_CFG_NODE_ID" prompt="HQM_NALB_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_NALB_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h7</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_ROP_CFG_NODE_ID" prompt="HQM_ROP_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_ROP_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h8</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_LSP_CFG_NODE_ID" prompt="HQM_LSP_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_LSP_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h9</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_MSTR_CFG_NODE_ID" prompt="HQM_MSTR_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_MSTR_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'ha</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_RSV11_CFG_NODE_ID" prompt="HQM_RSV11_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_RSV11_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'hb</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_RSV12_CFG_NODE_ID" prompt="HQM_RSV12_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_RSV12_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'hc</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_RSV13_CFG_NODE_ID" prompt="HQM_RSV13_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_RSV13_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'hd</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_RSV14_CFG_NODE_ID" prompt="HQM_RSV14_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_RSV14_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'he</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_RSV15_CFG_NODE_ID" prompt="HQM_RSV15_CFG_NODE_ID" resolve="user" type="bit">
         <ipxact:name>HQM_RSV15_CFG_NODE_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'hf</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HCW_ENQ_ADDR_WIDTH" prompt="HCW_ENQ_ADDR_WIDTH" resolve="user" type="longint">
         <ipxact:name>HCW_ENQ_ADDR_WIDTH</ipxact:name>
         <ipxact:value>12</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HCW_ENQ_DATA_WIDTH" prompt="HCW_ENQ_DATA_WIDTH" resolve="user" type="longint">
         <ipxact:name>HCW_ENQ_DATA_WIDTH</ipxact:name>
         <ipxact:value>128</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HCW_ENQ_WUSER_WIDTH" prompt="HCW_ENQ_WUSER_WIDTH" resolve="user" type="longint">
         <ipxact:name>HCW_ENQ_WUSER_WIDTH</ipxact:name>
         <ipxact:value>6</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HCW_ENQ_BUSER_WIDTH" prompt="HCW_ENQ_BUSER_WIDTH" resolve="user" type="longint">
         <ipxact:name>HCW_ENQ_BUSER_WIDTH</ipxact:name>
         <ipxact:value>6</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HCW_ENQ_ID_WIDTH" prompt="HCW_ENQ_ID_WIDTH" resolve="user" type="longint">
         <ipxact:name>HCW_ENQ_ID_WIDTH</ipxact:name>
         <ipxact:value>6</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HCW_SCHED_ADDR_WIDTH" prompt="HCW_SCHED_ADDR_WIDTH" resolve="user" type="longint">
         <ipxact:name>HCW_SCHED_ADDR_WIDTH</ipxact:name>
         <ipxact:value>14</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HCW_SCHED_DATA_WIDTH" prompt="HCW_SCHED_DATA_WIDTH" resolve="user" type="longint">
         <ipxact:name>HCW_SCHED_DATA_WIDTH</ipxact:name>
         <ipxact:value>128</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HCW_SCHED_WUSER_WIDTH" prompt="HCW_SCHED_WUSER_WIDTH" resolve="user" type="longint">
         <ipxact:name>HCW_SCHED_WUSER_WIDTH</ipxact:name>
         <ipxact:value>6</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HCW_SCHED_BUSER_WIDTH" prompt="HCW_SCHED_BUSER_WIDTH" resolve="user" type="longint">
         <ipxact:name>HCW_SCHED_BUSER_WIDTH</ipxact:name>
         <ipxact:value>6</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_RSV0_CFG_UNIT_ID" prompt="HQM_RSV0_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_RSV0_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h0</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HCW_SCHED_ID_WIDTH" prompt="HCW_SCHED_ID_WIDTH" resolve="user" type="longint">
         <ipxact:name>HCW_SCHED_ID_WIDTH</ipxact:name>
         <ipxact:value>6</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_SYS_CFG_UNIT_ID" prompt="HQM_SYS_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_SYS_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h1</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_AQED_CFG_UNIT_ID" prompt="HQM_AQED_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_AQED_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h2</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_AP_CFG_UNIT_ID" prompt="HQM_AP_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_AP_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h3</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_CHP_CFG_UNIT_ID" prompt="HQM_CHP_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_CHP_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h4</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_DP_CFG_UNIT_ID" prompt="HQM_DP_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_DP_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h5</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_QED_CFG_UNIT_ID" prompt="HQM_QED_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_QED_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h6</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="VF_RESET_WORK_CNT" prompt="VF_RESET_WORK_CNT" resolve="user" type="longint">
         <ipxact:name>VF_RESET_WORK_CNT</ipxact:name>
         <ipxact:value>16</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_NALB_CFG_UNIT_ID" prompt="HQM_NALB_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_NALB_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h7</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="VF_RESET_PAUSE_CNT" prompt="VF_RESET_PAUSE_CNT" resolve="user" type="longint">
         <ipxact:name>VF_RESET_PAUSE_CNT</ipxact:name>
         <ipxact:value>256</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_ROP_CFG_UNIT_ID" prompt="HQM_ROP_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_ROP_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h8</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_LSP_CFG_UNIT_ID" prompt="HQM_LSP_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_LSP_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'h9</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_MSTR_CFG_UNIT_ID" prompt="HQM_MSTR_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_MSTR_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'ha</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_RSV11_CFG_UNIT_ID" prompt="HQM_RSV11_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_RSV11_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'hb</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_RSV12_CFG_UNIT_ID" prompt="HQM_RSV12_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_RSV12_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'hc</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_BCAMS_AQED" prompt="NUM_BCAMS_AQED" resolve="user" type="longint">
         <ipxact:name>NUM_BCAMS_AQED</ipxact:name>
         <ipxact:value>8</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_RSV13_CFG_UNIT_ID" prompt="HQM_RSV13_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_RSV13_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'hd</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_AQED" prompt="NUM_RFS_AQED" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_AQED</ipxact:name>
         <ipxact:value>37</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_RSV14_CFG_UNIT_ID" prompt="HQM_RSV14_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_RSV14_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'he</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_AP" prompt="NUM_RFS_AP" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_AP</ipxact:name>
         <ipxact:value>100</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="HQM_RSV15_CFG_UNIT_ID" prompt="HQM_RSV15_CFG_UNIT_ID" resolve="user" type="bit">
         <ipxact:name>HQM_RSV15_CFG_UNIT_ID</ipxact:name>
         <ipxact:vectors>
            <ipxact:vector>
               <ipxact:left>3</ipxact:left>
               <ipxact:right>0</ipxact:right>
            </ipxact:vector>
         </ipxact:vectors>
         <ipxact:value>'hf</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_AW_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_CHP" prompt="NUM_RFS_CHP" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_CHP</ipxact:name>
         <ipxact:value>32</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_CHP_PGCB" prompt="NUM_RFS_CHP_PGCB" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_CHP_PGCB</ipxact:name>
         <ipxact:value>2</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_DP" prompt="NUM_RFS_DP" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_DP</ipxact:name>
         <ipxact:value>19</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_LSP" prompt="NUM_RFS_LSP" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_LSP</ipxact:name>
         <ipxact:value>57</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_NALB" prompt="NUM_RFS_NALB" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_NALB</ipxact:name>
         <ipxact:value>24</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_QED" prompt="NUM_RFS_QED" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_QED</ipxact:name>
         <ipxact:value>5</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_ROP" prompt="NUM_RFS_ROP" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_ROP</ipxact:name>
         <ipxact:value>21</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_SYS" prompt="NUM_RFS_SYS" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_SYS</ipxact:name>
         <ipxact:value>44</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_SYS_DC" prompt="NUM_RFS_SYS_DC" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_SYS_DC</ipxact:name>
         <ipxact:value>1</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_SYSTEM" prompt="NUM_RFS_SYSTEM" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_SYSTEM</ipxact:name>
         <ipxact:value>(NUM_RFS_SYS+NUM_RFS_SYS_DC)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_IOSF_1C" prompt="NUM_RFS_IOSF_1C" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_IOSF_1C</ipxact:name>
         <ipxact:value>9</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_IOSF_DC" prompt="NUM_RFS_IOSF_DC" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_IOSF_DC</ipxact:name>
         <ipxact:value>3</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RFS_IOSF" prompt="NUM_RFS_IOSF" resolve="user" type="longint">
         <ipxact:name>NUM_RFS_IOSF</ipxact:name>
         <ipxact:value>(NUM_RFS_IOSF_1C+NUM_RFS_IOSF_DC)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SRAMS_AQED" prompt="NUM_SRAMS_AQED" resolve="user" type="longint">
         <ipxact:name>NUM_SRAMS_AQED</ipxact:name>
         <ipxact:value>5</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SRAMS_CHP" prompt="NUM_SRAMS_CHP" resolve="user" type="longint">
         <ipxact:name>NUM_SRAMS_CHP</ipxact:name>
         <ipxact:value>9</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SRAMS_DP" prompt="NUM_SRAMS_DP" resolve="user" type="longint">
         <ipxact:name>NUM_SRAMS_DP</ipxact:name>
         <ipxact:value>4</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SRAMS_NALB" prompt="NUM_SRAMS_NALB" resolve="user" type="longint">
         <ipxact:name>NUM_SRAMS_NALB</ipxact:name>
         <ipxact:value>4</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SRAMS_QED" prompt="NUM_SRAMS_QED" resolve="user" type="longint">
         <ipxact:name>NUM_SRAMS_QED</ipxact:name>
         <ipxact:value>24</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SRAMS_SYSTEM" prompt="NUM_SRAMS_SYSTEM" resolve="user" type="longint">
         <ipxact:name>NUM_SRAMS_SYSTEM</ipxact:name>
         <ipxact:value>1</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RAMS_AQED" prompt="NUM_RAMS_AQED" resolve="user" type="longint">
         <ipxact:name>NUM_RAMS_AQED</ipxact:name>
         <ipxact:value>((NUM_SRAMS_AQED+NUM_RFS_AQED)+NUM_BCAMS_AQED)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RAMS_AP" prompt="NUM_RAMS_AP" resolve="user" type="longint">
         <ipxact:name>NUM_RAMS_AP</ipxact:name>
         <ipxact:value>NUM_RFS_AP</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RAMS_CHP" prompt="NUM_RAMS_CHP" resolve="user" type="longint">
         <ipxact:name>NUM_RAMS_CHP</ipxact:name>
         <ipxact:value>(NUM_SRAMS_CHP+NUM_RFS_CHP)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RAMS_DP" prompt="NUM_RAMS_DP" resolve="user" type="longint">
         <ipxact:name>NUM_RAMS_DP</ipxact:name>
         <ipxact:value>(NUM_SRAMS_DP+NUM_RFS_DP)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RAMS_LSP" prompt="NUM_RAMS_LSP" resolve="user" type="longint">
         <ipxact:name>NUM_RAMS_LSP</ipxact:name>
         <ipxact:value>NUM_RFS_LSP</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RAMS_NALB" prompt="NUM_RAMS_NALB" resolve="user" type="longint">
         <ipxact:name>NUM_RAMS_NALB</ipxact:name>
         <ipxact:value>(NUM_SRAMS_NALB+NUM_RFS_NALB)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RAMS_QED" prompt="NUM_RAMS_QED" resolve="user" type="longint">
         <ipxact:name>NUM_RAMS_QED</ipxact:name>
         <ipxact:value>(NUM_SRAMS_QED+NUM_RFS_QED)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RAMS_ROP" prompt="NUM_RAMS_ROP" resolve="user" type="longint">
         <ipxact:name>NUM_RAMS_ROP</ipxact:name>
         <ipxact:value>21</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RAMS_SYSTEM" prompt="NUM_RAMS_SYSTEM" resolve="user" type="longint">
         <ipxact:name>NUM_RAMS_SYSTEM</ipxact:name>
         <ipxact:value>(NUM_SRAMS_SYSTEM+NUM_RFS_SYSTEM)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RAMS_IOSF" prompt="NUM_RAMS_IOSF" resolve="user" type="longint">
         <ipxact:name>NUM_RAMS_IOSF</ipxact:name>
         <ipxact:value>NUM_RFS_IOSF</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RAMS_CORE" prompt="NUM_RAMS_CORE" resolve="user" type="longint">
         <ipxact:name>NUM_RAMS_CORE</ipxact:name>
         <ipxact:value>((((((((NUM_RAMS_AQED+NUM_RAMS_AP)+NUM_RAMS_CHP)+NUM_RAMS_DP)+NUM_RAMS_LSP)+NUM_RAMS_NALB)+NUM_RAMS_QED)+NUM_RAMS_ROP)+NUM_RAMS_SYSTEM)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_RAMS_TOTAL" prompt="NUM_RAMS_TOTAL" resolve="user" type="longint">
         <ipxact:name>NUM_RAMS_TOTAL</ipxact:name>
         <ipxact:value>(NUM_RAMS_CORE+NUM_RAMS_IOSF)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SCHAINS_AQED" prompt="NUM_SCHAINS_AQED" resolve="user" type="longint">
         <ipxact:name>NUM_SCHAINS_AQED</ipxact:name>
         <ipxact:value>82</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SCHAINS_CHP" prompt="NUM_SCHAINS_CHP" resolve="user" type="longint">
         <ipxact:name>NUM_SCHAINS_CHP</ipxact:name>
         <ipxact:value>166</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SCHAINS_DP" prompt="NUM_SCHAINS_DP" resolve="user" type="longint">
         <ipxact:name>NUM_SCHAINS_DP</ipxact:name>
         <ipxact:value>32</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SCHAINS_LSP" prompt="NUM_SCHAINS_LSP" resolve="user" type="longint">
         <ipxact:name>NUM_SCHAINS_LSP</ipxact:name>
         <ipxact:value>145</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SCHAINS_NALB" prompt="NUM_SCHAINS_NALB" resolve="user" type="longint">
         <ipxact:name>NUM_SCHAINS_NALB</ipxact:name>
         <ipxact:value>41</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SCHAINS_QED" prompt="NUM_SCHAINS_QED" resolve="user" type="longint">
         <ipxact:name>NUM_SCHAINS_QED</ipxact:name>
         <ipxact:value>30</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SCHAINS_ROP" prompt="NUM_SCHAINS_ROP" resolve="user" type="longint">
         <ipxact:name>NUM_SCHAINS_ROP</ipxact:name>
         <ipxact:value>84</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SCHAINS_CORE" prompt="NUM_SCHAINS_CORE" resolve="user" type="longint">
         <ipxact:name>NUM_SCHAINS_CORE</ipxact:name>
         <ipxact:value>((((((NUM_SCHAINS_AQED+NUM_SCHAINS_CHP)+NUM_SCHAINS_DP)+NUM_SCHAINS_LSP)+NUM_SCHAINS_NALB)+NUM_SCHAINS_QED)+NUM_SCHAINS_ROP)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SCHAINS_MASTER" prompt="NUM_SCHAINS_MASTER" resolve="user" type="longint">
         <ipxact:name>NUM_SCHAINS_MASTER</ipxact:name>
         <ipxact:value>5</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SCHAINS_SYSTEM" prompt="NUM_SCHAINS_SYSTEM" resolve="user" type="longint">
         <ipxact:name>NUM_SCHAINS_SYSTEM</ipxact:name>
         <ipxact:value>95</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="NUM_SCHAINS_IOSF" prompt="NUM_SCHAINS_IOSF" resolve="user" type="longint">
         <ipxact:name>NUM_SCHAINS_IOSF</ipxact:name>
         <ipxact:value>182</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="SCHAIN_SINDEX_AQED" prompt="SCHAIN_SINDEX_AQED" resolve="user" type="longint">
         <ipxact:name>SCHAIN_SINDEX_AQED</ipxact:name>
         <ipxact:value>0</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="SCHAIN_SINDEX_CHP" prompt="SCHAIN_SINDEX_CHP" resolve="user" type="longint">
         <ipxact:name>SCHAIN_SINDEX_CHP</ipxact:name>
         <ipxact:value>(SCHAIN_SINDEX_AQED+NUM_SCHAINS_AQED)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="SCHAIN_SINDEX_DP" prompt="SCHAIN_SINDEX_DP" resolve="user" type="longint">
         <ipxact:name>SCHAIN_SINDEX_DP</ipxact:name>
         <ipxact:value>(SCHAIN_SINDEX_CHP+NUM_SCHAINS_CHP)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="SCHAIN_SINDEX_LSP" prompt="SCHAIN_SINDEX_LSP" resolve="user" type="longint">
         <ipxact:name>SCHAIN_SINDEX_LSP</ipxact:name>
         <ipxact:value>(SCHAIN_SINDEX_DP+NUM_SCHAINS_DP)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="SCHAIN_SINDEX_NALB" prompt="SCHAIN_SINDEX_NALB" resolve="user" type="longint">
         <ipxact:name>SCHAIN_SINDEX_NALB</ipxact:name>
         <ipxact:value>(SCHAIN_SINDEX_LSP+NUM_SCHAINS_LSP)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="SCHAIN_SINDEX_QED" prompt="SCHAIN_SINDEX_QED" resolve="user" type="longint">
         <ipxact:name>SCHAIN_SINDEX_QED</ipxact:name>
         <ipxact:value>(SCHAIN_SINDEX_NALB+NUM_SCHAINS_NALB)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="SCHAIN_SINDEX_ROP" prompt="SCHAIN_SINDEX_ROP" resolve="user" type="longint">
         <ipxact:name>SCHAIN_SINDEX_ROP</ipxact:name>
         <ipxact:value>(SCHAIN_SINDEX_QED+NUM_SCHAINS_QED)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="SCHAIN_SINDEX_MASTER" prompt="SCHAIN_SINDEX_MASTER" resolve="user" type="longint">
         <ipxact:name>SCHAIN_SINDEX_MASTER</ipxact:name>
         <ipxact:value>0</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="SCHAIN_SINDEX_SYSTEM" prompt="SCHAIN_SINDEX_SYSTEM" resolve="user" type="longint">
         <ipxact:name>SCHAIN_SINDEX_SYSTEM</ipxact:name>
         <ipxact:value>(SCHAIN_SINDEX_MASTER+NUM_SCHAINS_MASTER)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="SCHAIN_SINDEX_CORE" prompt="SCHAIN_SINDEX_CORE" resolve="user" type="longint">
         <ipxact:name>SCHAIN_SINDEX_CORE</ipxact:name>
         <ipxact:value>(SCHAIN_SINDEX_SYSTEM+NUM_SCHAINS_SYSTEM)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
      <ipxact:parameter parameterId="SCHAIN_SINDEX_IOSF" prompt="SCHAIN_SINDEX_IOSF" resolve="user" type="longint">
         <ipxact:name>SCHAIN_SINDEX_IOSF</ipxact:name>
         <ipxact:value>(SCHAIN_SINDEX_CORE+NUM_SCHAINS_CORE)</ipxact:value>
         <ipxact:vendorExtensions>
            <snps:package>
               <snps:name>hqm_pkg</snps:name>
               <snps:requiredHdlPackages>
                  <snps:requiredHdlPackage>systemverilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>verilog</snps:requiredHdlPackage>
                  <snps:requiredHdlPackage>hqm_AW_pkg</snps:requiredHdlPackage>
               </snps:requiredHdlPackages>
            </snps:package>
         </ipxact:vendorExtensions>
      </ipxact:parameter>
   </ipxact:parameters>
</ipxact:component>
