

================================================================
== Vivado HLS Report for 'tancalc'
================================================================
* Date:           Thu Nov  7 01:39:12 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7209|  7209|  7209|  7209|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+------+------+------+------+---------+
        |                                      |                           |   Latency   |   Interval  | Pipeline|
        |               Instance               |           Module          |  min |  max |  min |  max |   Type  |
        +--------------------------------------+---------------------------+------+------+------+------+---------+
        |grp_dataflow_parent_loop_proc_fu_222  |dataflow_parent_loop_proc  |  1748|  1748|  1748|  1748|   none  |
        |grp_data_read_1_fu_266                |data_read_1                |    50|    50|    50|    50|   none  |
        +--------------------------------------+---------------------------+------+------+------+------+---------+

        * Loop: 
        +------------+------+------+----------+-----------+-----------+------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+------+------+----------+-----------+-----------+------+----------+
        |- mainloop  |  7208|  7208|      1802|          -|          -|     4|    no    |
        +------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       17|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |     1200|      -|    91798|   157918|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      264|    -|
|Register             |        -|      -|    33254|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |     1200|      0|   125052|   158199|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |       83|      0|       15|       40|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |       27|      0|        5|       13|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+-------+-------+--------+-----+
    |               Instance               |           Module          | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +--------------------------------------+---------------------------+---------+-------+-------+--------+-----+
    |grp_data_read_1_fu_266                |data_read_1                |        0|      0|  36101|   25047|    0|
    |grp_dataflow_parent_loop_proc_fu_222  |dataflow_parent_loop_proc  |     1140|      0|  52691|  129405|    0|
    |tancalc_control_s_axi_U               |tancalc_control_s_axi      |        0|      0|    176|     296|    0|
    |tancalc_gmem0_m_axi_U                 |tancalc_gmem0_m_axi        |       30|      0|   1415|    1585|    0|
    |tancalc_gmem1_m_axi_U                 |tancalc_gmem1_m_axi        |       30|      0|   1415|    1585|    0|
    +--------------------------------------+---------------------------+---------+-------+-------+--------+-----+
    |Total                                 |                           |     1200|      0|  91798|  157918|    0|
    +--------------------------------------+---------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+
    |cmpr_chunk_num_fu_332_p2                               |     +    |      0|  0|   4|           3|           1|
    |icmp_ln92_fu_326_p2                                    |   icmp   |      0|  0|   9|           3|           4|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_222_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_222_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                  |          |      0|  0|  17|           8|           7|
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  33|          6|    1|          6|
    |cmpr_chunk_num_0_i_reg_210  |   9|          2|    3|          6|
    |gmem0_ARADDR                |  15|          3|   64|        192|
    |gmem0_ARBURST               |  15|          3|    2|          6|
    |gmem0_ARCACHE               |  15|          3|    4|         12|
    |gmem0_ARID                  |  15|          3|    1|          3|
    |gmem0_ARLEN                 |  15|          3|   32|         96|
    |gmem0_ARLOCK                |  15|          3|    2|          6|
    |gmem0_ARPROT                |  15|          3|    3|          9|
    |gmem0_ARQOS                 |  15|          3|    4|         12|
    |gmem0_ARREGION              |  15|          3|    4|         12|
    |gmem0_ARSIZE                |  15|          3|    3|          9|
    |gmem0_ARUSER                |  15|          3|    1|          3|
    |gmem0_ARVALID               |  15|          3|    1|          3|
    |gmem0_RREADY                |  15|          3|    1|          3|
    |gmem1_AWVALID               |   9|          2|    1|          2|
    |gmem1_BREADY                |   9|          2|    1|          2|
    |gmem1_WVALID                |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 264|         53|  129|        384|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+------+----+------+-----------+
    |                            Name                           |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                                  |     5|   0|     5|          0|
    |ap_rst_n_inv                                               |     1|   0|     1|          0|
    |ap_rst_reg_1                                               |     1|   0|     1|          0|
    |ap_rst_reg_2                                               |     1|   0|     1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_done   |     1|   0|     1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_222_ap_ready  |     1|   0|     1|          0|
    |cmpr_chunk_num_0_i_reg_210                                 |     3|   0|     3|          0|
    |cmpr_chunk_num_reg_973                                     |     3|   0|     3|          0|
    |cmpr_local_0_V_1_fu_70                                     |  1024|   0|  1024|          0|
    |cmpr_local_0_V_reg_1143                                    |  1024|   0|  1024|          0|
    |cmpr_local_10_V_1_fu_110                                   |  1024|   0|  1024|          0|
    |cmpr_local_10_V_reg_1193                                   |  1024|   0|  1024|          0|
    |cmpr_local_11_V_1_fu_114                                   |  1024|   0|  1024|          0|
    |cmpr_local_11_V_reg_1198                                   |  1024|   0|  1024|          0|
    |cmpr_local_12_V_1_fu_118                                   |  1024|   0|  1024|          0|
    |cmpr_local_12_V_reg_1203                                   |  1024|   0|  1024|          0|
    |cmpr_local_13_V_1_fu_122                                   |  1024|   0|  1024|          0|
    |cmpr_local_13_V_reg_1208                                   |  1024|   0|  1024|          0|
    |cmpr_local_14_V_1_fu_126                                   |  1024|   0|  1024|          0|
    |cmpr_local_14_V_reg_1213                                   |  1024|   0|  1024|          0|
    |cmpr_local_15_V_1_fu_130                                   |  1024|   0|  1024|          0|
    |cmpr_local_15_V_reg_1218                                   |  1024|   0|  1024|          0|
    |cmpr_local_1_V_1_fu_74                                     |  1024|   0|  1024|          0|
    |cmpr_local_1_V_reg_1148                                    |  1024|   0|  1024|          0|
    |cmpr_local_2_V_1_fu_78                                     |  1024|   0|  1024|          0|
    |cmpr_local_2_V_reg_1153                                    |  1024|   0|  1024|          0|
    |cmpr_local_3_V_1_fu_82                                     |  1024|   0|  1024|          0|
    |cmpr_local_3_V_reg_1158                                    |  1024|   0|  1024|          0|
    |cmpr_local_4_V_1_fu_86                                     |  1024|   0|  1024|          0|
    |cmpr_local_4_V_reg_1163                                    |  1024|   0|  1024|          0|
    |cmpr_local_5_V_1_fu_90                                     |  1024|   0|  1024|          0|
    |cmpr_local_5_V_reg_1168                                    |  1024|   0|  1024|          0|
    |cmpr_local_6_V_1_fu_94                                     |  1024|   0|  1024|          0|
    |cmpr_local_6_V_reg_1173                                    |  1024|   0|  1024|          0|
    |cmpr_local_7_V_1_fu_98                                     |  1024|   0|  1024|          0|
    |cmpr_local_7_V_reg_1178                                    |  1024|   0|  1024|          0|
    |cmpr_local_8_V_1_fu_102                                    |  1024|   0|  1024|          0|
    |cmpr_local_8_V_reg_1183                                    |  1024|   0|  1024|          0|
    |cmpr_local_9_V_1_fu_106                                    |  1024|   0|  1024|          0|
    |cmpr_local_9_V_reg_1188                                    |  1024|   0|  1024|          0|
    |cmprpop_local_0_V_1_fu_134                                 |    11|   0|    11|          0|
    |cmprpop_local_0_V_reg_1223                                 |    11|   0|    11|          0|
    |cmprpop_local_10_V_1_fu_174                                |    11|   0|    11|          0|
    |cmprpop_local_10_V_reg_1273                                |    11|   0|    11|          0|
    |cmprpop_local_11_V_1_fu_178                                |    11|   0|    11|          0|
    |cmprpop_local_11_V_reg_1278                                |    11|   0|    11|          0|
    |cmprpop_local_12_V_1_fu_182                                |    11|   0|    11|          0|
    |cmprpop_local_12_V_reg_1283                                |    11|   0|    11|          0|
    |cmprpop_local_13_V_1_fu_186                                |    11|   0|    11|          0|
    |cmprpop_local_13_V_reg_1288                                |    11|   0|    11|          0|
    |cmprpop_local_14_V_1_fu_190                                |    11|   0|    11|          0|
    |cmprpop_local_14_V_reg_1293                                |    11|   0|    11|          0|
    |cmprpop_local_15_V_1_fu_194                                |    10|   0|    10|          0|
    |cmprpop_local_15_V_reg_1298                                |    10|   0|    10|          0|
    |cmprpop_local_1_V_1_fu_138                                 |    11|   0|    11|          0|
    |cmprpop_local_1_V_reg_1228                                 |    11|   0|    11|          0|
    |cmprpop_local_2_V_1_fu_142                                 |    11|   0|    11|          0|
    |cmprpop_local_2_V_reg_1233                                 |    11|   0|    11|          0|
    |cmprpop_local_3_V_1_fu_146                                 |    11|   0|    11|          0|
    |cmprpop_local_3_V_reg_1238                                 |    11|   0|    11|          0|
    |cmprpop_local_4_V_1_fu_150                                 |    11|   0|    11|          0|
    |cmprpop_local_4_V_reg_1243                                 |    11|   0|    11|          0|
    |cmprpop_local_5_V_1_fu_154                                 |    11|   0|    11|          0|
    |cmprpop_local_5_V_reg_1248                                 |    11|   0|    11|          0|
    |cmprpop_local_6_V_1_fu_158                                 |    11|   0|    11|          0|
    |cmprpop_local_6_V_reg_1253                                 |    11|   0|    11|          0|
    |cmprpop_local_7_V_1_fu_162                                 |    11|   0|    11|          0|
    |cmprpop_local_7_V_reg_1258                                 |    11|   0|    11|          0|
    |cmprpop_local_8_V_1_fu_166                                 |    11|   0|    11|          0|
    |cmprpop_local_8_V_reg_1263                                 |    11|   0|    11|          0|
    |cmprpop_local_9_V_1_fu_170                                 |    11|   0|    11|          0|
    |cmprpop_local_9_V_reg_1268                                 |    11|   0|    11|          0|
    |grp_data_read_1_fu_266_ap_start_reg                        |     1|   0|     1|          0|
    |grp_dataflow_parent_loop_proc_fu_222_ap_start_reg          |     1|   0|     1|          0|
    |input_V1_reg_964                                           |    58|   0|    58|          0|
    |output_V3_reg_959                                          |    58|   0|    58|          0|
    |shl_ln_reg_1138                                            |     2|   0|     6|          4|
    +-----------------------------------------------------------+------+----+------+-----------+
    |Total                                                      | 33254|   0| 33258|          4|
    +-----------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |    tancalc   | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    tancalc   | return value |
|interrupt              | out |    1| ap_ctrl_hs |    tancalc   | return value |
|m_axi_gmem0_AWVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA      | out |  512|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB      | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA      |  in |  512|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA      | out |  512|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB      | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA      |  in |  512|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

