// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module module2_coarse_cfo_module2_coarse_cfo_Pipeline_CFO_ESTIMATE (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        add_ln119_1_cast,
        add,
        add24,
        C_re_out,
        C_re_out_ap_vld,
        C_im_out,
        C_im_out_ap_vld,
        early_buf_re_address0,
        early_buf_re_ce0,
        early_buf_re_q0,
        early_buf_re_address1,
        early_buf_re_ce1,
        early_buf_re_q1,
        early_buf_im_address0,
        early_buf_im_ce0,
        early_buf_im_q0,
        early_buf_im_address1,
        early_buf_im_ce1,
        early_buf_im_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] add_ln119_1_cast;
input  [10:0] add;
input  [10:0] add24;
output  [31:0] C_re_out;
output   C_re_out_ap_vld;
output  [31:0] C_im_out;
output   C_im_out_ap_vld;
output  [10:0] early_buf_re_address0;
output   early_buf_re_ce0;
input  [15:0] early_buf_re_q0;
output  [10:0] early_buf_re_address1;
output   early_buf_re_ce1;
input  [15:0] early_buf_re_q1;
output  [10:0] early_buf_im_address0;
output   early_buf_im_ce0;
input  [15:0] early_buf_im_q0;
output  [10:0] early_buf_im_address1;
output   early_buf_im_ce1;
input  [15:0] early_buf_im_q1;

reg ap_idle;
reg C_re_out_ap_vld;
reg C_im_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln119_fu_176_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [63:0] add_ln119_1_cast_cast_fu_154_p1;
reg  signed [63:0] add_ln119_1_cast_cast_reg_359;
reg   [0:0] icmp_ln119_reg_364;
reg   [0:0] icmp_ln119_reg_364_pp0_iter2_reg;
reg   [0:0] icmp_ln119_reg_364_pp0_iter3_reg;
wire   [63:0] zext_ln123_fu_207_p1;
reg   [63:0] zext_ln123_reg_368;
wire  signed [31:0] sext_ln125_fu_217_p1;
reg  signed [31:0] sext_ln125_reg_393;
reg  signed [31:0] sext_ln125_reg_393_pp0_iter3_reg;
wire  signed [31:0] sext_ln125_1_fu_221_p1;
wire  signed [31:0] sext_ln125_2_fu_225_p1;
reg  signed [31:0] sext_ln125_2_reg_405;
reg  signed [31:0] sext_ln125_2_reg_405_pp0_iter3_reg;
reg   [15:0] sx_im_reg_411;
wire  signed [31:0] mul_ln126_fu_241_p2;
wire   [63:0] zext_ln122_fu_196_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] C_im_fu_60;
wire   [31:0] C_im_1_fu_284_p2;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [31:0] C_re_fu_64;
wire   [31:0] C_re_1_fu_265_p2;
reg   [63:0] i_fu_68;
wire   [63:0] add_ln119_fu_181_p2;
wire    ap_block_pp0_stage0_01001;
reg    early_buf_re_ce1_local;
reg    early_buf_re_ce0_local;
reg    early_buf_im_ce1_local;
reg    early_buf_im_ce0_local;
wire   [10:0] trunc_ln119_fu_187_p1;
wire   [10:0] add_ln121_fu_191_p2;
wire   [10:0] add_ln122_fu_202_p2;
wire  signed [15:0] mul_ln125_1_fu_232_p0;
wire  signed [31:0] sext_ln125_3_fu_229_p1;
wire  signed [15:0] mul_ln125_1_fu_232_p1;
wire  signed [31:0] mul_ln125_1_fu_232_p2;
wire  signed [15:0] mul_ln126_fu_241_p0;
wire  signed [15:0] mul_ln126_fu_241_p1;
wire  signed [32:0] grp_fu_308_p3;
wire   [27:0] trunc_ln2_fu_252_p4;
wire  signed [31:0] sext_ln125_6_fu_261_p1;
wire  signed [31:0] grp_fu_317_p3;
wire   [26:0] trunc_ln3_fu_271_p4;
wire  signed [31:0] sext_ln126_fu_280_p1;
wire  signed [15:0] grp_fu_308_p0;
wire  signed [15:0] grp_fu_317_p0;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 C_im_fu_60 = 32'd0;
#0 C_re_fu_64 = 32'd0;
#0 i_fu_68 = 64'd0;
#0 ap_done_reg = 1'b0;
end

module2_coarse_cfo_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U9(
    .din0(mul_ln125_1_fu_232_p0),
    .din1(mul_ln125_1_fu_232_p1),
    .dout(mul_ln125_1_fu_232_p2)
);

module2_coarse_cfo_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U10(
    .din0(mul_ln126_fu_241_p0),
    .din1(mul_ln126_fu_241_p1),
    .dout(mul_ln126_fu_241_p2)
);

module2_coarse_cfo_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_308_p0),
    .din1(early_buf_re_q1),
    .din2(mul_ln125_1_fu_232_p2),
    .ce(1'b1),
    .dout(grp_fu_308_p3)
);

module2_coarse_cfo_mac_mulsub_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_mulsub_16s_16s_32s_32_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_317_p0),
    .din1(early_buf_im_q1),
    .din2(mul_ln126_fu_241_p2),
    .ce(1'b1),
    .dout(grp_fu_317_p3)
);

module2_coarse_cfo_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            C_im_fu_60 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            C_im_fu_60 <= C_im_1_fu_284_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            C_re_fu_64 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            C_re_fu_64 <= C_re_1_fu_265_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_68 <= 64'd0;
        end else if (((icmp_ln119_fu_176_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_68 <= add_ln119_fu_181_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln119_1_cast_cast_reg_359 <= add_ln119_1_cast_cast_fu_154_p1;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln119_reg_364 <= icmp_ln119_fu_176_p2;
        zext_ln123_reg_368[10 : 0] <= zext_ln123_fu_207_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln119_reg_364_pp0_iter2_reg <= icmp_ln119_reg_364;
        icmp_ln119_reg_364_pp0_iter3_reg <= icmp_ln119_reg_364_pp0_iter2_reg;
        sext_ln125_2_reg_405 <= sext_ln125_2_fu_225_p1;
        sext_ln125_2_reg_405_pp0_iter3_reg <= sext_ln125_2_reg_405;
        sext_ln125_reg_393 <= sext_ln125_fu_217_p1;
        sext_ln125_reg_393_pp0_iter3_reg <= sext_ln125_reg_393;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sx_im_reg_411 <= early_buf_im_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln119_reg_364_pp0_iter3_reg == 1'd1))) begin
        C_im_out_ap_vld = 1'b1;
    end else begin
        C_im_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln119_reg_364_pp0_iter3_reg == 1'd1))) begin
        C_re_out_ap_vld = 1'b1;
    end else begin
        C_re_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln119_fu_176_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        early_buf_im_ce0_local = 1'b1;
    end else begin
        early_buf_im_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        early_buf_im_ce1_local = 1'b1;
    end else begin
        early_buf_im_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        early_buf_re_ce0_local = 1'b1;
    end else begin
        early_buf_re_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        early_buf_re_ce1_local = 1'b1;
    end else begin
        early_buf_re_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_im_1_fu_284_p2 = ($signed(sext_ln126_fu_280_p1) + $signed(C_im_fu_60));

assign C_im_out = C_im_fu_60;

assign C_re_1_fu_265_p2 = ($signed(sext_ln125_6_fu_261_p1) + $signed(C_re_fu_64));

assign C_re_out = C_re_fu_64;

assign add_ln119_1_cast_cast_fu_154_p1 = $signed(add_ln119_1_cast);

assign add_ln119_fu_181_p2 = (i_fu_68 + 64'd1);

assign add_ln121_fu_191_p2 = (trunc_ln119_fu_187_p1 + add);

assign add_ln122_fu_202_p2 = (trunc_ln119_fu_187_p1 + add24);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_ready = ap_ready_sig;

assign early_buf_im_address0 = zext_ln123_reg_368;

assign early_buf_im_address1 = zext_ln122_fu_196_p1;

assign early_buf_im_ce0 = early_buf_im_ce0_local;

assign early_buf_im_ce1 = early_buf_im_ce1_local;

assign early_buf_re_address0 = zext_ln123_fu_207_p1;

assign early_buf_re_address1 = zext_ln122_fu_196_p1;

assign early_buf_re_ce0 = early_buf_re_ce0_local;

assign early_buf_re_ce1 = early_buf_re_ce1_local;

assign grp_fu_308_p0 = sext_ln125_1_fu_221_p1;

assign grp_fu_317_p0 = sext_ln125_1_fu_221_p1;

assign icmp_ln119_fu_176_p2 = ((i_fu_68 == add_ln119_1_cast_cast_reg_359) ? 1'b1 : 1'b0);

assign mul_ln125_1_fu_232_p0 = sext_ln125_3_fu_229_p1;

assign mul_ln125_1_fu_232_p1 = sext_ln125_2_reg_405_pp0_iter3_reg;

assign mul_ln126_fu_241_p0 = sext_ln125_3_fu_229_p1;

assign mul_ln126_fu_241_p1 = sext_ln125_reg_393_pp0_iter3_reg;

assign sext_ln125_1_fu_221_p1 = $signed(early_buf_re_q0);

assign sext_ln125_2_fu_225_p1 = $signed(early_buf_im_q1);

assign sext_ln125_3_fu_229_p1 = $signed(sx_im_reg_411);

assign sext_ln125_6_fu_261_p1 = $signed(trunc_ln2_fu_252_p4);

assign sext_ln125_fu_217_p1 = $signed(early_buf_re_q1);

assign sext_ln126_fu_280_p1 = $signed(trunc_ln3_fu_271_p4);

assign trunc_ln119_fu_187_p1 = i_fu_68[10:0];

assign trunc_ln2_fu_252_p4 = {{grp_fu_308_p3[32:5]}};

assign trunc_ln3_fu_271_p4 = {{grp_fu_317_p3[31:5]}};

assign zext_ln122_fu_196_p1 = add_ln121_fu_191_p2;

assign zext_ln123_fu_207_p1 = add_ln122_fu_202_p2;

always @ (posedge ap_clk) begin
    zext_ln123_reg_368[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //module2_coarse_cfo_module2_coarse_cfo_Pipeline_CFO_ESTIMATE
