{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 07:16:28 2017 " "Info: Processing started: Thu Dec 07 07:16:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off newfinal -c newfinal " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off newfinal -c newfinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newfinal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file newfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 newfinal " "Info: Found entity 1: newfinal" {  } { { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "inputdatacon.v " "Warning: Can't analyze file -- file inputdatacon.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "datapath.v " "Warning: Can't analyze file -- file datapath.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "datapath_test.v " "Warning: Can't analyze file -- file datapath_test.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file output_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 output_reg " "Info: Found entity 1: output_reg" {  } { { "output_reg.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/output_reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "inputdatacon_test.v " "Warning: Can't analyze file -- file inputdatacon_test.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "result.v " "Warning: Can't analyze file -- file result.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file in_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_controller " "Info: Found entity 1: in_controller" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file out_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 out_reg " "Info: Found entity 1: out_reg" {  } { { "out_reg.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Info: Found entity 1: MAC" {  } { { "MAC.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/MAC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file out_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_controller " "Info: Found entity 1: out_controller" {  } { { "out_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file in_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 in_reg " "Info: Found entity 1: in_reg" {  } { { "in_reg.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cal_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cal_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cal_controller " "Info: Found entity 1: cal_controller" {  } { { "cal_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/cal_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff4 " "Info: Found entity 1: lpm_dff4" {  } { { "lpm_dff4.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff5 " "Info: Found entity 1: lpm_dff5" {  } { { "lpm_dff5.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff5.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "newfinal " "Info: Elaborating entity \"newfinal\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff1.tdf 1 1 " "Warning: Using design file lpm_dff1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Info: Found entity 1: lpm_dff1" {  } { { "lpm_dff1.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff1 lpm_dff1:inst9 " "Info: Elaborating entity \"lpm_dff1\" for hierarchy \"lpm_dff1:inst9\"" {  } { { "newfinal.bdf" "inst9" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 488 1776 1920 584 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff1:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff1:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.tdf" "lpm_ff_component" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff1:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff1:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff1:inst9\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff1:inst9\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff1.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_controller out_controller:inst12 " "Info: Elaborating entity \"out_controller\" for hierarchy \"out_controller:inst12\"" {  } { { "newfinal.bdf" "inst12" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 472 1536 1704 568 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux1.tdf 1 1 " "Warning: Using design file lpm_mux1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mux1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst5 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst5\"" {  } { { "newfinal.bdf" "inst5" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 136 1992 2144 216 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux1:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux1:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "lpm_mux_component" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux1:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst5\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux1:inst5\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4bc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_4bc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4bc " "Info: Found entity 1: mux_4bc" {  } { { "db/mux_4bc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_4bc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bc lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated " "Info: Elaborating entity \"mux_4bc\" for hierarchy \"lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.tdf 1 1 " "Warning: Using design file lpm_mux2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 lpm_mux2:inst8 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"lpm_mux2:inst8\"" {  } { { "newfinal.bdf" "inst8" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 56 1576 1736 280 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux2:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux2:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "lpm_mux_component" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mux2.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux2:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux2:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mux2.tdf" 58 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux2:inst8\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux2:inst8\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 11 " "Info: Parameter \"LPM_SIZE\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mux2.tdf" 58 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ncc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ncc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ncc " "Info: Found entity 1: mux_ncc" {  } { { "db/mux_ncc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_ncc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ncc lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_ncc:auto_generated " "Info: Elaborating entity \"mux_ncc\" for hierarchy \"lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_ncc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_reg out_reg:inst6 " "Info: Elaborating entity \"out_reg\" for hierarchy \"out_reg:inst6\"" {  } { { "newfinal.bdf" "inst6" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 64 1256 1440 288 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Warning: Primitive \"GND\" of instance \"inst1\" not used" {  } { { "out_reg.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_reg.bdf" { { 304 832 864 336 "inst1" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff2.tdf 1 1 " "Warning: Using design file lpm_dff2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Info: Found entity 1: lpm_dff2" {  } { { "lpm_dff2.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff2 out_reg:inst6\|lpm_dff2:inst24 " "Info: Elaborating entity \"lpm_dff2\" for hierarchy \"out_reg:inst6\|lpm_dff2:inst24\"" {  } { { "out_reg.bdf" "inst24" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_reg.bdf" { { 112 832 976 224 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff out_reg:inst6\|lpm_dff2:inst24\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"out_reg:inst6\|lpm_dff2:inst24\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.tdf" "lpm_ff_component" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff2.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "out_reg:inst6\|lpm_dff2:inst24\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"out_reg:inst6\|lpm_dff2:inst24\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff2.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_reg:inst6\|lpm_dff2:inst24\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"out_reg:inst6\|lpm_dff2:inst24\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff2.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff2.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode1.tdf 1 1 " "Warning: Using design file lpm_decode1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Info: Found entity 1: lpm_decode1" {  } { { "lpm_decode1.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_decode1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 out_reg:inst6\|lpm_decode1:inst " "Info: Elaborating entity \"lpm_decode1\" for hierarchy \"out_reg:inst6\|lpm_decode1:inst\"" {  } { { "out_reg.bdf" "inst" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_reg.bdf" { { 296 624 752 520 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.tdf" "lpm_decode_component" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_decode1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_decode1.tdf" 57 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Info: Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode1.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_decode1.tdf" 57 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5re.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_5re.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5re " "Info: Found entity 1: decode_5re" {  } { { "db/decode_5re.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/decode_5re.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5re out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_5re:auto_generated " "Info: Elaborating entity \"decode_5re\" for hierarchy \"out_reg:inst6\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_5re:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cal_controller cal_controller:inst18 " "Info: Elaborating entity \"cal_controller\" for hierarchy \"cal_controller:inst18\"" {  } { { "newfinal.bdf" "inst18" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 464 1256 1408 656 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:inst3 " "Info: Elaborating entity \"MAC\" for hierarchy \"MAC:inst3\"" {  } { { "newfinal.bdf" "inst3" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 64 1008 1192 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub0.tdf 1 1 " "Warning: Using design file lpm_add_sub0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 MAC:inst3\|lpm_add_sub0:inst4 " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\"" {  } { { "MAC.bdf" "inst4" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/MAC.bdf" { { 456 1584 1744 552 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "lpm_add_sub_component" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\", which is child of megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "lpm_add_sub0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "lpm_add_sub0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "lpm_add_sub0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "lpm_add_sub0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "lpm_add_sub0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mult1.tdf 1 1 " "Warning: Using design file lpm_mult1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult1 " "Info: Found entity 1: lpm_mult1" {  } { { "lpm_mult1.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mult1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult1 MAC:inst3\|lpm_mult1:inst " "Info: Elaborating entity \"lpm_mult1\" for hierarchy \"MAC:inst3\|lpm_mult1:inst\"" {  } { { "MAC.bdf" "inst" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/MAC.bdf" { { 272 1192 1360 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult1.tdf" "lpm_mult_component" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mult1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult1.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mult1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Info: Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT MAXIMIZE_SPEED=5 " "Info: Parameter \"LPM_HINT\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mult1.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mult1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3rm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_3rm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3rm " "Info: Found entity 1: mult_3rm" {  } { { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3rm MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated " "Info: Elaborating entity \"mult_3rm\" for hierarchy \"MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.tdf 1 1 " "Warning: Using design file lpm_mux0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 MAC:inst3\|lpm_mux0:inst5 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"MAC:inst3\|lpm_mux0:inst5\"" {  } { { "MAC.bdf" "inst5" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/MAC.bdf" { { 16 536 680 272 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "lpm_mux_component" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mux0.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mux0.tdf" 60 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 13 " "Info: Parameter \"LPM_SIZE\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_mux0.tdf" 60 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_abc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_abc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_abc " "Info: Found entity 1: mux_abc" {  } { { "db/mux_abc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_abc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_abc MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated " "Info: Elaborating entity \"mux_abc\" for hierarchy \"MAC:inst3\|lpm_mux0:inst5\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_latch0.tdf 1 1 " "Warning: Using design file lpm_latch0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch0 " "Info: Found entity 1: lpm_latch0" {  } { { "lpm_latch0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_latch0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch0 lpm_latch0:inst27 " "Info: Elaborating entity \"lpm_latch0\" for hierarchy \"lpm_latch0:inst27\"" {  } { { "newfinal.bdf" "inst27" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -424 680 840 -320 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch lpm_latch0:inst27\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.tdf" "lpm_latch_component" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_latch0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_latch0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_LATCH " "Info: Parameter \"LPM_TYPE\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_latch0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_latch0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_controller in_controller:inst1 " "Info: Elaborating entity \"in_controller\" for hierarchy \"in_controller:inst1\"" {  } { { "newfinal.bdf" "inst1" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 472 992 1136 568 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_reg in_reg:inst " "Info: Elaborating entity \"in_reg\" for hierarchy \"in_reg:inst\"" {  } { { "newfinal.bdf" "inst" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { 64 376 544 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Warning: Primitive \"GND\" of instance \"inst1\" not used" {  } { { "in_reg.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_reg.bdf" { { 280 360 392 312 "inst1" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.tdf 1 1 " "Warning: Using design file lpm_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 in_reg:inst\|lpm_dff0:inst2 " "Info: Elaborating entity \"lpm_dff0\" for hierarchy \"in_reg:inst\|lpm_dff0:inst2\"" {  } { { "in_reg.bdf" "inst2" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_reg.bdf" { { -16 464 608 96 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff in_reg:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"in_reg:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "lpm_ff_component" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff0.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "in_reg:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"in_reg:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff0.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_reg:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"in_reg:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_dff0.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.tdf 1 1 " "Warning: Using design file lpm_decode0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_decode0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 in_reg:inst\|lpm_decode0:inst " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"in_reg:inst\|lpm_decode0:inst\"" {  } { { "in_reg.bdf" "inst" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_reg.bdf" { { 280 160 288 536 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode in_reg:inst\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"in_reg:inst\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "lpm_decode_component" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_decode0.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "in_reg:inst\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"in_reg:inst\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_decode0.tdf" 59 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_reg:inst\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"in_reg:inst\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Info: Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/lpm_decode0.tdf" 59 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "438 " "Info: Ignored 438 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "438 " "Info: Ignored 438 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "330 " "Info: Ignored 330 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "330 " "Info: Ignored 330 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 18 " "Info: 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "in_controller:inst1\|pstate~4 " "Info: Register \"in_controller:inst1\|pstate~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "in_controller:inst1\|pstate~5 " "Info: Register \"in_controller:inst1\|pstate~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "in_controller:inst1\|pstate~6 " "Info: Register \"in_controller:inst1\|pstate~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "in_controller:inst1\|pstate~7 " "Info: Register \"in_controller:inst1\|pstate~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "in_controller:inst1\|pstate~8 " "Info: Register \"in_controller:inst1\|pstate~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate~4 " "Info: Register \"cal_controller:inst18\|pstate~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate~5 " "Info: Register \"cal_controller:inst18\|pstate~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate~6 " "Info: Register \"cal_controller:inst18\|pstate~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate~7 " "Info: Register \"cal_controller:inst18\|pstate~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate~8 " "Info: Register \"cal_controller:inst18\|pstate~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "out_controller:inst12\|pstate~4 " "Info: Register \"out_controller:inst12\|pstate~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "out_controller:inst12\|pstate~5 " "Info: Register \"out_controller:inst12\|pstate~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "out_controller:inst12\|pstate~6 " "Info: Register \"out_controller:inst12\|pstate~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "out_controller:inst12\|pstate~7 " "Info: Register \"out_controller:inst12\|pstate~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "out_controller:inst12\|pstate~8 " "Info: Register \"out_controller:inst12\|pstate~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate.s2 " "Info: Register \"cal_controller:inst18\|pstate.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate.s1 " "Info: Register \"cal_controller:inst18\|pstate.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cal_controller:inst18\|pstate.s0 " "Info: Register \"cal_controller:inst18\|pstate.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1343 " "Info: Implemented 1343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1315 " "Info: Implemented 1315 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 07:16:36 2017 " "Info: Processing ended: Thu Dec 07 07:16:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 07:16:45 2017 " "Info: Processing started: Thu Dec 07 07:16:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off newfinal -c newfinal " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off newfinal -c newfinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "newfinal EPM1270F256A5 " "Info: Selected device EPM1270F256A5 for design \"newfinal\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "Info: High junction temperature is 125 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570F256C5 " "Info: Device EPM570F256C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570F256I5 " "Info: Device EPM570F256I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270F256C5 " "Info: Device EPM1270F256C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270F256I5 " "Info: Device EPM1270F256I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256C5 " "Info: Device EPM2210F256C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256I5 " "Info: Device EPM2210F256I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256A5 " "Info: Device EPM2210F256A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Critical Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_rdy " "Info: Pin output_rdy not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { output_rdy } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1472 1648 -208 "output_rdy" "" } { 512 1920 2000 528 "output_rdy" "" } { 216 2056 2072 304 "output_rdy" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_rdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 4064 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[15\] " "Info: Pin dout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[15] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3748 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[14\] " "Info: Pin dout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[14] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3749 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[13\] " "Info: Pin dout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[13] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3750 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[12\] " "Info: Pin dout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[12] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3751 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[11\] " "Info: Pin dout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[11] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3752 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[10\] " "Info: Pin dout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[10] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3753 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[9\] " "Info: Pin dout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[9] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3754 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[8\] " "Info: Pin dout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[8] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3755 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[7\] " "Info: Pin dout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[7] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3756 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[6\] " "Info: Pin dout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[6] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3757 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[5\] " "Info: Pin dout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[5] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3758 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[4\] " "Info: Pin dout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[4] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3759 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[3\] " "Info: Pin dout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[3] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3760 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[2\] " "Info: Pin dout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[2] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3761 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[1\] " "Info: Pin dout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[1] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3762 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[0\] " "Info: Pin dout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dout[0] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3763 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLK } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 4066 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reset } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1072 1240 -224 "reset" "" } { -264 658 682 -248 "reset" "" } { -368 658 682 -352 "reset" "" } { -160 658 682 -144 "reset" "" } { -56 658 682 -40 "reset" "" } { 48 658 682 64 "reset" "" } { 264 658 682 280 "reset" "" } { 160 658 682 176 "reset" "" } { 368 658 682 384 "reset" "" } { 472 658 682 488 "reset" "" } { 576 658 682 592 "reset" "" } { 680 658 682 696 "reset" "" } { 784 658 682 800 "reset" "" } { 96 1216 1256 112 "reset" "" } { 96 344 376 112 "reset" "" } { 584 1840 1856 624 "reset" "" } { 488 1480 1536 504 "reset" "" } { 480 1224 1256 496 "reset" "" } { -248 1240 1274 -232 "reset" "" } { 488 960 992 504 "reset" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 4065 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cf_load " "Info: Pin cf_load not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cf_load } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -208 1072 1240 -192 "cf_load" "" } { 520 1480 1548 536 "cf_load" "" } { 512 1224 1270 528 "cf_load" "" } { -216 1240 1292 -200 "cf_load" "" } { 520 960 1004 536 "cf_load" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 4067 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[0\] " "Info: Pin din\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { din[0] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3795 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[1\] " "Info: Pin din\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { din[1] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3794 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[7\] " "Info: Pin din\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { din[7] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3788 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[6\] " "Info: Pin din\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { din[6] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3789 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[5\] " "Info: Pin din\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { din[5] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3790 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[4\] " "Info: Pin din\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { din[4] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3791 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[3\] " "Info: Pin din\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { din[3] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3792 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[2\] " "Info: Pin din\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { din[2] } } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3793 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN H5 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN H5" {  } { { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "in_controller:inst1\|WideOr5 Global clock " "Info: Automatically promoted signal \"in_controller:inst1\|WideOr5\" to use Global clock" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock in PIN J5 " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock in PIN J5" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1072 1240 -224 "reset" "" } { -264 658 682 -248 "reset" "" } { -368 658 682 -352 "reset" "" } { -160 658 682 -144 "reset" "" } { -56 658 682 -40 "reset" "" } { 48 658 682 64 "reset" "" } { 264 658 682 280 "reset" "" } { 160 658 682 176 "reset" "" } { 368 658 682 384 "reset" "" } { 472 658 682 488 "reset" "" } { 576 658 682 592 "reset" "" } { 680 658 682 696 "reset" "" } { 784 658 682 800 "reset" "" } { 96 1216 1256 112 "reset" "" } { 96 344 376 112 "reset" "" } { 584 1840 1856 624 "reset" "" } { 488 1480 1536 504 "reset" "" } { 480 1224 1256 496 "reset" "" } { -248 1240 1274 -232 "reset" "" } { 488 960 992 504 "reset" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 9 17 0 " "Info: Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 9 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 49 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 53 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 53 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "36.167 ns register register " "Info: Estimated most critical path is register to register delay of 36.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[2\] 1 REG LAB_X2_Y6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y6; Fanout = 5; REG Node = 'lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.511 ns) 2.331 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~22 2 COMB LAB_X2_Y8 1 " "Info: 2: + IC(1.820 ns) + CELL(0.511 ns) = 2.331 ns; Loc. = LAB_X2_Y8; Fanout = 1; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[2] MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~22 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.740 ns) 4.633 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~24 3 COMB LAB_X2_Y7 2 " "Info: 3: + IC(1.562 ns) + CELL(0.740 ns) = 4.633 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~22 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~24 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 5.816 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[2\]~22 4 COMB LAB_X2_Y7 1 " "Info: 4: + IC(0.269 ns) + CELL(0.914 ns) = 5.816 ns; Loc. = LAB_X2_Y7; Fanout = 1; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[2\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~24 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~22 } "NODE_NAME" } } { "db/mux_abc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_abc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 6.999 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[2\]~23 5 COMB LAB_X2_Y7 1 " "Info: 5: + IC(0.269 ns) + CELL(0.914 ns) = 6.999 ns; Loc. = LAB_X2_Y7; Fanout = 1; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[2\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~22 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~23 } "NODE_NAME" } } { "db/mux_abc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_abc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 8.182 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[2\]~24 6 COMB LAB_X2_Y7 6 " "Info: 6: + IC(0.269 ns) + CELL(0.914 ns) = 8.182 ns; Loc. = LAB_X2_Y7; Fanout = 6; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[2\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~23 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~24 } "NODE_NAME" } } { "db/mux_abc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_abc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.747 ns) 10.943 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|cs1a\[1\]~COUT 7 COMB LAB_X6_Y7 2 " "Info: 7: + IC(2.014 ns) + CELL(0.747 ns) = 10.943 ns; Loc. = LAB_X6_Y7; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|cs1a\[1\]~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~24 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs1a[1]~COUT } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 11.758 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|cs1a\[2\] 8 COMB LAB_X6_Y7 14 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 11.758 ns; Loc. = LAB_X6_Y7; Fanout = 14; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|cs1a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs1a[1]~COUT MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs1a[2] } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.511 ns) 14.001 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|le5a\[6\] 9 COMB LAB_X3_Y7 2 " "Info: 9: + IC(1.732 ns) + CELL(0.511 ns) = 14.001 ns; Loc. = LAB_X3_Y7; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|le5a\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.243 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs1a[2] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le5a[6] } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(1.244 ns) 16.418 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[3\]~17 10 COMB LAB_X4_Y7 3 " "Info: 10: + IC(1.173 ns) + CELL(1.244 ns) = 16.418 ns; Loc. = LAB_X4_Y7; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[3\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le5a[6] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[3]~17 } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 17.652 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[4\]~10 11 COMB LAB_X4_Y7 3 " "Info: 11: + IC(0.000 ns) + CELL(1.234 ns) = 17.652 ns; Loc. = LAB_X4_Y7; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[4\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[3]~17 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[4]~10 } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.114 ns) + CELL(0.747 ns) 20.513 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~22 12 COMB LAB_X4_Y10 2 " "Info: 12: + IC(2.114 ns) + CELL(0.747 ns) = 20.513 ns; Loc. = LAB_X4_Y10; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[4]~10 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 21.328 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~15 13 COMB LAB_X4_Y10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 21.328 ns; Loc. = LAB_X4_Y10; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~22 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(1.244 ns) 24.464 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~17 14 COMB LAB_X5_Y9 3 " "Info: 14: + IC(1.892 ns) + CELL(1.244 ns) = 24.464 ns; Loc. = LAB_X5_Y9; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.136 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~15 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 25.698 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~10 15 COMB LAB_X5_Y9 3 " "Info: 15: + IC(0.000 ns) + CELL(1.234 ns) = 25.698 ns; Loc. = LAB_X5_Y9; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~17 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.434 ns) + CELL(0.978 ns) 29.110 ns MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~12 16 COMB LAB_X14_Y9 2 " "Info: 16: + IC(2.434 ns) + CELL(0.978 ns) = 29.110 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.412 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~10 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 29.925 ns MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~5 17 COMB LAB_X14_Y9 4 " "Info: 17: + IC(0.000 ns) + CELL(0.815 ns) = 29.925 ns; Loc. = LAB_X14_Y9; Fanout = 4; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.948 ns) + CELL(0.978 ns) 32.851 ns MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~7 18 COMB LAB_X14_Y5 2 " "Info: 18: + IC(1.948 ns) + CELL(0.978 ns) = 32.851 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 33.666 ns MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~0 19 COMB LAB_X14_Y5 9 " "Info: 19: + IC(0.000 ns) + CELL(0.815 ns) = 33.666 ns; Loc. = LAB_X14_Y5; Fanout = 9; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(1.183 ns) 36.167 ns out_reg:inst6\|lpm_dff2:inst33\|lpm_ff:lpm_ff_component\|dffs\[15\] 20 REG LAB_X16_Y5 1 " "Info: 20: + IC(1.318 ns) + CELL(1.183 ns) = 36.167 ns; Loc. = LAB_X16_Y5; Fanout = 1; REG Node = 'out_reg:inst6\|lpm_dff2:inst33\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.353 ns ( 47.98 % ) " "Info: Total cell delay = 17.353 ns ( 47.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.814 ns ( 52.02 % ) " "Info: Total interconnect delay = 18.814 ns ( 52.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "36.167 ns" { lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[2] MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~22 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~24 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~22 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~23 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~24 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs1a[1]~COUT MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs1a[2] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le5a[6] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[3]~17 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[4]~10 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~22 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~15 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~17 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~10 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "43 " "Info: Average interconnect usage is 43% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "47 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 47% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 07:16:57 2017 " "Info: Processing ended: Thu Dec 07 07:16:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 07:17:07 2017 " "Info: Processing started: Thu Dec 07 07:17:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off newfinal -c newfinal " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off newfinal -c newfinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 07:17:08 2017 " "Info: Processing ended: Thu Dec 07 07:17:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 07:17:17 2017 " "Info: Processing started: Thu Dec 07 07:17:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off newfinal -c newfinal " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off newfinal -c newfinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "in_controller:inst1\|pstate.s17 " "Info: Detected ripple clock \"in_controller:inst1\|pstate.s17\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|pstate.s17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "in_controller:inst1\|pstate.s16 " "Info: Detected ripple clock \"in_controller:inst1\|pstate.s16\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|pstate.s16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "in_controller:inst1\|pstate.s14 " "Info: Detected ripple clock \"in_controller:inst1\|pstate.s14\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|pstate.s14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "in_controller:inst1\|pstate.s15 " "Info: Detected ripple clock \"in_controller:inst1\|pstate.s15\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|pstate.s15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "in_controller:inst1\|pstate.s18 " "Info: Detected ripple clock \"in_controller:inst1\|pstate.s18\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|pstate.s18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "in_controller:inst1\|WideOr5~0 " "Info: Detected gated clock \"in_controller:inst1\|WideOr5~0\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|WideOr5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "in_controller:inst1\|pstate.s19 " "Info: Detected ripple clock \"in_controller:inst1\|pstate.s19\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|pstate.s19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "in_controller:inst1\|WideOr5 " "Info: Detected gated clock \"in_controller:inst1\|WideOr5\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|WideOr5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "out_controller:inst12\|pstate.s0 " "Info: Detected ripple clock \"out_controller:inst12\|pstate.s0\" as buffer" {  } { { "out_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "out_controller:inst12\|pstate.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\] register out_reg:inst6\|lpm_dff2:inst31\|lpm_ff:lpm_ff_component\|dffs\[15\] 23.79 MHz 42.043 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 23.79 MHz between source register \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\]\" and destination register \"out_reg:inst6\|lpm_dff2:inst31\|lpm_ff:lpm_ff_component\|dffs\[15\]\" (period= 42.043 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "34.445 ns + Longest register register " "Info: + Longest register to register delay is 34.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LC_X7_Y10_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y10_N2; Fanout = 6; REG Node = 'lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.511 ns) 1.741 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~35 2 COMB LC_X6_Y10_N0 1 " "Info: 2: + IC(1.230 ns) + CELL(0.511 ns) = 1.741 ns; Loc. = LC_X6_Y10_N0; Fanout = 1; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~35 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.511 ns) 3.025 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~36 3 COMB LC_X6_Y10_N6 2 " "Info: 3: + IC(0.773 ns) + CELL(0.511 ns) = 3.025 ns; Loc. = LC_X6_Y10_N6; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~35 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~36 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 4.303 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[0\]~32 4 COMB LC_X6_Y10_N9 1 " "Info: 4: + IC(0.767 ns) + CELL(0.511 ns) = 4.303 ns; Loc. = LC_X6_Y10_N9; Fanout = 1; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[0\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~36 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]~32 } "NODE_NAME" } } { "db/mux_abc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_abc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(0.511 ns) 7.310 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[0\] 5 COMB LC_X2_Y7_N5 1 " "Info: 5: + IC(2.496 ns) + CELL(0.511 ns) = 7.310 ns; Loc. = LC_X2_Y7_N5; Fanout = 1; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]~32 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_abc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_abc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.914 ns) 8.931 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|cs2a\[0\] 6 COMB LC_X2_Y7_N1 9 " "Info: 6: + IC(0.707 ns) + CELL(0.914 ns) = 8.931 ns; Loc. = LC_X2_Y7_N1; Fanout = 9; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.200 ns) 11.399 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|le3a\[7\] 7 COMB LC_X4_Y7_N8 3 " "Info: 7: + IC(2.268 ns) + CELL(0.200 ns) = 11.399 ns; Loc. = LC_X4_Y7_N8; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|le3a\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs2a[0] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le3a[7] } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.978 ns) 13.081 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[0\]~32 8 COMB LC_X4_Y7_N1 2 " "Info: 8: + IC(0.704 ns) + CELL(0.978 ns) = 13.081 ns; Loc. = LC_X4_Y7_N1; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[0\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le3a[7] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[0]~32 } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.896 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[1\]~25 9 COMB LC_X4_Y7_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.815 ns) = 13.896 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[1\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[0]~32 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[1]~25 } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(1.099 ns) 17.033 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~37 10 COMB LC_X3_Y10_N9 6 " "Info: 10: + IC(2.038 ns) + CELL(1.099 ns) = 17.033 ns; Loc. = LC_X3_Y10_N9; Fanout = 6; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[1]~25 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 18.267 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~25 11 COMB LC_X4_Y10_N1 3 " "Info: 11: + IC(0.000 ns) + CELL(1.234 ns) = 18.267 ns; Loc. = LC_X4_Y10_N1; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~37 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.978 ns) 21.239 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~27 12 COMB LC_X5_Y9_N2 2 " "Info: 12: + IC(1.994 ns) + CELL(0.978 ns) = 21.239 ns; Loc. = LC_X5_Y9_N2; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~25 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 22.054 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~20 13 COMB LC_X5_Y9_N3 3 " "Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 22.054 ns; Loc. = LC_X5_Y9_N3; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~27 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.045 ns) + CELL(0.747 ns) 25.846 ns MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~22 14 COMB LC_X14_Y9_N3 2 " "Info: 14: + IC(3.045 ns) + CELL(0.747 ns) = 25.846 ns; Loc. = LC_X14_Y9_N3; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.792 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~20 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 26.661 ns MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15 15 COMB LC_X14_Y9_N4 3 " "Info: 15: + IC(0.000 ns) + CELL(0.815 ns) = 26.661 ns; Loc. = LC_X14_Y9_N4; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.644 ns) + CELL(1.077 ns) 30.382 ns MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17 16 COMB LC_X14_Y5_N4 6 " "Info: 16: + IC(2.644 ns) + CELL(1.077 ns) = 30.382 ns; Loc. = LC_X14_Y5_N4; Fanout = 6; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 31.357 ns MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~0 17 COMB LC_X14_Y5_N7 9 " "Info: 17: + IC(0.000 ns) + CELL(0.975 ns) = 31.357 ns; Loc. = LC_X14_Y5_N7; Fanout = 9; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.808 ns) + CELL(0.280 ns) 34.445 ns out_reg:inst6\|lpm_dff2:inst31\|lpm_ff:lpm_ff_component\|dffs\[15\] 18 REG LC_X15_Y4_N4 1 " "Info: 18: + IC(2.808 ns) + CELL(0.280 ns) = 34.445 ns; Loc. = LC_X15_Y4_N4; Fanout = 1; REG Node = 'out_reg:inst6\|lpm_dff2:inst31\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.971 ns ( 37.66 % ) " "Info: Total cell delay = 12.971 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.474 ns ( 62.34 % ) " "Info: Total interconnect delay = 21.474 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "34.445 ns" { lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~35 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~36 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]~32 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs2a[0] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le3a[7] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[0]~32 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[1]~25 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~37 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~25 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~27 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~20 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "34.445 ns" { lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~35 {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~36 {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]~32 {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0] {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs2a[0] {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le3a[7] {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[0]~32 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[1]~25 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~37 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~25 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~27 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~20 {} MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 {} MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 {} MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 {} out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.230ns 0.773ns 0.767ns 2.496ns 0.707ns 2.268ns 0.704ns 0.000ns 2.038ns 0.000ns 1.994ns 0.000ns 3.045ns 0.000ns 2.644ns 0.000ns 2.808ns } { 0.000ns 0.511ns 0.511ns 0.511ns 0.511ns 0.914ns 0.200ns 0.978ns 0.815ns 1.099ns 1.234ns 0.978ns 0.815ns 0.747ns 0.815ns 1.077ns 0.975ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.265 ns - Smallest " "Info: - Smallest clock skew is -7.265 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns out_reg:inst6\|lpm_dff2:inst31\|lpm_ff:lpm_ff_component\|dffs\[15\] 2 REG LC_X15_Y4_N4 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y4_N4; Fanout = 1; REG Node = 'out_reg:inst6\|lpm_dff2:inst31\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.084 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 11.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns in_controller:inst1\|pstate.s17 2 REG LC_X12_Y3_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 2; REG Node = 'in_controller:inst1\|pstate.s17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK in_controller:inst1|pstate.s17 } "NODE_NAME" } } { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.914 ns) 5.995 ns in_controller:inst1\|WideOr5~0 3 COMB LC_X12_Y3_N8 1 " "Info: 3: + IC(0.886 ns) + CELL(0.914 ns) = 5.995 ns; Loc. = LC_X12_Y3_N8; Fanout = 1; COMB Node = 'in_controller:inst1\|WideOr5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 } "NODE_NAME" } } { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.500 ns in_controller:inst1\|WideOr5 4 COMB LC_X12_Y3_N9 96 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.500 ns; Loc. = LC_X12_Y3_N9; Fanout = 96; COMB Node = 'in_controller:inst1\|WideOr5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 } "NODE_NAME" } } { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.073 ns) + CELL(0.511 ns) 11.084 ns lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\] 5 REG LC_X7_Y10_N2 6 " "Info: 5: + IC(4.073 ns) + CELL(0.511 ns) = 11.084 ns; Loc. = LC_X7_Y10_N2; Fanout = 6; REG Node = 'lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.584 ns" { in_controller:inst1|WideOr5 lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.082 ns ( 36.83 % ) " "Info: Total cell delay = 4.082 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.002 ns ( 63.17 % ) " "Info: Total interconnect delay = 7.002 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.084 ns" { CLK in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.084 ns" { CLK {} CLK~combout {} in_controller:inst1|pstate.s17 {} in_controller:inst1|WideOr5~0 {} in_controller:inst1|WideOr5 {} lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.738ns 0.886ns 0.305ns 4.073ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.084 ns" { CLK in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.084 ns" { CLK {} CLK~combout {} in_controller:inst1|pstate.s17 {} in_controller:inst1|WideOr5~0 {} in_controller:inst1|WideOr5 {} lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.738ns 0.886ns 0.305ns 4.073ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "34.445 ns" { lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~35 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~36 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]~32 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs2a[0] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le3a[7] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[0]~32 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[1]~25 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~37 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~25 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~27 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~20 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "34.445 ns" { lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~35 {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~36 {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]~32 {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0] {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs2a[0] {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le3a[7] {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[0]~32 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[1]~25 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~37 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~25 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~27 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~20 {} MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 {} MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 {} MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 {} out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.230ns 0.773ns 0.767ns 2.496ns 0.707ns 2.268ns 0.704ns 0.000ns 2.038ns 0.000ns 1.994ns 0.000ns 3.045ns 0.000ns 2.644ns 0.000ns 2.808ns } { 0.000ns 0.511ns 0.511ns 0.511ns 0.511ns 0.914ns 0.200ns 0.978ns 0.815ns 1.099ns 1.234ns 0.978ns 0.815ns 0.747ns 0.815ns 1.077ns 0.975ns 0.280ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.084 ns" { CLK in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.084 ns" { CLK {} CLK~combout {} in_controller:inst1|pstate.s17 {} in_controller:inst1|WideOr5~0 {} in_controller:inst1|WideOr5 {} lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.738ns 0.886ns 0.305ns 4.073ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 86 " "Warning: Circuit may not operate. Detected 86 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "in_reg:inst\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\] CLK 5.561 ns " "Info: Found hold time violation between source  pin or register \"in_reg:inst\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]\" and destination pin or register \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\]\" for clock \"CLK\" (Hold time is 5.561 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.053 ns + Largest " "Info: + Largest clock skew is 7.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.872 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns in_controller:inst1\|pstate.s17 2 REG LC_X12_Y3_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 2; REG Node = 'in_controller:inst1\|pstate.s17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK in_controller:inst1|pstate.s17 } "NODE_NAME" } } { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.914 ns) 5.995 ns in_controller:inst1\|WideOr5~0 3 COMB LC_X12_Y3_N8 1 " "Info: 3: + IC(0.886 ns) + CELL(0.914 ns) = 5.995 ns; Loc. = LC_X12_Y3_N8; Fanout = 1; COMB Node = 'in_controller:inst1\|WideOr5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 } "NODE_NAME" } } { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.500 ns in_controller:inst1\|WideOr5 4 COMB LC_X12_Y3_N9 96 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.500 ns; Loc. = LC_X12_Y3_N9; Fanout = 96; COMB Node = 'in_controller:inst1\|WideOr5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 } "NODE_NAME" } } { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.861 ns) + CELL(0.511 ns) 10.872 ns lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\] 5 REG LC_X1_Y9_N4 5 " "Info: 5: + IC(3.861 ns) + CELL(0.511 ns) = 10.872 ns; Loc. = LC_X1_Y9_N4; Fanout = 5; REG Node = 'lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.372 ns" { in_controller:inst1|WideOr5 lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.082 ns ( 37.55 % ) " "Info: Total cell delay = 4.082 ns ( 37.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.790 ns ( 62.45 % ) " "Info: Total interconnect delay = 6.790 ns ( 62.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.872 ns" { CLK in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.872 ns" { CLK {} CLK~combout {} in_controller:inst1|pstate.s17 {} in_controller:inst1|WideOr5~0 {} in_controller:inst1|WideOr5 {} lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.738ns 0.886ns 0.305ns 3.861ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns in_reg:inst\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LC_X1_Y9_N8 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y9_N8; Fanout = 1; REG Node = 'in_reg:inst\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.872 ns" { CLK in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.872 ns" { CLK {} CLK~combout {} in_controller:inst1|pstate.s17 {} in_controller:inst1|WideOr5~0 {} in_controller:inst1|WideOr5 {} lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.738ns 0.886ns 0.305ns 3.861ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.116 ns - Shortest register register " "Info: - Shortest register to register delay is 1.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns in_reg:inst\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LC_X1_Y9_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N8; Fanout = 1; REG Node = 'in_reg:inst\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.200 ns) 1.116 ns lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\] 2 REG LC_X1_Y9_N4 5 " "Info: 2: + IC(0.916 ns) + CELL(0.200 ns) = 1.116 ns; Loc. = LC_X1_Y9_N4; Fanout = 5; REG Node = 'lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.200 ns ( 17.92 % ) " "Info: Total cell delay = 0.200 ns ( 17.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.916 ns ( 82.08 % ) " "Info: Total interconnect delay = 0.916 ns ( 82.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.116 ns" { in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.916ns } { 0.000ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.872 ns" { CLK in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.872 ns" { CLK {} CLK~combout {} in_controller:inst1|pstate.s17 {} in_controller:inst1|WideOr5~0 {} in_controller:inst1|WideOr5 {} lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.738ns 0.886ns 0.305ns 3.861ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.116 ns" { in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.916ns } { 0.000ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "in_reg:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] din\[0\] CLK 2.409 ns register " "Info: tsu for register \"in_reg:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"din\[0\]\", clock pin = \"CLK\") is 2.409 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.895 ns + Longest pin register " "Info: + Longest pin to register delay is 5.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns din\[0\] 1 PIN PIN_E1 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_E1; Fanout = 12; PIN Node = 'din\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.702 ns) + CELL(1.061 ns) 5.895 ns in_reg:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LC_X8_Y9_N6 1 " "Info: 2: + IC(3.702 ns) + CELL(1.061 ns) = 5.895 ns; Loc. = LC_X8_Y9_N6; Fanout = 1; REG Node = 'in_reg:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.763 ns" { din[0] in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 37.20 % ) " "Info: Total cell delay = 2.193 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.702 ns ( 62.80 % ) " "Info: Total interconnect delay = 3.702 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.895 ns" { din[0] in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.895 ns" { din[0] {} din[0]~combout {} in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.702ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns in_reg:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LC_X8_Y9_N6 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y9_N6; Fanout = 1; REG Node = 'in_reg:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.895 ns" { din[0] in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.895 ns" { din[0] {} din[0]~combout {} in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.702ns } { 0.000ns 1.132ns 1.061ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK dout\[14\] out_controller:inst12\|pstate.s27 18.676 ns register " "Info: tco from clock \"CLK\" to destination pin \"dout\[14\]\" through register \"out_controller:inst12\|pstate.s27\" is 18.676 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns out_controller:inst12\|pstate.s27 2 REG LC_X15_Y2_N6 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y2_N6; Fanout = 3; REG Node = 'out_controller:inst12\|pstate.s27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK out_controller:inst12|pstate.s27 } "NODE_NAME" } } { "out_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK out_controller:inst12|pstate.s27 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} out_controller:inst12|pstate.s27 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "out_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.481 ns + Longest register pin " "Info: + Longest register to pin delay is 14.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_controller:inst12\|pstate.s27 1 REG LC_X15_Y2_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y2_N6; Fanout = 3; REG Node = 'out_controller:inst12\|pstate.s27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_controller:inst12|pstate.s27 } "NODE_NAME" } } { "out_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.914 ns) 1.823 ns out_controller:inst12\|WideOr3~1 2 COMB LC_X15_Y2_N3 4 " "Info: 2: + IC(0.909 ns) + CELL(0.914 ns) = 1.823 ns; Loc. = LC_X15_Y2_N3; Fanout = 4; COMB Node = 'out_controller:inst12\|WideOr3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { out_controller:inst12|pstate.s27 out_controller:inst12|WideOr3~1 } "NODE_NAME" } } { "out_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.200 ns) 2.742 ns out_controller:inst12\|WideOr4 3 COMB LC_X15_Y2_N2 45 " "Info: 3: + IC(0.719 ns) + CELL(0.200 ns) = 2.742 ns; Loc. = LC_X15_Y2_N2; Fanout = 45; COMB Node = 'out_controller:inst12\|WideOr4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { out_controller:inst12|WideOr3~1 out_controller:inst12|WideOr4 } "NODE_NAME" } } { "out_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.511 ns) 4.519 ns lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_ncc:auto_generated\|result_node\[14\]~10 4 COMB LC_X14_Y2_N7 15 " "Info: 4: + IC(1.266 ns) + CELL(0.511 ns) = 4.519 ns; Loc. = LC_X14_Y2_N7; Fanout = 15; COMB Node = 'lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_ncc:auto_generated\|result_node\[14\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { out_controller:inst12|WideOr4 lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~10 } "NODE_NAME" } } { "db/mux_ncc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_ncc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.740 ns) 7.346 ns lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_ncc:auto_generated\|result_node\[14\]~11 5 COMB LC_X14_Y4_N3 1 " "Info: 5: + IC(2.087 ns) + CELL(0.740 ns) = 7.346 ns; Loc. = LC_X14_Y4_N3; Fanout = 1; COMB Node = 'lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_ncc:auto_generated\|result_node\[14\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~10 lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~11 } "NODE_NAME" } } { "db/mux_ncc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_ncc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(0.511 ns) 9.896 ns lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated\|result_node\[14\]~3 6 COMB LC_X14_Y6_N0 1 " "Info: 6: + IC(2.039 ns) + CELL(0.511 ns) = 9.896 ns; Loc. = LC_X14_Y6_N0; Fanout = 1; COMB Node = 'lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated\|result_node\[14\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~11 lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~3 } "NODE_NAME" } } { "db/mux_4bc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_4bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 10.401 ns lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated\|result_node\[14\]~4 7 COMB LC_X14_Y6_N1 1 " "Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 10.401 ns; Loc. = LC_X14_Y6_N1; Fanout = 1; COMB Node = 'lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated\|result_node\[14\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~3 lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~4 } "NODE_NAME" } } { "db/mux_4bc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_4bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(2.322 ns) 14.481 ns dout\[14\] 8 PIN PIN_G16 0 " "Info: 8: + IC(1.758 ns) + CELL(2.322 ns) = 14.481 ns; Loc. = PIN_G16; Fanout = 0; PIN Node = 'dout\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.080 ns" { lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~4 dout[14] } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.398 ns ( 37.28 % ) " "Info: Total cell delay = 5.398 ns ( 37.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.083 ns ( 62.72 % ) " "Info: Total interconnect delay = 9.083 ns ( 62.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.481 ns" { out_controller:inst12|pstate.s27 out_controller:inst12|WideOr3~1 out_controller:inst12|WideOr4 lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~10 lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~11 lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~3 lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~4 dout[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.481 ns" { out_controller:inst12|pstate.s27 {} out_controller:inst12|WideOr3~1 {} out_controller:inst12|WideOr4 {} lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~10 {} lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~11 {} lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~3 {} lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~4 {} dout[14] {} } { 0.000ns 0.909ns 0.719ns 1.266ns 2.087ns 2.039ns 0.305ns 1.758ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.740ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK out_controller:inst12|pstate.s27 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} out_controller:inst12|pstate.s27 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.481 ns" { out_controller:inst12|pstate.s27 out_controller:inst12|WideOr3~1 out_controller:inst12|WideOr4 lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~10 lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~11 lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~3 lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~4 dout[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.481 ns" { out_controller:inst12|pstate.s27 {} out_controller:inst12|WideOr3~1 {} out_controller:inst12|WideOr4 {} lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~10 {} lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~11 {} lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~3 {} lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~4 {} dout[14] {} } { 0.000ns 0.909ns 0.719ns 1.266ns 2.087ns 2.039ns 0.305ns 1.758ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.740ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "in_reg:inst\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] din\[6\] CLK -1.204 ns register " "Info: th for register \"in_reg:inst\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"din\[6\]\", clock pin = \"CLK\") is -1.204 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns in_reg:inst\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] 2 REG LC_X1_Y4_N1 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y4_N1; Fanout = 1; REG Node = 'in_reg:inst\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.244 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns din\[6\] 1 PIN PIN_K5 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_K5; Fanout = 12; PIN Node = 'din\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.929 ns) + CELL(1.183 ns) 5.244 ns in_reg:inst\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] 2 REG LC_X1_Y4_N1 1 " "Info: 2: + IC(2.929 ns) + CELL(1.183 ns) = 5.244 ns; Loc. = LC_X1_Y4_N1; Fanout = 1; REG Node = 'in_reg:inst\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.112 ns" { din[6] in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 44.15 % ) " "Info: Total cell delay = 2.315 ns ( 44.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.929 ns ( 55.85 % ) " "Info: Total interconnect delay = 2.929 ns ( 55.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { din[6] in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { din[6] {} din[6]~combout {} in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 2.929ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { din[6] in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { din[6] {} din[6]~combout {} in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 2.929ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 100 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 07:17:19 2017 " "Info: Processing ended: Thu Dec 07 07:17:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 121 s " "Info: Quartus II Full Compilation was successful. 0 errors, 121 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
