****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 20 20:56:11 2023
****************************************


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4907     6.4088 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U182/A3 (NAND3X1_RVT)         0.0000   0.1865   1.0000   0.0000   0.0000     6.4088 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                   0.0769   1.0000            0.3600     6.7688 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U494/A1 (AO21X1_HVT)          0.0000   0.0769   1.0000   0.0000   0.0000     6.7688 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                    0.1684   1.0000            0.4855     7.2543 f
  I_RISC_CORE/n186 (net)       1   0.4125 
  I_RISC_CORE/U496/A3 (AO222X1_HVT)         0.0000   0.1684   1.0000   0.0000   0.0000     7.2543 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                   0.1869   1.0000            0.6911     7.9453 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Next_Stack[0] (net)
                               1   0.4367 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                            0.0000   0.1869   1.0000   0.0000   0.0000     7.9453 f
  data arrival time                                                                        7.9453

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0297     3.4297
  clock reconvergence pessimism                                                 0.0864     3.5161
  clock uncertainty                                                            -0.1000     3.4161
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)                 3.4161 r
  library setup time                                          1.0000           -1.4203     1.9958
  data required time                                                                       1.9958
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9958
  data arrival time                                                                       -7.9453
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.9495


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U1356/A (INVX1_HVT)           0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U1356/Y (INVX1_HVT)                    0.1475   1.0000            0.2135     6.1316 f
  I_RISC_CORE/n1419 (net)      5   2.0193 
  I_RISC_CORE/U432/A2 (NAND3X1_HVT)         0.0000   0.1475   1.0000   0.0000   0.0000     6.1316 f
  I_RISC_CORE/U432/Y (NAND3X1_HVT)                   0.1697   1.0000            0.6283     6.7599 r
  I_RISC_CORE/n193 (net)       4   1.8279 
  I_RISC_CORE/U433/A5 (AO221X1_HVT)         0.0000   0.1697   1.0000   0.0000   0.0000     6.7599 r
  I_RISC_CORE/U433/Y (AO221X1_HVT)                   0.2256   1.0000            0.4644     7.2243 r
  I_RISC_CORE/n130 (net)       1   0.4371 
  I_RISC_CORE/U439/A2 (NAND3X0_HVT)         0.0000   0.2256   1.0000   0.0000   0.0000     7.2243 r
  I_RISC_CORE/U439/Y (NAND3X0_HVT)                   0.3155   1.0000            0.4323     7.6566 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23160 (net)
                               1   0.4371 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/D (SDFFARX2_HVT)
                                            0.0000   0.3155   1.0000   0.0000   0.0000     7.6566 f
  data arrival time                                                                        7.6566

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0297     3.4297
  clock reconvergence pessimism                                                 0.0864     3.5161
  clock uncertainty                                                            -0.1000     3.4161
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)                    3.4161 r
  library setup time                                          1.0000           -1.5074     1.9087
  data required time                                                                       1.9087
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9087
  data arrival time                                                                       -7.6566
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.7479


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4907     6.4088 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U182/A3 (NAND3X1_RVT)         0.0000   0.1865   1.0000   0.0000   0.0000     6.4088 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                   0.0769   1.0000            0.3600     6.7688 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U500/A5 (OA221X1_HVT)         0.0000   0.0769   1.0000   0.0000   0.0000     6.7688 f
  I_RISC_CORE/U500/Y (OA221X1_HVT)                   0.2535   1.0000            0.3862     7.1549 f
  I_RISC_CORE/n194 (net)       1   0.3898 
  I_RISC_CORE/U501/A2 (OA22X1_HVT)          0.0000   0.2535   1.0000   0.0000   0.0000     7.1549 f
  I_RISC_CORE/U501/Y (OA22X1_HVT)                    0.2112   1.0000            0.6700     7.8249 f
  I_RISC_CORE/n196 (net)       1   0.4010 
  I_RISC_CORE/U502/A1 (NAND2X0_HVT)         0.0000   0.2112   1.0000   0.0000   0.0000     7.8249 f
  I_RISC_CORE/U502/Y (NAND2X0_HVT)                   0.1836   1.0000            0.2541     8.0790 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23176 (net)
                               1   0.4592 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/D (SDFFARX1_HVT)
                                            0.0000   0.1836   1.0000   0.0000   0.0000     8.0790 r
  data arrival time                                                                        8.0790

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0297     3.4297
  clock reconvergence pessimism                                                 0.0864     3.5161
  clock uncertainty                                                            -0.1000     3.4161
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)                    3.4161 r
  library setup time                                          1.0000           -0.9359     2.4802
  data required time                                                                       2.4802
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4802
  data arrival time                                                                       -8.0790
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.5988


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0513                     0.0000     1.2209 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2340   1.0000            1.2871     2.5080 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6026 
  I_RISC_CORE/U694/A2 (NOR2X1_HVT)          0.0000   0.2340   1.0000   0.0000   0.0000     2.5080 f
  I_RISC_CORE/U694/Y (NOR2X1_HVT)                    0.1072   1.0000            0.5555     3.0635 r
  I_RISC_CORE/n353 (net)       1   0.4354 
  I_RISC_CORE/U695/A2 (AND2X1_HVT)          0.0000   0.1072   1.0000   0.0000   0.0000     3.0635 r
  I_RISC_CORE/U695/Y (AND2X1_HVT)                    0.1771   1.0000            0.4088     3.4724 r
  I_RISC_CORE/n871 (net)       3   1.4992 
  I_RISC_CORE/U976/A1 (OA21X1_HVT)          0.0000   0.1771   1.0000   0.0000   0.0000     3.4724 r
  I_RISC_CORE/U976/Y (OA21X1_HVT)                    0.1883   1.0000            0.5469     4.0193 r
  I_RISC_CORE/n999 (net)       2   0.8293 
  I_RISC_CORE/U979/A1 (AND3X1_HVT)          0.0000   0.1883   1.0000   0.0000   0.0000     4.0193 r
  I_RISC_CORE/U979/Y (AND3X1_HVT)                    0.1902   1.0000            0.5349     4.5542 r
  I_RISC_CORE/n591 (net)       1   0.3947 
  I_RISC_CORE/U980/A2 (MUX21X1_HVT)         0.0000   0.1902   1.0000   0.0000   0.0000     4.5542 r
  I_RISC_CORE/U980/Y (MUX21X1_HVT)                   0.2189   1.0000            0.6056     5.1598 r
  I_RISC_CORE/n597 (net)       1   0.3784 
  I_RISC_CORE/U983/A2 (AND4X1_HVT)          0.0000   0.2189   1.0000   0.0000   0.0000     5.1598 r
  I_RISC_CORE/U983/Y (AND4X1_HVT)                    0.2606   1.0000            0.8311     5.9909 r
  I_RISC_CORE/n599 (net)       1   0.3615 
  I_RISC_CORE/U984/A3 (OA21X1_HVT)          0.0000   0.2606   1.0000   0.0000   0.0000     5.9909 r
  I_RISC_CORE/U984/Y (OA21X1_HVT)                    0.1743   1.0000            0.4943     6.4852 r
  I_RISC_CORE/n606 (net)       1   0.4630 
  I_RISC_CORE/U988/A2 (NAND4X0_HVT)         0.0000   0.1743   1.0000   0.0000   0.0000     6.4852 r
  I_RISC_CORE/U988/Y (NAND4X0_HVT)                   0.4513   1.0000            0.5150     7.0001 f
  I_RISC_CORE/n608 (net)       1   0.4720 
  I_RISC_CORE/U989/A3 (AOI21X1_RVT)         0.0000   0.4513   1.0000   0.0000   0.0000     7.0001 f
  I_RISC_CORE/U989/Y (AOI21X1_RVT)                   0.0738   1.0000            0.4805     7.4806 r
  I_RISC_CORE/n1029_CDR1 (net)
                               2   1.1623 
  I_RISC_CORE/U990/A2 (NOR2X1_HVT)          0.0000   0.0738   1.0000   0.0000   0.0000     7.4806 r
  I_RISC_CORE/U990/Y (NOR2X1_HVT)                    0.1123   1.0000            0.3811     7.8617 f
  I_RISC_CORE/I_ALU_Result_7_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/D (SDFFX1_HVT)
                                            0.0000   0.1123   1.0000   0.0000   0.0000     7.8617 f
  data arrival time                                                                        7.8617

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)                                   3.5036 r
  library setup time                                          1.0000           -1.2359     2.2678
  data required time                                                                       2.2678
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2678
  data arrival time                                                                       -7.8617
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.5940


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U1356/A (INVX1_HVT)           0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U1356/Y (INVX1_HVT)                    0.1475   1.0000            0.2135     6.1316 f
  I_RISC_CORE/n1419 (net)      5   2.0193 
  I_RISC_CORE/U432/A2 (NAND3X1_HVT)         0.0000   0.1475   1.0000   0.0000   0.0000     6.1316 f
  I_RISC_CORE/U432/Y (NAND3X1_HVT)                   0.1697   1.0000            0.6283     6.7599 r
  I_RISC_CORE/n193 (net)       4   1.8279 
  I_RISC_CORE/U485/A (INVX0_HVT)            0.0000   0.1697   1.0000   0.0000   0.0000     6.7599 r
  I_RISC_CORE/U485/Y (INVX0_HVT)                     0.0895   1.0000            0.1521     6.9120 f
  I_RISC_CORE/n174 (net)       1   0.4010 
  I_RISC_CORE/U487/A1 (NAND2X0_HVT)         0.0000   0.0895   1.0000   0.0000   0.0000     6.9120 f
  I_RISC_CORE/U487/Y (NAND2X0_HVT)                   0.1937   1.0000            0.1581     7.0701 r
  I_RISC_CORE/n181 (net)       1   0.4874 
  I_RISC_CORE/U492/A1 (NAND3X0_HVT)         0.0000   0.1937   1.0000   0.0000   0.0000     7.0701 r
  I_RISC_CORE/U492/Y (NAND3X0_HVT)                   0.3153   1.0000            0.3391     7.4093 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23165 (net)
                               1   0.4367 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/D (SDFFARX1_HVT)
                                            0.0000   0.3153   1.0000   0.0000   0.0000     7.4093 f
  data arrival time                                                                        7.4093

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0297     3.4297
  clock reconvergence pessimism                                                 0.0864     3.5161
  clock uncertainty                                                            -0.1000     3.4161
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)                    3.4161 r
  library setup time                                          1.0000           -1.4899     1.9263
  data required time                                                                       1.9263
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9263
  data arrival time                                                                       -7.4093
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.4830


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_LVT)
                                                     0.0513                     0.0000     1.2209 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/Q (SDFFX2_LVT)
                                                     0.0960   1.0000            0.3919     1.6128 r
  I_RISC_CORE/Oprnd_A[0] (net)
                              12   6.6712 
  I_RISC_CORE/ZBUF_55_inst_53787/A (NBUFFX2_HVT)
                                            0.0000   0.0960   1.0000   0.0000   0.0000     1.6128 r
  I_RISC_CORE/ZBUF_55_inst_53787/Y (NBUFFX2_HVT)     0.1344   1.0000            0.2533     1.8661 r
  I_RISC_CORE/ZBUF_55_79 (net)
                               2   0.8390 
  I_RISC_CORE/U817/A2 (AND2X1_HVT)          0.0000   0.1344   1.0000   0.0000   0.0000     1.8661 r
  I_RISC_CORE/U817/Y (AND2X1_HVT)                    0.2056   1.0000            0.4496     2.3157 r
  I_RISC_CORE/n463 (net)       3   2.2719 
  I_RISC_CORE/U827/A2 (XOR3X1_HVT)          0.0000   0.2056   1.0000   0.0000   0.0000     2.3157 r
  I_RISC_CORE/U827/Y (XOR3X1_HVT)                    0.2584   1.0000            1.5047     3.8204 f
  I_RISC_CORE/n476 (net)       1   1.7622 
  I_RISC_CORE/U836/A (FADDX1_RVT)           0.0000   0.2584   1.0000   0.0000   0.0000     3.8204 f
  I_RISC_CORE/U836/S (FADDX1_RVT)                    0.1352   1.0000            0.6939     4.5143 r
  I_RISC_CORE/n965 (net)       3   2.2972 
  I_RISC_CORE/U1280/A1 (XOR3X1_HVT)         0.0000   0.1352   1.0000   0.0000   0.0000     4.5143 r
  I_RISC_CORE/U1280/Y (XOR3X1_HVT)                   0.2164   1.0000            1.2954     5.8097 f
  I_RISC_CORE/n966 (net)       1   0.4010 
  I_RISC_CORE/U1281/A1 (NAND2X0_HVT)        0.0000   0.2164   1.0000   0.0000   0.0000     5.8097 f
  I_RISC_CORE/U1281/Y (NAND2X0_HVT)                  0.1768   1.0000            0.2531     6.0628 r
  I_RISC_CORE/n967 (net)       1   0.3804 
  I_RISC_CORE/U1282/A4 (AND4X1_HVT)         0.0000   0.1768   1.0000   0.0000   0.0000     6.0628 r
  I_RISC_CORE/U1282/Y (AND4X1_HVT)                   0.2635   1.0000            0.8896     6.9524 r
  I_RISC_CORE/n983 (net)       1   0.4295 
  I_RISC_CORE/U1289/A2 (AND4X1_RVT)         0.0000   0.2635   1.0000   0.0000   0.0000     6.9524 r
  I_RISC_CORE/U1289/Y (AND4X1_RVT)                   0.1174   1.0000            0.3754     7.3278 r
  I_RISC_CORE/n1042_CDR1 (net)
                               2   1.1539 
  I_RISC_CORE/U1321/A2 (NOR2X0_HVT)         0.0000   0.1174   1.0000   0.0000   0.0000     7.3278 r
  I_RISC_CORE/U1321/Y (NOR2X0_HVT)                   0.1123   1.0000            0.4131     7.7409 f
  I_RISC_CORE/I_ALU_Result_10_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/D (SDFFX1_HVT)
                                            0.0000   0.1123   1.0000   0.0000   0.0000     7.7409 f
  data arrival time                                                                        7.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)                                  3.5036 r
  library setup time                                          1.0000           -1.2359     2.2678
  data required time                                                                       2.2678
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2678
  data arrival time                                                                       -7.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.4732


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5393     4.3726 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.3726 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1852   1.0000            0.6786     5.0512 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1852   1.0000   0.0000   0.0000     5.0512 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0570   1.0000            0.4313     5.4825 r
  I_RISC_CORE/n136 (net)       1   0.5073 
  I_RISC_CORE/U442/A4 (AO221X1_RVT)         0.0000   0.0570   1.0000   0.0000   0.0000     5.4825 r
  I_RISC_CORE/U442/Y (AO221X1_RVT)                   0.1233   1.0000            0.2461     5.7286 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U446/A1 (AND2X2_HVT)          0.0000   0.1233   1.0000   0.0000   0.0000     5.7286 r
  I_RISC_CORE/U446/Y (AND2X2_HVT)                    0.2637   1.0000            0.5118     6.2404 r
  I_RISC_CORE/n167 (net)       8   3.5436 
  I_RISC_CORE/U482/A2 (AO22X1_HVT)          0.0000   0.2637   1.0000   0.0000   0.0000     6.2404 r
  I_RISC_CORE/U482/Y (AO22X1_HVT)                    0.2246   1.0000            0.6957     6.9361 r
  I_RISC_CORE/n172 (net)       3   1.2551 
  I_RISC_CORE/U484/A1 (OA222X1_HVT)         0.0000   0.2246   1.0000   0.0000   0.0000     6.9361 r
  I_RISC_CORE/U484/Y (OA222X1_HVT)                   0.2464   1.0000            0.9257     7.8618 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N30 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/D (SDFFARX2_HVT)
                                            0.0000   0.2464   1.0000   0.0000   0.0000     7.8618 r
  data arrival time                                                                        7.8618

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0391     3.4391
  clock reconvergence pessimism                                                 0.0864     3.5255
  clock uncertainty                                                            -0.1000     3.4255
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)                  3.4255 r
  library setup time                                          1.0000           -1.0080     2.4175
  data required time                                                                       2.4175
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4175
  data arrival time                                                                       -7.8618
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.4442


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0513                     0.0000     1.2209 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2340   1.0000            1.2871     2.5080 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6026 
  I_RISC_CORE/U657/A2 (OR2X1_HVT)           0.0000   0.2340   1.0000   0.0000   0.0000     2.5080 f
  I_RISC_CORE/U657/Y (OR2X1_HVT)                     0.1456   1.0000            0.4576     2.9656 f
  I_RISC_CORE/n378 (net)       2   0.8240 
  I_RISC_CORE/U728/A2 (NAND2X0_HVT)         0.0000   0.1456   1.0000   0.0000   0.0000     2.9656 f
  I_RISC_CORE/U728/Y (NAND2X0_HVT)                   0.3692   1.0000            0.2985     3.2641 r
  I_RISC_CORE/n862 (net)       2   1.8132 
  I_RISC_CORE/U729/A2 (XOR2X1_HVT)          0.0000   0.3692   1.0000   0.0000   0.0000     3.2641 r
  I_RISC_CORE/U729/Y (XOR2X1_HVT)                    0.2885   1.0000            1.1781     4.4421 f
  I_RISC_CORE/n995 (net)       3   1.4239 
  I_RISC_CORE/U731/A1 (AND2X1_LVT)          0.0000   0.2885   1.0000   0.0000   0.0000     4.4421 f
  I_RISC_CORE/U731/Y (AND2X1_LVT)                    0.0687   1.0000            0.2202     4.6623 f
  I_RISC_CORE/n993 (net)       3   1.4068 
  I_RISC_CORE/U732/A2 (AND2X1_LVT)          0.0000   0.0687   1.0000   0.0000   0.0000     4.6623 f
  I_RISC_CORE/U732/Y (AND2X1_LVT)                    0.0638   1.0000            0.1052     4.7676 f
  I_RISC_CORE/n576 (net)       2   0.9042 
  I_RISC_CORE/U733/A2 (AND2X1_HVT)          0.0000   0.0638   1.0000   0.0000   0.0000     4.7676 f
  I_RISC_CORE/U733/Y (AND2X1_HVT)                    0.1820   1.0000            0.3242     5.0917 f
  I_RISC_CORE/n574 (net)       4   1.7939 
  I_RISC_CORE/U736/A2 (AND3X1_LVT)          0.0000   0.1820   1.0000   0.0000   0.0000     5.0917 f
  I_RISC_CORE/U736/Y (AND3X1_LVT)                    0.0715   1.0000            0.2043     5.2960 f
  I_RISC_CORE/n524 (net)       3   1.2394 
  I_RISC_CORE/U881/A2 (AND3X1_RVT)          0.0000   0.0715   1.0000   0.0000   0.0000     5.2960 f
  I_RISC_CORE/U881/Y (AND3X1_RVT)                    0.1041   1.0000            0.2346     5.5306 f
  I_RISC_CORE/n512 (net)       3   1.3624 
  I_RISC_CORE/U888/A2 (OA21X1_HVT)          0.0000   0.1041   1.0000   0.0000   0.0000     5.5306 f
  I_RISC_CORE/U888/Y (OA21X1_HVT)                    0.1870   1.0000            0.5079     6.0386 f
  I_RISC_CORE/n911 (net)       2   0.8634 
  I_RISC_CORE/U1244/A1 (MUX21X1_HVT)        0.0000   0.1870   1.0000   0.0000   0.0000     6.0386 f
  I_RISC_CORE/U1244/Y (MUX21X1_HVT)                  0.2989   1.0000            0.7692     6.8077 f
  I_RISC_CORE/n916 (net)       1   0.3718 
  I_RISC_CORE/U85/A3 (NAND4X1_RVT)          0.0000   0.2989   1.0000   0.0000   0.0000     6.8077 f
  I_RISC_CORE/U85/Y (NAND4X1_RVT)                    0.0904   1.0000            0.5818     7.3896 r
  I_RISC_CORE/n239 (net)       2   0.9927 
  I_RISC_CORE/U1344/A1 (AND2X1_HVT)         0.0000   0.0904   1.0000   0.0000   0.0000     7.3896 r
  I_RISC_CORE/U1344/Y (AND2X1_HVT)                   0.1367   1.0000            0.3351     7.7247 r
  I_RISC_CORE/I_ALU_Result_12_ (net)
                               1   0.4027 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/D (SDFFX1_HVT)
                                            0.0000   0.1367   1.0000   0.0000   0.0000     7.7247 r
  data arrival time                                                                        7.7247

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)                                  3.5036 r
  library setup time                                          1.0000           -1.1564     2.3472
  data required time                                                                       2.3472
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3472
  data arrival time                                                                       -7.7247
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.3775


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2217     1.2217
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_/CLK (SDFFX2_LVT)
                                                     0.0524                     0.0000     1.2217 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_/Q (SDFFX2_LVT)
                                                     0.0616   1.0000            0.3597     1.5814 r
  I_RISC_CORE/Oprnd_B_0 (net)
                               3   1.6346 
  I_RISC_CORE/U1364/A (NBUFFX4_HVT)         0.0000   0.0616   1.0000   0.0000   0.0000     1.5814 r
  I_RISC_CORE/U1364/Y (NBUFFX4_HVT)                  0.1792   1.0000            0.2724     1.8537 r
  I_RISC_CORE/n1496 (net)     11   4.6459 
  I_RISC_CORE/U678/A4 (NAND4X1_HVT)         0.0000   0.1792   1.0000   0.0000   0.0000     1.8537 r
  I_RISC_CORE/U678/Y (NAND4X1_HVT)                   0.2352   1.0000            1.1482     3.0020 f
  I_RISC_CORE/n594 (net)       4   2.6286 
  I_RISC_CORE/U684/A1 (OR2X1_HVT)           0.0000   0.2352   1.0000   0.0000   0.0000     3.0020 f
  I_RISC_CORE/U684/Y (OR2X1_HVT)                     0.1333   1.0000            0.5224     3.5244 f
  I_RISC_CORE/n346 (net)       1   0.4363 
  I_RISC_CORE/U685/A4 (AO22X1_HVT)          0.0000   0.1333   1.0000   0.0000   0.0000     3.5244 f
  I_RISC_CORE/U685/Y (AO22X1_HVT)                    0.2160   1.0000            0.4539     3.9783 f
  I_RISC_CORE/n460 (net)       3   2.2505 
  I_RISC_CORE/U691/A2 (XOR3X1_HVT)          0.0000   0.2160   1.0000   0.0000   0.0000     3.9783 f
  I_RISC_CORE/U691/Y (XOR3X1_HVT)                    0.2162   1.0000            1.4498     5.4281 f
  I_RISC_CORE/n352 (net)       1   0.4010 
  I_RISC_CORE/U693/A1 (NAND2X0_HVT)         0.0000   0.2162   1.0000   0.0000   0.0000     5.4281 f
  I_RISC_CORE/U693/Y (NAND2X0_HVT)                   0.1874   1.0000            0.2584     5.6865 r
  I_RISC_CORE/n363 (net)       1   0.4630 
  I_RISC_CORE/U707/A2 (NAND4X0_HVT)         0.0000   0.1874   1.0000   0.0000   0.0000     5.6865 r
  I_RISC_CORE/U707/Y (NAND4X0_HVT)                   0.4425   1.0000            0.5168     6.2033 f
  I_RISC_CORE/n365 (net)       1   0.4403 
  I_RISC_CORE/U708/A3 (AOI21X1_HVT)         0.0000   0.4425   1.0000   0.0000   0.0000     6.2033 f
  I_RISC_CORE/U708/Y (AOI21X1_HVT)                   0.1171   1.0000            0.6749     6.8782 r
  I_RISC_CORE/n388 (net)       1   0.4295 
  I_RISC_CORE/U82/A2 (AND4X1_RVT)           0.0000   0.1171   1.0000   0.0000   0.0000     6.8782 r
  I_RISC_CORE/U82/Y (AND4X1_RVT)                     0.1177   1.0000            0.3035     7.1816 r
  I_RISC_CORE/n240_CDR1 (net)
                               2   1.1451 
  I_RISC_CORE/U745/A2 (NOR2X1_HVT)          0.0000   0.1177   1.0000   0.0000   0.0000     7.1816 r
  I_RISC_CORE/U745/Y (NOR2X1_HVT)                    0.1123   1.0000            0.4133     7.5950 f
  I_RISC_CORE/I_ALU_Result_9_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/D (SDFFX1_HVT)
                                            0.0000   0.1123   1.0000   0.0000   0.0000     7.5950 f
  data arrival time                                                                        7.5950

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)                                   3.5036 r
  library setup time                                          1.0000           -1.2359     2.2678
  data required time                                                                       2.2678
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2678
  data arrival time                                                                       -7.5950
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.3272


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5393     4.3726 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.3726 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1852   1.0000            0.6786     5.0512 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1852   1.0000   0.0000   0.0000     5.0512 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0570   1.0000            0.4313     5.4825 r
  I_RISC_CORE/n136 (net)       1   0.5073 
  I_RISC_CORE/U442/A4 (AO221X1_RVT)         0.0000   0.0570   1.0000   0.0000   0.0000     5.4825 r
  I_RISC_CORE/U442/Y (AO221X1_RVT)                   0.1233   1.0000            0.2461     5.7286 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U446/A1 (AND2X2_HVT)          0.0000   0.1233   1.0000   0.0000   0.0000     5.7286 r
  I_RISC_CORE/U446/Y (AND2X2_HVT)                    0.2637   1.0000            0.5118     6.2404 r
  I_RISC_CORE/n167 (net)       8   3.5436 
  I_RISC_CORE/U469/A3 (AO22X1_HVT)          0.0000   0.2637   1.0000   0.0000   0.0000     6.2404 r
  I_RISC_CORE/U469/Y (AO22X1_HVT)                    0.2248   1.0000            0.5538     6.7942 r
  I_RISC_CORE/n158 (net)       3   1.2551 
  I_RISC_CORE/U473/A1 (OA222X1_HVT)         0.0000   0.2248   1.0000   0.0000   0.0000     6.7942 r
  I_RISC_CORE/U473/Y (OA222X1_HVT)                   0.2464   1.0000            0.9258     7.7200 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N27 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/D (SDFFARX2_HVT)
                                            0.0000   0.2464   1.0000   0.0000   0.0000     7.7200 r
  data arrival time                                                                        7.7200

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0391     3.4391
  clock reconvergence pessimism                                                 0.0864     3.5255
  clock uncertainty                                                            -0.1000     3.4255
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)                  3.4255 r
  library setup time                                          1.0000           -1.0080     2.4175
  data required time                                                                       2.4175
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4175
  data arrival time                                                                       -7.7200
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.3025


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5393     4.3726 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.3726 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1852   1.0000            0.6786     5.0512 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1852   1.0000   0.0000   0.0000     5.0512 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0570   1.0000            0.4313     5.4825 r
  I_RISC_CORE/n136 (net)       1   0.5073 
  I_RISC_CORE/U442/A4 (AO221X1_RVT)         0.0000   0.0570   1.0000   0.0000   0.0000     5.4825 r
  I_RISC_CORE/U442/Y (AO221X1_RVT)                   0.1233   1.0000            0.2461     5.7286 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U446/A1 (AND2X2_HVT)          0.0000   0.1233   1.0000   0.0000   0.0000     5.7286 r
  I_RISC_CORE/U446/Y (AND2X2_HVT)                    0.2637   1.0000            0.5118     6.2404 r
  I_RISC_CORE/n167 (net)       8   3.5436 
  I_RISC_CORE/U479/A3 (AO22X1_HVT)          0.0000   0.2637   1.0000   0.0000   0.0000     6.2404 r
  I_RISC_CORE/U479/Y (AO22X1_HVT)                    0.2248   1.0000            0.5538     6.7942 r
  I_RISC_CORE/n165 (net)       3   1.2551 
  I_RISC_CORE/U481/A1 (OA222X1_HVT)         0.0000   0.2248   1.0000   0.0000   0.0000     6.7942 r
  I_RISC_CORE/U481/Y (OA222X1_HVT)                   0.2464   1.0000            0.9258     7.7200 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N26 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/D (SDFFARX1_HVT)
                                            0.0000   0.2464   1.0000   0.0000   0.0000     7.7200 r
  data arrival time                                                                        7.7200

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0391     3.4391
  clock reconvergence pessimism                                                 0.0864     3.5255
  clock uncertainty                                                            -0.1000     3.4255
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)                  3.4255 r
  library setup time                                          1.0000           -0.9641     2.4614
  data required time                                                                       2.4614
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4614
  data arrival time                                                                       -7.7200
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.2586


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5393     4.3726 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.3726 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1852   1.0000            0.6786     5.0512 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1852   1.0000   0.0000   0.0000     5.0512 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0570   1.0000            0.4313     5.4825 r
  I_RISC_CORE/n136 (net)       1   0.5073 
  I_RISC_CORE/U442/A4 (AO221X1_RVT)         0.0000   0.0570   1.0000   0.0000   0.0000     5.4825 r
  I_RISC_CORE/U442/Y (AO221X1_RVT)                   0.1233   1.0000            0.2461     5.7286 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U446/A1 (AND2X2_HVT)          0.0000   0.1233   1.0000   0.0000   0.0000     5.7286 r
  I_RISC_CORE/U446/Y (AND2X2_HVT)                    0.2637   1.0000            0.5118     6.2404 r
  I_RISC_CORE/n167 (net)       8   3.5436 
  I_RISC_CORE/U474/A3 (AO22X1_HVT)          0.0000   0.2637   1.0000   0.0000   0.0000     6.2404 r
  I_RISC_CORE/U474/Y (AO22X1_HVT)                    0.2248   1.0000            0.5538     6.7942 r
  I_RISC_CORE/n162 (net)       3   1.2551 
  I_RISC_CORE/U478/A1 (OA222X1_HVT)         0.0000   0.2248   1.0000   0.0000   0.0000     6.7942 r
  I_RISC_CORE/U478/Y (OA222X1_HVT)                   0.2464   1.0000            0.9258     7.7200 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N31 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/D (SDFFARX1_HVT)
                                            0.0000   0.2464   1.0000   0.0000   0.0000     7.7200 r
  data arrival time                                                                        7.7200

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0391     3.4391
  clock reconvergence pessimism                                                 0.0864     3.5255
  clock uncertainty                                                            -0.1000     3.4255
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)                  3.4255 r
  library setup time                                          1.0000           -0.9641     2.4614
  data required time                                                                       2.4614
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4614
  data arrival time                                                                       -7.7200
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.2586


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0513                     0.0000     1.2209 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2340   1.0000            1.2871     2.5080 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6026 
  I_RISC_CORE/U657/A2 (OR2X1_HVT)           0.0000   0.2340   1.0000   0.0000   0.0000     2.5080 f
  I_RISC_CORE/U657/Y (OR2X1_HVT)                     0.1456   1.0000            0.4576     2.9656 f
  I_RISC_CORE/n378 (net)       2   0.8240 
  I_RISC_CORE/U728/A2 (NAND2X0_HVT)         0.0000   0.1456   1.0000   0.0000   0.0000     2.9656 f
  I_RISC_CORE/U728/Y (NAND2X0_HVT)                   0.3692   1.0000            0.2985     3.2641 r
  I_RISC_CORE/n862 (net)       2   1.8132 
  I_RISC_CORE/U729/A2 (XOR2X1_HVT)          0.0000   0.3692   1.0000   0.0000   0.0000     3.2641 r
  I_RISC_CORE/U729/Y (XOR2X1_HVT)                    0.2885   1.0000            1.1781     4.4421 f
  I_RISC_CORE/n995 (net)       3   1.4239 
  I_RISC_CORE/U731/A1 (AND2X1_LVT)          0.0000   0.2885   1.0000   0.0000   0.0000     4.4421 f
  I_RISC_CORE/U731/Y (AND2X1_LVT)                    0.0687   1.0000            0.2202     4.6623 f
  I_RISC_CORE/n993 (net)       3   1.4068 
  I_RISC_CORE/U732/A2 (AND2X1_LVT)          0.0000   0.0687   1.0000   0.0000   0.0000     4.6623 f
  I_RISC_CORE/U732/Y (AND2X1_LVT)                    0.0638   1.0000            0.1052     4.7676 f
  I_RISC_CORE/n576 (net)       2   0.9042 
  I_RISC_CORE/U733/A2 (AND2X1_HVT)          0.0000   0.0638   1.0000   0.0000   0.0000     4.7676 f
  I_RISC_CORE/U733/Y (AND2X1_HVT)                    0.1820   1.0000            0.3242     5.0917 f
  I_RISC_CORE/n574 (net)       4   1.7939 
  I_RISC_CORE/U740/A2 (OA21X1_HVT)          0.0000   0.1820   1.0000   0.0000   0.0000     5.0917 f
  I_RISC_CORE/U740/Y (OA21X1_HVT)                    0.1851   1.0000            0.5478     5.6395 f
  I_RISC_CORE/n416 (net)       2   0.8026 
  I_RISC_CORE/U765/A1 (MUX21X1_HVT)         0.0000   0.1851   1.0000   0.0000   0.0000     5.6395 f
  I_RISC_CORE/U765/Y (MUX21X1_HVT)                   0.2988   1.0000            0.7679     6.4073 f
  I_RISC_CORE/n417 (net)       1   0.3692 
  I_RISC_CORE/U766/A3 (NAND3X1_HVT)         0.0000   0.2988   1.0000   0.0000   0.0000     6.4073 f
  I_RISC_CORE/U766/Y (NAND3X1_HVT)                   0.1472   1.0000            0.7662     7.1736 r
  I_RISC_CORE/n1030 (net)      2   1.1564 
  I_RISC_CORE/U767/A1 (AND2X1_HVT)          0.0000   0.1472   1.0000   0.0000   0.0000     7.1736 r
  I_RISC_CORE/U767/Y (AND2X1_HVT)                    0.1370   1.0000            0.3667     7.5402 r
  I_RISC_CORE/I_ALU_Result_8_ (net)
                               1   0.4027 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/D (SDFFX1_HVT)
                                            0.0000   0.1370   1.0000   0.0000   0.0000     7.5402 r
  data arrival time                                                                        7.5402

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)                                   3.5036 r
  library setup time                                          1.0000           -1.1565     2.3471
  data required time                                                                       2.3471
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3471
  data arrival time                                                                       -7.5402
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.1931


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_LVT)
                                                     0.0513                     0.0000     1.2209 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/Q (SDFFX2_LVT)
                                                     0.0960   1.0000            0.3919     1.6128 r
  I_RISC_CORE/Oprnd_A[0] (net)
                              12   6.6712 
  I_RISC_CORE/ZBUF_55_inst_53787/A (NBUFFX2_HVT)
                                            0.0000   0.0960   1.0000   0.0000   0.0000     1.6128 r
  I_RISC_CORE/ZBUF_55_inst_53787/Y (NBUFFX2_HVT)     0.1344   1.0000            0.2533     1.8661 r
  I_RISC_CORE/ZBUF_55_79 (net)
                               2   0.8390 
  I_RISC_CORE/U817/A2 (AND2X1_HVT)          0.0000   0.1344   1.0000   0.0000   0.0000     1.8661 r
  I_RISC_CORE/U817/Y (AND2X1_HVT)                    0.2056   1.0000            0.4496     2.3157 r
  I_RISC_CORE/n463 (net)       3   2.2719 
  I_RISC_CORE/U827/A2 (XOR3X1_HVT)          0.0000   0.2056   1.0000   0.0000   0.0000     2.3157 r
  I_RISC_CORE/U827/Y (XOR3X1_HVT)                    0.2584   1.0000            1.5047     3.8204 f
  I_RISC_CORE/n476 (net)       1   1.7622 
  I_RISC_CORE/U836/A (FADDX1_RVT)           0.0000   0.2584   1.0000   0.0000   0.0000     3.8204 f
  I_RISC_CORE/U836/S (FADDX1_RVT)                    0.1352   1.0000            0.6939     4.5143 r
  I_RISC_CORE/n965 (net)       3   2.2972 
  I_RISC_CORE/U833/A (INVX0_HVT)            0.0000   0.1352   1.0000   0.0000   0.0000     4.5143 r
  I_RISC_CORE/U833/Y (INVX0_HVT)                     0.0750   1.0000            0.1298     4.6441 f
  I_RISC_CORE/n470 (net)       1   0.3634 
  I_RISC_CORE/U834/A2 (NAND2X0_HVT)         0.0000   0.0750   1.0000   0.0000   0.0000     4.6441 f
  I_RISC_CORE/U834/Y (NAND2X0_HVT)                   0.1698   1.0000            0.1486     4.7927 r
  I_RISC_CORE/n471 (net)       1   0.4204 
  I_RISC_CORE/U835/A4 (AO22X1_HVT)          0.0000   0.1698   1.0000   0.0000   0.0000     4.7927 r
  I_RISC_CORE/U835/Y (AO22X1_HVT)                    0.2473   1.0000            0.5668     5.3595 r
  I_RISC_CORE/n514 (net)       1   1.8527 
  I_RISC_CORE/U896/B (FADDX1_RVT)           0.0000   0.2473   1.0000   0.0000   0.0000     5.3595 r
  I_RISC_CORE/U896/S (FADDX1_RVT)                    0.1241   1.0000            0.5362     5.8958 f
  I_RISC_CORE/n517 (net)       1   0.4010 
  I_RISC_CORE/U897/A1 (NAND2X0_HVT)         0.0000   0.1241   1.0000   0.0000   0.0000     5.8958 f
  I_RISC_CORE/U897/Y (NAND2X0_HVT)                   0.1937   1.0000            0.1869     6.0827 r
  I_RISC_CORE/n522 (net)       1   0.5119 
  I_RISC_CORE/U901/A1 (AND4X1_RVT)          0.0000   0.1937   1.0000   0.0000   0.0000     6.0827 r
  I_RISC_CORE/U901/Y (AND4X1_RVT)                    0.1053   1.0000            0.2865     6.3692 r
  I_RISC_CORE/n559 (net)       1   0.6578 
  I_RISC_CORE/U945/A1 (NAND4X0_RVT)         0.0000   0.1053   1.0000   0.0000   0.0000     6.3692 r
  I_RISC_CORE/U945/Y (NAND4X0_RVT)                   0.1496   1.0000            0.1393     6.5086 f
  I_RISC_CORE/n572 (net)       1   0.4940 
  I_RISC_CORE/U955/A2 (NOR3X2_RVT)          0.0000   0.1496   1.0000   0.0000   0.0000     6.5086 f
  I_RISC_CORE/U955/Y (NOR3X2_RVT)                    0.0700   1.0000            0.4409     6.9495 r
  I_RISC_CORE/n1035_CDR1 (net)
                               2   1.1623 
  I_RISC_CORE/U956/A2 (NOR2X1_HVT)          0.0000   0.0700   1.0000   0.0000   0.0000     6.9495 r
  I_RISC_CORE/U956/Y (NOR2X1_HVT)                    0.1123   1.0000            0.3783     7.3278 f
  I_RISC_CORE/I_ALU_Result_11_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/D (SDFFX1_HVT)
                                            0.0000   0.1123   1.0000   0.0000   0.0000     7.3278 f
  data arrival time                                                                        7.3278

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)                                  3.5036 r
  library setup time                                          1.0000           -1.2359     2.2678
  data required time                                                                       2.2678
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2678
  data arrival time                                                                       -7.3278
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.0600


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4907     6.4088 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U182/A3 (NAND3X1_RVT)         0.0000   0.1865   1.0000   0.0000   0.0000     6.4088 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                   0.0769   1.0000            0.3600     6.7688 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U497/A2 (NAND2X0_HVT)         0.0000   0.0769   1.0000   0.0000   0.0000     6.7688 f
  I_RISC_CORE/U497/Y (NAND2X0_HVT)                   0.1908   1.0000            0.1493     6.9180 r
  I_RISC_CORE/n190 (net)       1   0.4089 
  I_RISC_CORE/U499/A2 (AO22X1_HVT)          0.0000   0.1908   1.0000   0.0000   0.0000     6.9180 r
  I_RISC_CORE/U499/Y (AO22X1_HVT)                    0.1938   1.0000            0.6084     7.5264 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Next_Stack[1] (net)
                               1   0.4592 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/D (SDFFARX1_HVT)
                                            0.0000   0.1938   1.0000   0.0000   0.0000     7.5264 r
  data arrival time                                                                        7.5264

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0297     3.4297
  clock reconvergence pessimism                                                 0.0864     3.5161
  clock uncertainty                                                            -0.1000     3.4161
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)                 3.4161 r
  library setup time                                          1.0000           -0.9416     2.4745
  data required time                                                                       2.4745
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4745
  data arrival time                                                                       -7.5264
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.0519


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0513                     0.0000     1.2209 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/Q (SDFFX2_HVT)
                                                     0.2294   1.0000            1.2145     2.4354 r
  I_RISC_CORE/Oprnd_A[6] (net)
                               9   5.0971 
  I_RISC_CORE/U715/A2 (AND2X1_HVT)          0.0000   0.2294   1.0000   0.0000   0.0000     2.4354 r
  I_RISC_CORE/U715/Y (AND2X1_HVT)                    0.1613   1.0000            0.4900     2.9254 r
  I_RISC_CORE/n374 (net)       2   1.0630 
  I_RISC_CORE/U724/A (INVX0_HVT)            0.0000   0.1613   1.0000   0.0000   0.0000     2.9254 r
  I_RISC_CORE/U724/Y (INVX0_HVT)                     0.1104   1.0000            0.1686     3.0940 f
  I_RISC_CORE/n839 (net)       2   0.9523 
  I_RISC_CORE/U725/A1 (NAND2X0_HVT)         0.0000   0.1104   1.0000   0.0000   0.0000     3.0940 f
  I_RISC_CORE/U725/Y (NAND2X0_HVT)                   0.3230   1.0000            0.2383     3.3323 r
  I_RISC_CORE/n1004 (net)      2   1.4323 
  I_RISC_CORE/U726/A2 (XOR2X1_HVT)          0.0000   0.3230   1.0000   0.0000   0.0000     3.3323 r
  I_RISC_CORE/U726/Y (XOR2X1_HVT)                    0.2759   1.0000            1.1246     4.4568 f
  I_RISC_CORE/n994 (net)       2   1.0430 
  I_RISC_CORE/U1301/A (INVX0_HVT)           0.0000   0.2759   1.0000   0.0000   0.0000     4.4568 f
  I_RISC_CORE/U1301/Y (INVX0_HVT)                    0.1773   1.0000            0.2813     4.7381 r
  I_RISC_CORE/n1013 (net)      2   1.3103 
  I_RISC_CORE/U1302/S0 (MUX21X1_HVT)        0.0000   0.1773   1.0000   0.0000   0.0000     4.7381 r
  I_RISC_CORE/U1302/Y (MUX21X1_HVT)                  0.2216   1.0000            0.6291     5.3673 r
  I_RISC_CORE/n1017 (net)      1   0.4411 
  I_RISC_CORE/U1311/A1 (OA21X1_HVT)         0.0000   0.2216   1.0000   0.0000   0.0000     5.3673 r
  I_RISC_CORE/U1311/Y (OA21X1_HVT)                   0.1739   1.0000            0.5671     5.9343 r
  I_RISC_CORE/n1023 (net)      1   0.4657 
  I_RISC_CORE/U1315/A3 (NAND4X0_HVT)        0.0000   0.1739   1.0000   0.0000   0.0000     5.9343 r
  I_RISC_CORE/U1315/Y (NAND4X0_HVT)                  0.5767   1.0000            0.6647     6.5990 f
  I_RISC_CORE/n1092 (net)      2   0.9521 
  I_RISC_CORE/U1345/A1 (AND2X1_HVT)         0.0000   0.5767   1.0000   0.0000   0.0000     6.5990 f
  I_RISC_CORE/U1345/Y (AND2X1_HVT)                   0.1376   1.0000            0.6756     7.2746 f
  I_RISC_CORE/I_ALU_Result_6_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/D (SDFFX1_HVT)
                                            0.0000   0.1376   1.0000   0.0000   0.0000     7.2746 f
  data arrival time                                                                        7.2746

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/CLK (SDFFX1_HVT)                                   3.5036 r
  library setup time                                          1.0000           -1.2502     2.2534
  data required time                                                                       2.2534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2534
  data arrival time                                                                       -7.2746
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.0212


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_34
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK (SDFFX1_RVT)
                                                     0.0513                     0.0000     1.2209 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/Q (SDFFX1_RVT)
                                                     0.0943   1.0000            0.4892     1.7101 r
  I_RISC_CORE/Oprnd_A[2] (net)
                               3   1.5428 
  I_RISC_CORE/U1390/A (NBUFFX4_HVT)         0.0000   0.0943   1.0000   0.0000   0.0000     1.7101 r
  I_RISC_CORE/U1390/Y (NBUFFX4_HVT)                  0.2112   1.0000            0.3185     2.0286 r
  I_RISC_CORE/n1525 (net)     14   8.0896 
  I_RISC_CORE/U800/A2 (AND2X1_HVT)          0.0000   0.2112   1.0000   0.0000   0.0000     2.0286 r
  I_RISC_CORE/U800/Y (AND2X1_HVT)                    0.2055   1.0000            0.5081     2.5368 r
  I_RISC_CORE/n444 (net)       3   2.2719 
  I_RISC_CORE/U810/A2 (XOR3X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     2.5368 r
  I_RISC_CORE/U810/Y (XOR3X1_HVT)                    0.2571   1.0000            1.5028     4.0396 f
  I_RISC_CORE/n448 (net)       2   1.7189 
  I_RISC_CORE/U812/A2 (XOR3X1_HVT)          0.0000   0.2571   1.0000   0.0000   0.0000     4.0396 f
  I_RISC_CORE/U812/Y (XOR3X1_HVT)                    0.2610   1.0000            1.5500     5.5896 f
  I_RISC_CORE/n898 (net)       1   1.8584 
  I_RISC_CORE/U1237/A (FADDX1_LVT)          0.0000   0.2610   1.0000   0.0000   0.0000     5.5896 f
  I_RISC_CORE/U1237/CO (FADDX1_LVT)                  0.0830   1.0000            0.2991     5.8887 f
  I_RISC_CORE/n477 (net)       2   1.6197 
  I_RISC_CORE/U1008/A2 (OR2X1_HVT)          0.0000   0.0830   1.0000   0.0000   0.0000     5.8887 f
  I_RISC_CORE/U1008/Y (OR2X1_HVT)                    0.1479   1.0000            0.3766     6.2653 f
  I_RISC_CORE/n1049 (net)      2   0.9013 
  I_RISC_CORE/U1324/A1 (NAND3X1_HVT)        0.0000   0.1479   1.0000   0.0000   0.0000     6.2653 f
  I_RISC_CORE/U1324/Y (NAND3X1_HVT)                  0.1216   1.0000            0.5520     6.8173 r
  I_RISC_CORE/n1050 (net)      1   0.3782 
  I_RISC_CORE/U1325/A2 (NAND2X0_HVT)        0.0000   0.1216   1.0000   0.0000   0.0000     6.8173 r
  I_RISC_CORE/U1325/Y (NAND2X0_HVT)                  0.1896   1.0000            0.2378     7.0552 f
  I_RISC_CORE/n1069 (net)      1   0.4995 
  I_RISC_CORE/U1334/A1 (AO21X1_LVT)         0.0000   0.1896   1.0000   0.0000   0.0000     7.0552 f
  I_RISC_CORE/U1334/Y (AO21X1_LVT)                   0.0448   1.0000            0.2166     7.2717 f
  I_RISC_CORE/n1070 (net)      1   0.4344 
  I_RISC_CORE/U1335/A3 (AO21X1_HVT)         0.0000   0.0448   1.0000   0.0000   0.0000     7.2717 f
  I_RISC_CORE/U1335/Y (AO21X1_HVT)                   0.1716   1.0000            0.2883     7.5600 f
  I_RISC_CORE/n1088 (net)      1   0.5133 
  I_RISC_CORE/U1343/A3 (NOR4X1_RVT)         0.0000   0.1716   1.0000   0.0000   0.0000     7.5600 f
  I_RISC_CORE/U1343/Y (NOR4X1_RVT)                   0.0718   1.0000            0.5377     8.0977 r
  I_RISC_CORE/n777 (net)       1   0.7793 
  I_RISC_CORE/ZINV_34_inst_53800/A (INVX1_LVT)
                                            0.0000   0.0718   1.0000   0.0000   0.0000     8.0977 r
  I_RISC_CORE/ZINV_34_inst_53800/Y (INVX1_LVT)       0.0423   1.0000            0.0366     8.1343 f
  I_RISC_CORE/ZINV_34_79 (net)
                               2   1.4465 
  I_RISC_CORE/ZINV_4_inst_53799/A (INVX1_LVT)
                                            0.0000   0.0423   1.0000   0.0000   0.0000     8.1343 f
  I_RISC_CORE/ZINV_4_inst_53799/Y (INVX1_LVT)        0.0279   1.0000            0.0397     8.1739 r
  I_RISC_CORE/ZINV_4_79 (net)
                               1   0.4835 
  I_RISC_CORE/R_34/D (SDFFX1_RVT)           0.0000   0.0279   1.0000   0.0000   0.0000     8.1739 r
  data arrival time                                                                        8.1739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/R_34/CLK (SDFFX1_RVT)                                                        3.5036 r
  library setup time                                          1.0000           -0.3342     3.1694
  data required time                                                                       3.1694
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1694
  data arrival time                                                                       -8.1739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.0045


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5393     4.3726 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.3726 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1852   1.0000            0.6786     5.0512 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1852   1.0000   0.0000   0.0000     5.0512 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0570   1.0000            0.4313     5.4825 r
  I_RISC_CORE/n136 (net)       1   0.5073 
  I_RISC_CORE/U442/A4 (AO221X1_RVT)         0.0000   0.0570   1.0000   0.0000   0.0000     5.4825 r
  I_RISC_CORE/U442/Y (AO221X1_RVT)                   0.1233   1.0000            0.2461     5.7286 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U1358/A (INVX2_HVT)           0.0000   0.1233   1.0000   0.0000   0.0000     5.7286 r
  I_RISC_CORE/U1358/Y (INVX2_HVT)                    0.1088   1.0000            0.1443     5.8729 f
  I_RISC_CORE/n1421 (net)      8   3.2741 
  I_RISC_CORE/U456/A2 (AND2X1_HVT)          0.0000   0.1088   1.0000   0.0000   0.0000     5.8729 f
  I_RISC_CORE/U456/Y (AND2X1_HVT)                    0.1348   1.0000            0.3134     6.1863 f
  I_RISC_CORE/n144 (net)       1   0.4531 
  I_RISC_CORE/U458/A1 (AND2X1_HVT)          0.0000   0.1348   1.0000   0.0000   0.0000     6.1863 f
  I_RISC_CORE/U458/Y (AND2X1_HVT)                    0.1365   1.0000            0.3202     6.5065 f
  I_RISC_CORE/n146 (net)       1   0.4968 
  I_RISC_CORE/U460/A1 (OR2X1_HVT)           0.0000   0.1365   1.0000   0.0000   0.0000     6.5065 f
  I_RISC_CORE/U460/Y (OR2X1_HVT)                     0.1334   1.0000            0.4394     6.9459 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N29 (net)
                               1   0.4371 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/D (SDFFARX2_HVT)
                                            0.0000   0.1334   1.0000   0.0000   0.0000     6.9459 f
  data arrival time                                                                        6.9459

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0391     3.4391
  clock reconvergence pessimism                                                 0.0864     3.5255
  clock uncertainty                                                            -0.1000     3.4255
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)                  3.4255 r
  library setup time                                          1.0000           -1.3994     2.0261
  data required time                                                                       2.0261
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0261
  data arrival time                                                                       -6.9459
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.9198


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_30
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK (SDFFX1_RVT)
                                                     0.0513                     0.0000     1.2209 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/Q (SDFFX1_RVT)
                                                     0.0943   1.0000            0.4892     1.7101 r
  I_RISC_CORE/Oprnd_A[2] (net)
                               3   1.5428 
  I_RISC_CORE/U1390/A (NBUFFX4_HVT)         0.0000   0.0943   1.0000   0.0000   0.0000     1.7101 r
  I_RISC_CORE/U1390/Y (NBUFFX4_HVT)                  0.2112   1.0000            0.3185     2.0286 r
  I_RISC_CORE/n1525 (net)     14   8.0896 
  I_RISC_CORE/U800/A2 (AND2X1_HVT)          0.0000   0.2112   1.0000   0.0000   0.0000     2.0286 r
  I_RISC_CORE/U800/Y (AND2X1_HVT)                    0.2055   1.0000            0.5081     2.5368 r
  I_RISC_CORE/n444 (net)       3   2.2719 
  I_RISC_CORE/U810/A2 (XOR3X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     2.5368 r
  I_RISC_CORE/U810/Y (XOR3X1_HVT)                    0.2571   1.0000            1.5028     4.0396 f
  I_RISC_CORE/n448 (net)       2   1.7189 
  I_RISC_CORE/U812/A2 (XOR3X1_HVT)          0.0000   0.2571   1.0000   0.0000   0.0000     4.0396 f
  I_RISC_CORE/U812/Y (XOR3X1_HVT)                    0.2610   1.0000            1.5500     5.5896 f
  I_RISC_CORE/n898 (net)       1   1.8584 
  I_RISC_CORE/U1237/A (FADDX1_LVT)          0.0000   0.2610   1.0000   0.0000   0.0000     5.5896 f
  I_RISC_CORE/U1237/CO (FADDX1_LVT)                  0.0830   1.0000            0.2991     5.8887 f
  I_RISC_CORE/n477 (net)       2   1.6197 
  I_RISC_CORE/U1008/A2 (OR2X1_HVT)          0.0000   0.0830   1.0000   0.0000   0.0000     5.8887 f
  I_RISC_CORE/U1008/Y (OR2X1_HVT)                    0.1479   1.0000            0.3766     6.2653 f
  I_RISC_CORE/n1049 (net)      2   0.9013 
  I_RISC_CORE/U1324/A1 (NAND3X1_HVT)        0.0000   0.1479   1.0000   0.0000   0.0000     6.2653 f
  I_RISC_CORE/U1324/Y (NAND3X1_HVT)                  0.1216   1.0000            0.5520     6.8174 r
  I_RISC_CORE/n1050 (net)      1   0.3782 
  I_RISC_CORE/U1325/A2 (NAND2X0_HVT)        0.0000   0.1216   1.0000   0.0000   0.0000     6.8174 r
  I_RISC_CORE/U1325/Y (NAND2X0_HVT)                  0.1896   1.0000            0.2378     7.0552 f
  I_RISC_CORE/n1069 (net)      1   0.4995 
  I_RISC_CORE/U1334/A1 (AO21X1_LVT)         0.0000   0.1896   1.0000   0.0000   0.0000     7.0552 f
  I_RISC_CORE/U1334/Y (AO21X1_LVT)                   0.0448   1.0000            0.2166     7.2717 f
  I_RISC_CORE/n1070 (net)      1   0.4344 
  I_RISC_CORE/U1335/A3 (AO21X1_HVT)         0.0000   0.0448   1.0000   0.0000   0.0000     7.2717 f
  I_RISC_CORE/U1335/Y (AO21X1_HVT)                   0.1716   1.0000            0.2883     7.5600 f
  I_RISC_CORE/n1088 (net)      1   0.5133 
  I_RISC_CORE/U1343/A3 (NOR4X1_RVT)         0.0000   0.1716   1.0000   0.0000   0.0000     7.5600 f
  I_RISC_CORE/U1343/Y (NOR4X1_RVT)                   0.0718   1.0000            0.5377     8.0977 r
  I_RISC_CORE/n777 (net)       1   0.7793 
  I_RISC_CORE/ZINV_34_inst_53800/A (INVX1_LVT)
                                            0.0000   0.0718   1.0000   0.0000   0.0000     8.0977 r
  I_RISC_CORE/ZINV_34_inst_53800/Y (INVX1_LVT)       0.0423   1.0000            0.0366     8.1343 f
  I_RISC_CORE/ZINV_34_79 (net)
                               2   1.4465 
  I_RISC_CORE/ZINV_11_inst_53798/A (INVX1_RVT)
                                            0.0000   0.0423   1.0000   0.0000   0.0000     8.1343 f
  I_RISC_CORE/ZINV_11_inst_53798/Y (INVX1_RVT)       0.0405   1.0000            0.0528     8.1870 r
  I_RISC_CORE/ZINV_11_79 (net)
                               1   0.5058 
  I_RISC_CORE/R_30/D (SDFFASX1_LVT)         0.0000   0.0405   1.0000   0.0000   0.0000     8.1870 r
  data arrival time                                                                        8.1870

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1139     3.5139
  clock reconvergence pessimism                                                 0.0864     3.6003
  clock uncertainty                                                            -0.1000     3.5003
  I_RISC_CORE/R_30/CLK (SDFFASX1_LVT)                                                      3.5003 r
  library setup time                                          1.0000           -0.2042     3.2961
  data required time                                                                       3.2961
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2961
  data arrival time                                                                       -8.1870
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8909


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK (SDFFX1_RVT)
                                                     0.0513                     0.0000     1.2209 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/Q (SDFFX1_RVT)
                                                     0.0943   1.0000            0.4892     1.7101 r
  I_RISC_CORE/Oprnd_A[2] (net)
                               3   1.5428 
  I_RISC_CORE/U1390/A (NBUFFX4_HVT)         0.0000   0.0943   1.0000   0.0000   0.0000     1.7101 r
  I_RISC_CORE/U1390/Y (NBUFFX4_HVT)                  0.2112   1.0000            0.3185     2.0286 r
  I_RISC_CORE/n1525 (net)     14   8.0896 
  I_RISC_CORE/U800/A2 (AND2X1_HVT)          0.0000   0.2112   1.0000   0.0000   0.0000     2.0286 r
  I_RISC_CORE/U800/Y (AND2X1_HVT)                    0.2055   1.0000            0.5081     2.5368 r
  I_RISC_CORE/n444 (net)       3   2.2719 
  I_RISC_CORE/U810/A2 (XOR3X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     2.5368 r
  I_RISC_CORE/U810/Y (XOR3X1_HVT)                    0.2571   1.0000            1.5028     4.0396 f
  I_RISC_CORE/n448 (net)       2   1.7189 
  I_RISC_CORE/U812/A2 (XOR3X1_HVT)          0.0000   0.2571   1.0000   0.0000   0.0000     4.0396 f
  I_RISC_CORE/U812/Y (XOR3X1_HVT)                    0.2610   1.0000            1.5500     5.5896 f
  I_RISC_CORE/n898 (net)       1   1.8584 
  I_RISC_CORE/U1237/A (FADDX1_LVT)          0.0000   0.2610   1.0000   0.0000   0.0000     5.5896 f
  I_RISC_CORE/U1237/CO (FADDX1_LVT)                  0.0830   1.0000            0.2991     5.8887 f
  I_RISC_CORE/n477 (net)       2   1.6197 
  I_RISC_CORE/U1008/A2 (OR2X1_HVT)          0.0000   0.0830   1.0000   0.0000   0.0000     5.8887 f
  I_RISC_CORE/U1008/Y (OR2X1_HVT)                    0.1479   1.0000            0.3766     6.2653 f
  I_RISC_CORE/n1049 (net)      2   0.9013 
  I_RISC_CORE/U1011/A1 (AO21X1_LVT)         0.0000   0.1479   1.0000   0.0000   0.0000     6.2653 f
  I_RISC_CORE/U1011/Y (AO21X1_LVT)                   0.0509   1.0000            0.1952     6.4605 f
  I_RISC_CORE/n1053 (net)      2   0.8938 
  I_RISC_CORE/U1012/A1 (AND2X1_HVT)         0.0000   0.0509   1.0000   0.0000   0.0000     6.4605 f
  I_RISC_CORE/U1012/Y (AND2X1_HVT)                   0.1502   1.0000            0.2680     6.7285 f
  I_RISC_CORE/n1051 (net)      2   0.8589 
  I_RISC_CORE/U1026/A1 (AOI21X1_RVT)        0.0000   0.1502   1.0000   0.0000   0.0000     6.7285 f
  I_RISC_CORE/U1026/Y (AOI21X1_RVT)                  0.0619   1.0000            0.3935     7.1220 r
  I_RISC_CORE/n671 (net)       1   0.6578 
  I_RISC_CORE/U1050/A1 (NAND4X0_RVT)        0.0000   0.0619   1.0000   0.0000   0.0000     7.1220 r
  I_RISC_CORE/U1050/Y (NAND4X0_RVT)                  0.1470   1.0000            0.1227     7.2447 f
  I_RISC_CORE/n672 (net)       1   0.4584 
  I_RISC_CORE/U1051/A3 (AOI21X2_RVT)        0.0000   0.1470   1.0000   0.0000   0.0000     7.2447 f
  I_RISC_CORE/U1051/Y (AOI21X2_RVT)                  0.0764   1.0000            0.2983     7.5430 r
  I_RISC_CORE/n1041_CDR1 (net)
                               2   1.2500 
  I_RISC_CORE/U1052/A2 (NOR2X0_RVT)         0.0000   0.0764   1.0000   0.0000   0.0000     7.5430 r
  I_RISC_CORE/U1052/Y (NOR2X0_RVT)                   0.0503   1.0000            0.1909     7.7339 f
  I_RISC_CORE/I_ALU_Result_15_ (net)
                               1   0.4278 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/D (SDFFX1_RVT)
                                            0.0000   0.0503   1.0000   0.0000   0.0000     7.7339 f
  data arrival time                                                                        7.7339

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/CLK (SDFFX1_RVT)                                  3.5036 r
  library setup time                                          1.0000           -0.5910     2.9126
  data required time                                                                       2.9126
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9126
  data arrival time                                                                       -7.7339
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8213


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2150   1.0000            1.2037     2.4381 r
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   4.0710 
  I_RISC_CORE/U296/A2 (NAND2X1_RVT)         0.0000   0.2150   1.0000   0.0000   0.0000     2.4381 r
  I_RISC_CORE/U296/Y (NAND2X1_RVT)                   0.0609   1.0000            0.3101     2.7481 f
  I_RISC_CORE/n46 (net)        2   1.0180 
  I_RISC_CORE/U298/A1 (OR2X4_HVT)           0.0000   0.0609   1.0000   0.0000   0.0000     2.7481 f
  I_RISC_CORE/U298/Y (OR2X4_HVT)                     0.2928   1.0000            0.6337     3.3818 f
  I_RISC_CORE/n755 (net)      12   5.9690 
  I_RISC_CORE/U1263/A (INVX2_HVT)           0.0000   0.2928   1.0000   0.0000   0.0000     3.3818 f
  I_RISC_CORE/U1263/Y (INVX2_HVT)                    0.1767   1.0000            0.2816     3.6634 r
  I_RISC_CORE/n1408 (net)      9   3.9656 
  I_RISC_CORE/U303/A1 (NAND2X0_HVT)         0.0000   0.1767   1.0000   0.0000   0.0000     3.6634 r
  I_RISC_CORE/U303/Y (NAND2X0_HVT)                   0.2198   1.0000            0.2574     3.9207 f
  I_RISC_CORE/n87 (net)        2   0.6856 
  I_RISC_CORE/U347/A3 (OA21X1_HVT)          0.0000   0.2198   1.0000   0.0000   0.0000     3.9207 f
  I_RISC_CORE/U347/Y (OA21X1_HVT)                    0.1711   1.0000            0.4507     4.3714 f
  I_RISC_CORE/n89 (net)        1   0.3809 
  I_RISC_CORE/U349/A1 (MUX21X1_HVT)         0.0000   0.1711   1.0000   0.0000   0.0000     4.3714 f
  I_RISC_CORE/U349/Y (MUX21X1_HVT)                   0.2988   1.0000            0.7600     5.1315 f
  I_RISC_CORE/n100 (net)       1   0.3689 
  I_RISC_CORE/U361/A1 (AND4X1_HVT)          0.0000   0.2988   1.0000   0.0000   0.0000     5.1315 f
  I_RISC_CORE/U361/Y (AND4X1_HVT)                    0.2645   1.0000            0.6621     5.7936 f
  I_RISC_CORE/n109 (net)       1   0.3539 
  I_RISC_CORE/U369/A2 (AND4X1_HVT)          0.0000   0.2645   1.0000   0.0000   0.0000     5.7936 f
  I_RISC_CORE/U369/Y (AND4X1_HVT)                    0.2984   1.0000            0.7057     6.4993 f
  I_RISC_CORE/n1027_CDR1 (net)
                               2   1.0417 
  I_RISC_CORE/U370/A1 (NOR2X1_HVT)          0.0000   0.2984   1.0000   0.0000   0.0000     6.4993 f
  I_RISC_CORE/U370/Y (NOR2X1_HVT)                    0.1061   1.0000            0.6850     7.1843 r
  I_RISC_CORE/I_ALU_Result_4_ (net)
                               1   0.4027 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/D (SDFFX1_HVT)
                                            0.0000   0.1061   1.0000   0.0000   0.0000     7.1843 r
  data arrival time                                                                        7.1843

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX1_HVT)                                   3.5036 r
  library setup time                                          1.0000           -1.1390     2.3646
  data required time                                                                       2.3646
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3646
  data arrival time                                                                       -7.1843
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8197


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2217     1.2217
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/CLK (SDFFX2_LVT)
                                                     0.0524                     0.0000     1.2217 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/Q (SDFFX2_LVT)
                                                     0.0756   1.0000            0.3753     1.5970 r
  I_RISC_CORE/Oprnd_B_1 (net)
                               8   3.7594 
  I_RISC_CORE/ZBUF_445_inst_53789/A (NBUFFX4_HVT)
                                            0.0000   0.0756   1.0000   0.0000   0.0000     1.5970 r
  I_RISC_CORE/ZBUF_445_inst_53789/Y (NBUFFX4_HVT)    0.2123   1.0000            0.3055     1.9024 r
  I_RISC_CORE/ZBUF_445_79 (net)
                              11   8.2109 
  I_RISC_CORE/U275/A1 (XNOR2X1_HVT)         0.0000   0.2123   1.0000   0.0000   0.0000     1.9024 r
  I_RISC_CORE/U275/Y (XNOR2X1_HVT)                   0.2331   1.0000            0.7994     2.7018 f
  I_RISC_CORE/n690 (net)       2   0.9804 
  I_RISC_CORE/U1069/A (INVX0_HVT)           0.0000   0.2331   1.0000   0.0000   0.0000     2.7018 f
  I_RISC_CORE/U1069/Y (INVX0_HVT)                    0.1908   1.0000            0.2630     2.9648 r
  I_RISC_CORE/n746 (net)       2   1.7210 
  I_RISC_CORE/U1070/A1 (XOR2X1_HVT)         0.0000   0.1908   1.0000   0.0000   0.0000     2.9648 r
  I_RISC_CORE/U1070/Y (XOR2X1_HVT)                   0.2660   1.0000            0.9514     3.9162 f
  I_RISC_CORE/n733 (net)       2   0.7683 
  I_RISC_CORE/U1073/A2 (AO21X1_HVT)         0.0000   0.2660   1.0000   0.0000   0.0000     3.9162 f
  I_RISC_CORE/U1073/Y (AO21X1_HVT)                   0.1676   1.0000            0.6709     4.5871 f
  I_RISC_CORE/n694 (net)       1   0.4010 
  I_RISC_CORE/U1075/A1 (NAND2X0_HVT)        0.0000   0.1676   1.0000   0.0000   0.0000     4.5871 f
  I_RISC_CORE/U1075/Y (NAND2X0_HVT)                  0.1675   1.0000            0.2151     4.8022 r
  I_RISC_CORE/n706 (net)       1   0.4050 
  I_RISC_CORE/U1082/A1 (AND4X1_HVT)         0.0000   0.1675   1.0000   0.0000   0.0000     4.8022 r
  I_RISC_CORE/U1082/Y (AND4X1_HVT)                   0.2613   1.0000            0.7128     5.5150 r
  I_RISC_CORE/n716 (net)       1   0.3784 
  I_RISC_CORE/U1088/A2 (AND4X1_HVT)         0.0000   0.2613   1.0000   0.0000   0.0000     5.5150 r
  I_RISC_CORE/U1088/Y (AND4X1_HVT)                   0.2646   1.0000            0.8621     6.3771 r
  I_RISC_CORE/n718 (net)       1   0.4540 
  I_RISC_CORE/U1089/A3 (OA21X1_RVT)         0.0000   0.2646   1.0000   0.0000   0.0000     6.3771 r
  I_RISC_CORE/U1089/Y (OA21X1_RVT)                   0.0939   1.0000            0.2807     6.6578 r
  I_RISC_CORE/n1028_CDR1 (net)
                               2   1.2453 
  I_RISC_CORE/U1090/A2 (NOR2X1_HVT)         0.0000   0.0939   1.0000   0.0000   0.0000     6.6578 r
  I_RISC_CORE/U1090/Y (NOR2X1_HVT)                   0.1123   1.0000            0.3959     7.0537 f
  I_RISC_CORE/I_ALU_Result_2_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.1123   1.0000   0.0000   0.0000     7.0537 f
  data arrival time                                                                        7.0537

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)                                   3.5036 r
  library setup time                                          1.0000           -1.2359     2.2678
  data required time                                                                       2.2678
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2678
  data arrival time                                                                       -7.0537
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.7860


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/CLK (SDFFX2_HVT)
                                                     0.0513                     0.0000     1.2209 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/Q (SDFFX2_HVT)
                                                     0.2497   1.0000            1.3028     2.5238 f
  I_RISC_CORE/Oprnd_A[9] (net)
                              12   5.6704 
  I_RISC_CORE/U971/A2 (AND2X1_HVT)          0.0000   0.2497   1.0000   0.0000   0.0000     2.5238 f
  I_RISC_CORE/U971/Y (AND2X1_HVT)                    0.1358   1.0000            0.4257     2.9494 f
  I_RISC_CORE/n586 (net)       1   0.4637 
  I_RISC_CORE/U972/A1 (AO22X1_LVT)          0.0000   0.1358   1.0000   0.0000   0.0000     2.9494 f
  I_RISC_CORE/U972/Y (AO22X1_LVT)                    0.0392   1.0000            0.1873     3.1367 f
  I_RISC_CORE/n587 (net)       1   0.4563 
  I_RISC_CORE/U973/A2 (AND2X1_RVT)          0.0000   0.0392   1.0000   0.0000   0.0000     3.1367 f
  I_RISC_CORE/U973/Y (AND2X1_RVT)                    0.0786   1.0000            0.1645     3.3012 f
  I_RISC_CORE/n812 (net)       3   1.5893 
  I_RISC_CORE/U1173/A1 (NAND2X0_LVT)        0.0000   0.0786   1.0000   0.0000   0.0000     3.3012 f
  I_RISC_CORE/U1173/Y (NAND2X0_LVT)                  0.1144   1.0000            0.0989     3.4001 r
  I_RISC_CORE/n820 (net)       1   0.9783 
  I_RISC_CORE/U1174/A1 (XOR2X1_LVT)         0.0000   0.1144   1.0000   0.0000   0.0000     3.4001 r
  I_RISC_CORE/U1174/Y (XOR2X1_LVT)                   0.0690   1.0000            0.2008     3.6009 f
  I_RISC_CORE/n840 (net)       2   0.9820 
  I_RISC_CORE/U1177/A1 (AO21X1_LVT)         0.0000   0.0690   1.0000   0.0000   0.0000     3.6009 f
  I_RISC_CORE/U1177/Y (AO21X1_LVT)                   0.0460   1.0000            0.1425     3.7434 f
  I_RISC_CORE/n847 (net)       2   1.0117 
  I_RISC_CORE/U1201/A (INVX0_HVT)           0.0000   0.0460   1.0000   0.0000   0.0000     3.7434 f
  I_RISC_CORE/U1201/Y (INVX0_HVT)                    0.0994   1.0000            0.0854     3.8288 r
  I_RISC_CORE/n848 (net)       1   0.8195 
  I_RISC_CORE/U1202/A1 (XOR2X1_HVT)         0.0000   0.0994   1.0000   0.0000   0.0000     3.8288 r
  I_RISC_CORE/U1202/Y (XOR2X1_HVT)                   0.2505   1.0000            0.8557     4.6844 f
  I_RISC_CORE/n849 (net)       1   0.3634 
  I_RISC_CORE/U1203/A2 (NAND2X0_HVT)        0.0000   0.2505   1.0000   0.0000   0.0000     4.6844 f
  I_RISC_CORE/U1203/Y (NAND2X0_HVT)                  0.2363   1.0000            0.3156     5.0000 r
  I_RISC_CORE/n851 (net)       1   0.8195 
  I_RISC_CORE/U1204/A1 (XOR2X1_HVT)         0.0000   0.2363   1.0000   0.0000   0.0000     5.0000 r
  I_RISC_CORE/U1204/Y (XOR2X1_HVT)                   0.2564   1.0000            0.9672     5.9672 f
  I_RISC_CORE/n852 (net)       1   0.4849 
  I_RISC_CORE/U1205/A4 (AOI22X1_RVT)        0.0000   0.2564   1.0000   0.0000   0.0000     5.9672 f
  I_RISC_CORE/U1205/Y (AOI22X1_RVT)                  0.0729   1.0000            0.3834     6.3506 r
  I_RISC_CORE/n857 (net)       2   1.2213 
  I_RISC_CORE/U1207/A (INVX1_HVT)           0.0000   0.0729   1.0000   0.0000   0.0000     6.3506 r
  I_RISC_CORE/U1207/Y (INVX1_HVT)                    0.0596   1.0000            0.0854     6.4360 f
  I_RISC_CORE/n858 (net)       1   0.5173 
  I_RISC_CORE/U1208/A1 (NAND2X0_LVT)        0.0000   0.0596   1.0000   0.0000   0.0000     6.4360 f
  I_RISC_CORE/U1208/Y (NAND2X0_LVT)                  0.1059   1.0000            0.0746     6.5107 r
  I_RISC_CORE/n859 (net)       1   0.5257 
  I_RISC_CORE/U1209/A3 (NAND3X0_LVT)        0.0000   0.1059   1.0000   0.0000   0.0000     6.5107 r
  I_RISC_CORE/U1209/Y (NAND3X0_LVT)                  0.0754   1.0000            0.0789     6.5896 f
  I_RISC_CORE/n887 (net)       1   0.6322 
  I_RISC_CORE/U1227/A1 (NAND4X0_LVT)        0.0000   0.0754   1.0000   0.0000   0.0000     6.5896 f
  I_RISC_CORE/U1227/Y (NAND4X0_LVT)                  0.1479   1.0000            0.0925     6.6820 r
  I_RISC_CORE/n1038 (net)      2   1.0369 
  I_RISC_CORE/U1228/A1 (AND2X1_HVT)         0.0000   0.1479   1.0000   0.0000   0.0000     6.6820 r
  I_RISC_CORE/U1228/Y (AND2X1_HVT)                   0.1370   1.0000            0.3671     7.0491 r
  I_RISC_CORE/I_ALU_Result_5_ (net)
                               1   0.4027 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/D (SDFFX1_HVT)
                                            0.0000   0.1370   1.0000   0.0000   0.0000     7.0491 r
  data arrival time                                                                        7.0491

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/CLK (SDFFX1_HVT)                                   3.5036 r
  library setup time                                          1.0000           -1.1565     2.3471
  data required time                                                                       2.3471
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3471
  data arrival time                                                                       -7.0491
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.7019


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5393     4.3726 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.3726 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1852   1.0000            0.6786     5.0512 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1852   1.0000   0.0000   0.0000     5.0512 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0570   1.0000            0.4313     5.4825 r
  I_RISC_CORE/n136 (net)       1   0.5073 
  I_RISC_CORE/U442/A4 (AO221X1_RVT)         0.0000   0.0570   1.0000   0.0000   0.0000     5.4825 r
  I_RISC_CORE/U442/Y (AO221X1_RVT)                   0.1233   1.0000            0.2461     5.7286 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U1358/A (INVX2_HVT)           0.0000   0.1233   1.0000   0.0000   0.0000     5.7286 r
  I_RISC_CORE/U1358/Y (INVX2_HVT)                    0.1088   1.0000            0.1443     5.8729 f
  I_RISC_CORE/n1421 (net)      8   3.2741 
  I_RISC_CORE/U448/A1 (AO222X1_HVT)         0.0000   0.1088   1.0000   0.0000   0.0000     5.8729 f
  I_RISC_CORE/U448/Y (AO222X1_HVT)                   0.1866   1.0000            0.8232     6.6961 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N25 (net)
                               1   0.4371 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/D (SDFFARX2_HVT)
                                            0.0000   0.1866   1.0000   0.0000   0.0000     6.6961 f
  data arrival time                                                                        6.6961

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0391     3.4391
  clock reconvergence pessimism                                                 0.0864     3.5255
  clock uncertainty                                                            -0.1000     3.4255
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)                  3.4255 r
  library setup time                                          1.0000           -1.4275     1.9980
  data required time                                                                       1.9980
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9980
  data arrival time                                                                       -6.6961
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.6980


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2218   1.0000            1.2754     2.5098 f
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   3.7759 
  I_RISC_CORE/U296/A2 (NAND2X1_RVT)         0.0000   0.2218   1.0000   0.0000   0.0000     2.5098 f
  I_RISC_CORE/U296/Y (NAND2X1_RVT)                   0.0687   1.0000            0.3625     2.8723 r
  I_RISC_CORE/n46 (net)        2   1.0483 
  I_RISC_CORE/U298/A1 (OR2X4_HVT)           0.0000   0.0687   1.0000   0.0000   0.0000     2.8723 r
  I_RISC_CORE/U298/Y (OR2X4_HVT)                     0.2600   1.0000            0.4263     3.2986 r
  I_RISC_CORE/n755 (net)      12   6.1931 
  I_RISC_CORE/U326/A4 (OA22X1_HVT)          0.0000   0.2600   1.0000   0.0000   0.0000     3.2986 r
  I_RISC_CORE/U326/Y (OA22X1_HVT)                    0.1902   1.0000            0.5240     3.8226 r
  I_RISC_CORE/n60 (net)        1   0.4354 
  I_RISC_CORE/U327/A2 (AND2X1_HVT)          0.0000   0.1902   1.0000   0.0000   0.0000     3.8226 r
  I_RISC_CORE/U327/Y (AND2X1_HVT)                    0.1366   1.0000            0.4382     4.2608 r
  I_RISC_CORE/n61 (net)        1   0.3947 
  I_RISC_CORE/U328/A2 (MUX21X1_HVT)         0.0000   0.1366   1.0000   0.0000   0.0000     4.2608 r
  I_RISC_CORE/U328/Y (MUX21X1_HVT)                   0.2225   1.0000            0.5799     4.8408 r
  I_RISC_CORE/n73 (net)        1   0.4657 
  I_RISC_CORE/U338/A3 (NAND4X0_HVT)         0.0000   0.2225   1.0000   0.0000   0.0000     4.8408 r
  I_RISC_CORE/U338/Y (NAND4X0_HVT)                   0.4411   1.0000            0.5995     5.4402 f
  I_RISC_CORE/n77 (net)        1   0.4344 
  I_RISC_CORE/U339/A3 (AO21X1_HVT)          0.0000   0.4411   1.0000   0.0000   0.0000     5.4402 f
  I_RISC_CORE/U339/Y (AO21X1_HVT)                    0.1694   1.0000            0.5525     5.9927 f
  I_RISC_CORE/n78 (net)        1   0.4403 
  I_RISC_CORE/U340/A3 (AOI21X1_HVT)         0.0000   0.1694   1.0000   0.0000   0.0000     5.9927 f
  I_RISC_CORE/U340/Y (AOI21X1_HVT)                   0.1422   1.0000            0.5021     6.4948 r
  I_RISC_CORE/n1026_CDR1 (net)
                               2   1.1727 
  I_RISC_CORE/U341/A1 (NOR2X1_HVT)          0.0000   0.1422   1.0000   0.0000   0.0000     6.4948 r
  I_RISC_CORE/U341/Y (NOR2X1_HVT)                    0.1122   1.0000            0.4580     6.9528 f
  I_RISC_CORE/I_ALU_Result_3_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/D (SDFFX1_HVT)
                                            0.0000   0.1122   1.0000   0.0000   0.0000     6.9528 f
  data arrival time                                                                        6.9528

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/CLK (SDFFX1_HVT)                                   3.5036 r
  library setup time                                          1.0000           -1.2358     2.2678
  data required time                                                                       2.2678
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2678
  data arrival time                                                                       -6.9528
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.6850


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0513                     0.0000     1.2209 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2340   1.0000            1.2871     2.5080 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6026 
  I_RISC_CORE/U694/A2 (NOR2X1_HVT)          0.0000   0.2340   1.0000   0.0000   0.0000     2.5080 f
  I_RISC_CORE/U694/Y (NOR2X1_HVT)                    0.1072   1.0000            0.5555     3.0635 r
  I_RISC_CORE/n353 (net)       1   0.4354 
  I_RISC_CORE/U695/A2 (AND2X1_HVT)          0.0000   0.1072   1.0000   0.0000   0.0000     3.0635 r
  I_RISC_CORE/U695/Y (AND2X1_HVT)                    0.1771   1.0000            0.4088     3.4724 r
  I_RISC_CORE/n871 (net)       3   1.4992 
  I_RISC_CORE/U697/A1 (AND2X1_RVT)          0.0000   0.1771   1.0000   0.0000   0.0000     3.4724 r
  I_RISC_CORE/U697/Y (AND2X1_RVT)                    0.0889   1.0000            0.2111     3.6835 r
  I_RISC_CORE/n403 (net)       3   1.4994 
  I_RISC_CORE/U699/A1 (AND2X1_RVT)          0.0000   0.0889   1.0000   0.0000   0.0000     3.6835 r
  I_RISC_CORE/U699/Y (AND2X1_RVT)                    0.0816   1.0000            0.1658     3.8493 r
  I_RISC_CORE/n533 (net)       3   1.3776 
  I_RISC_CORE/U844/A1 (NAND3X0_HVT)         0.0000   0.0816   1.0000   0.0000   0.0000     3.8493 r
  I_RISC_CORE/U844/Y (NAND3X0_HVT)                   0.4471   1.0000            0.3822     4.2315 f
  I_RISC_CORE/n481 (net)       2   1.0197 
  I_RISC_CORE/U848/A (INVX0_HVT)            0.0000   0.4471   1.0000   0.0000   0.0000     4.2315 f
  I_RISC_CORE/U848/Y (INVX0_HVT)                     0.2211   1.0000            0.3836     4.6151 r
  I_RISC_CORE/n640 (net)       2   0.9296 
  I_RISC_CORE/U849/A2 (OA21X1_HVT)          0.0000   0.2211   1.0000   0.0000   0.0000     4.6151 r
  I_RISC_CORE/U849/Y (OA21X1_HVT)                    0.1851   1.0000            0.5461     5.1612 r
  I_RISC_CORE/n901 (net)       2   0.7572 
  I_RISC_CORE/U850/A3 (OA21X1_HVT)          0.0000   0.1851   1.0000   0.0000   0.0000     5.1612 r
  I_RISC_CORE/U850/Y (OA21X1_HVT)                    0.1715   1.0000            0.4439     5.6052 r
  I_RISC_CORE/n482 (net)       1   0.3947 
  I_RISC_CORE/U851/A2 (MUX21X1_HVT)         0.0000   0.1715   1.0000   0.0000   0.0000     5.6052 r
  I_RISC_CORE/U851/Y (MUX21X1_HVT)                   0.2182   1.0000            0.5940     6.1992 r
  I_RISC_CORE/n484 (net)       1   0.3615 
  I_RISC_CORE/U852/A3 (OA21X1_HVT)          0.0000   0.2182   1.0000   0.0000   0.0000     6.1992 r
  I_RISC_CORE/U852/Y (OA21X1_HVT)                    0.1730   1.0000            0.4662     6.6654 r
  I_RISC_CORE/n492 (net)       1   0.4295 
  I_RISC_CORE/U867/A2 (AND4X1_RVT)          0.0000   0.1730   1.0000   0.0000   0.0000     6.6654 r
  I_RISC_CORE/U867/Y (AND4X1_RVT)                    0.0992   1.0000            0.3125     6.9778 r
  I_RISC_CORE/n510 (net)       1   0.4131 
  I_RISC_CORE/U893/A2 (AND4X2_RVT)          0.0000   0.0992   1.0000   0.0000   0.0000     6.9778 r
  I_RISC_CORE/U893/Y (AND4X2_RVT)                    0.0605   1.0000            0.4387     7.4165 r
  I_RISC_CORE/n1040_CDR1 (net)
                               2   1.3100 
  I_RISC_CORE/U894/A2 (NOR2X0_RVT)          0.0000   0.0605   1.0000   0.0000   0.0000     7.4165 r
  I_RISC_CORE/U894/Y (NOR2X0_RVT)                    0.0503   1.0000            0.1809     7.5975 f
  I_RISC_CORE/I_ALU_Result_13_ (net)
                               1   0.4278 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/D (SDFFX1_RVT)
                                            0.0000   0.0503   1.0000   0.0000   0.0000     7.5975 f
  data arrival time                                                                        7.5975

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/CLK (SDFFX1_RVT)                                  3.5036 r
  library setup time                                          1.0000           -0.5910     2.9126
  data required time                                                                       2.9126
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9126
  data arrival time                                                                       -7.5975
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.6848


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_31
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2209     1.2209
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0513                     0.0000     1.2209 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2340   1.0000            1.2871     2.5080 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6026 
  I_RISC_CORE/U657/A2 (OR2X1_HVT)           0.0000   0.2340   1.0000   0.0000   0.0000     2.5080 f
  I_RISC_CORE/U657/Y (OR2X1_HVT)                     0.1456   1.0000            0.4576     2.9656 f
  I_RISC_CORE/n378 (net)       2   0.8240 
  I_RISC_CORE/U728/A2 (NAND2X0_HVT)         0.0000   0.1456   1.0000   0.0000   0.0000     2.9656 f
  I_RISC_CORE/U728/Y (NAND2X0_HVT)                   0.3692   1.0000            0.2985     3.2641 r
  I_RISC_CORE/n862 (net)       2   1.8132 
  I_RISC_CORE/U729/A2 (XOR2X1_HVT)          0.0000   0.3692   1.0000   0.0000   0.0000     3.2641 r
  I_RISC_CORE/U729/Y (XOR2X1_HVT)                    0.2885   1.0000            1.1781     4.4421 f
  I_RISC_CORE/n995 (net)       3   1.4239 
  I_RISC_CORE/U731/A1 (AND2X1_LVT)          0.0000   0.2885   1.0000   0.0000   0.0000     4.4421 f
  I_RISC_CORE/U731/Y (AND2X1_LVT)                    0.0687   1.0000            0.2202     4.6623 f
  I_RISC_CORE/n993 (net)       3   1.4068 
  I_RISC_CORE/U732/A2 (AND2X1_LVT)          0.0000   0.0687   1.0000   0.0000   0.0000     4.6623 f
  I_RISC_CORE/U732/Y (AND2X1_LVT)                    0.0638   1.0000            0.1052     4.7676 f
  I_RISC_CORE/n576 (net)       2   0.9042 
  I_RISC_CORE/U733/A2 (AND2X1_HVT)          0.0000   0.0638   1.0000   0.0000   0.0000     4.7676 f
  I_RISC_CORE/U733/Y (AND2X1_HVT)                    0.1820   1.0000            0.3242     5.0917 f
  I_RISC_CORE/n574 (net)       4   1.7939 
  I_RISC_CORE/U736/A2 (AND3X1_LVT)          0.0000   0.1820   1.0000   0.0000   0.0000     5.0917 f
  I_RISC_CORE/U736/Y (AND3X1_LVT)                    0.0715   1.0000            0.2043     5.2960 f
  I_RISC_CORE/n524 (net)       3   1.2394 
  I_RISC_CORE/U881/A2 (AND3X1_RVT)          0.0000   0.0715   1.0000   0.0000   0.0000     5.2960 f
  I_RISC_CORE/U881/Y (AND3X1_RVT)                    0.1041   1.0000            0.2346     5.5306 f
  I_RISC_CORE/n512 (net)       3   1.3624 
  I_RISC_CORE/U888/A2 (OA21X1_HVT)          0.0000   0.1041   1.0000   0.0000   0.0000     5.5306 f
  I_RISC_CORE/U888/Y (OA21X1_HVT)                    0.1870   1.0000            0.5079     6.0386 f
  I_RISC_CORE/n911 (net)       2   0.8634 
  I_RISC_CORE/U1244/A1 (MUX21X1_HVT)        0.0000   0.1870   1.0000   0.0000   0.0000     6.0386 f
  I_RISC_CORE/U1244/Y (MUX21X1_HVT)                  0.2989   1.0000            0.7692     6.8077 f
  I_RISC_CORE/n916 (net)       1   0.3718 
  I_RISC_CORE/U85/A3 (NAND4X1_RVT)          0.0000   0.2989   1.0000   0.0000   0.0000     6.8077 f
  I_RISC_CORE/U85/Y (NAND4X1_RVT)                    0.0904   1.0000            0.5818     7.3896 r
  I_RISC_CORE/n239 (net)       2   0.9927 
  I_RISC_CORE/U60/A1 (NOR3X0_RVT)           0.0000   0.0904   1.0000   0.0000   0.0000     7.3896 r
  I_RISC_CORE/U60/Y (NOR3X0_RVT)                     0.0562   1.0000            0.2432     7.6328 f
  I_RISC_CORE/n219 (net)       1   0.4979 
  I_RISC_CORE/U59/A3 (NAND3X0_LVT)          0.0000   0.0562   1.0000   0.0000   0.0000     7.6328 f
  I_RISC_CORE/U59/Y (NAND3X0_LVT)                    0.0596   1.0000            0.0729     7.7057 r
  I_RISC_CORE/n222_CDR1 (net)
                               1   0.5782 
  I_RISC_CORE/U71/A1 (NOR2X0_LVT)           0.0000   0.0596   1.0000   0.0000   0.0000     7.7057 r
  I_RISC_CORE/U71/Y (NOR2X0_LVT)                     0.0270   1.0000            0.1034     7.8090 f
  I_RISC_CORE/n393 (net)       1   0.4556 
  I_RISC_CORE/R_31/D (SDFFARX1_LVT)         0.0000   0.0270   1.0000   0.0000   0.0000     7.8090 f
  data arrival time                                                                        7.8090

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1139     3.5139
  clock reconvergence pessimism                                                 0.0864     3.6003
  clock uncertainty                                                            -0.1000     3.5003
  I_RISC_CORE/R_31/CLK (SDFFARX1_LVT)                                                      3.5003 r
  library setup time                                          1.0000           -0.3311     3.1692
  data required time                                                                       3.1692
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1692
  data arrival time                                                                       -7.8090
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.6398


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5393     4.3726 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.3726 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1852   1.0000            0.6786     5.0512 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1852   1.0000   0.0000   0.0000     5.0512 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0570   1.0000            0.4313     5.4825 r
  I_RISC_CORE/n136 (net)       1   0.5073 
  I_RISC_CORE/U442/A4 (AO221X1_RVT)         0.0000   0.0570   1.0000   0.0000   0.0000     5.4825 r
  I_RISC_CORE/U442/Y (AO221X1_RVT)                   0.1233   1.0000            0.2461     5.7286 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U446/A1 (AND2X2_HVT)          0.0000   0.1233   1.0000   0.0000   0.0000     5.7286 r
  I_RISC_CORE/U446/Y (AND2X2_HVT)                    0.2637   1.0000            0.5118     6.2404 r
  I_RISC_CORE/n167 (net)       8   3.5436 
  I_RISC_CORE/U461/A3 (AOI22X1_HVT)         0.0000   0.2637   1.0000   0.0000   0.0000     6.2404 r
  I_RISC_CORE/U461/Y (AOI22X1_HVT)                   0.1252   1.0000            0.6808     6.9212 f
  I_RISC_CORE/n154 (net)       1   0.4010 
  I_RISC_CORE/U468/A1 (NAND2X0_HVT)         0.0000   0.1252   1.0000   0.0000   0.0000     6.9212 f
  I_RISC_CORE/U468/Y (NAND2X0_HVT)                   0.2008   1.0000            0.1843     7.1055 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N28 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/D (SDFFARX1_HVT)
                                            0.0000   0.2008   1.0000   0.0000   0.0000     7.1055 r
  data arrival time                                                                        7.1055

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0391     3.4391
  clock reconvergence pessimism                                                 0.0864     3.5255
  clock uncertainty                                                            -0.1000     3.4255
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)                  3.4255 r
  library setup time                                          1.0000           -0.9386     2.4869
  data required time                                                                       2.4869
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4869
  data arrival time                                                                       -7.1055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.6186


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5393     4.3726 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.3726 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1852   1.0000            0.6786     5.0512 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1852   1.0000   0.0000   0.0000     5.0512 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0570   1.0000            0.4313     5.4825 r
  I_RISC_CORE/n136 (net)       1   0.5073 
  I_RISC_CORE/U442/A4 (AO221X1_RVT)         0.0000   0.0570   1.0000   0.0000   0.0000     5.4825 r
  I_RISC_CORE/U442/Y (AO221X1_RVT)                   0.1233   1.0000            0.2461     5.7286 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U446/A1 (AND2X2_HVT)          0.0000   0.1233   1.0000   0.0000   0.0000     5.7286 r
  I_RISC_CORE/U446/Y (AND2X2_HVT)                    0.2637   1.0000            0.5118     6.2404 r
  I_RISC_CORE/n167 (net)       8   3.5436 
  I_RISC_CORE/U454/A3 (AO22X1_HVT)          0.0000   0.2637   1.0000   0.0000   0.0000     6.2404 r
  I_RISC_CORE/U454/Y (AO22X1_HVT)                    0.1934   1.0000            0.5246     6.7650 r
  I_RISC_CORE/n140 (net)       1   0.4504 
  I_RISC_CORE/U455/A3 (AO21X1_HVT)          0.0000   0.1934   1.0000   0.0000   0.0000     6.7650 r
  I_RISC_CORE/U455/Y (AO21X1_HVT)                    0.1871   1.0000            0.3205     7.0855 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N32 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/D (SDFFARX1_HVT)
                                            0.0000   0.1871   1.0000   0.0000   0.0000     7.0855 r
  data arrival time                                                                        7.0855

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0391     3.4391
  clock reconvergence pessimism                                                 0.0864     3.5255
  clock uncertainty                                                            -0.1000     3.4255
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)                  3.4255 r
  library setup time                                          1.0000           -0.9310     2.4945
  data required time                                                                       2.4945
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4945
  data arrival time                                                                       -7.0855
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.5910


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2217     1.2217
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_LVT)
                                                     0.0524                     0.0000     1.2217 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/Q (SDFFX2_LVT)
                                                     0.0506   1.0000            0.3188     1.5405 f
  I_RISC_CORE/Oprnd_B_2 (net)
                               3   1.4484 
  I_RISC_CORE/U1365/A (NBUFFX4_HVT)         0.0000   0.0506   1.0000   0.0000   0.0000     1.5405 f
  I_RISC_CORE/U1365/Y (NBUFFX4_HVT)                  0.1789   1.0000            0.2677     1.8081 f
  I_RISC_CORE/n1497 (net)     12   5.7134 
  I_RISC_CORE/U307/A1 (OR3X1_HVT)           0.0000   0.1789   1.0000   0.0000   0.0000     1.8081 f
  I_RISC_CORE/U307/Y (OR3X1_HVT)                     0.2171   1.0000            0.7657     2.5739 f
  I_RISC_CORE/n677 (net)       3   1.4900 
  I_RISC_CORE/U308/A (INVX1_HVT)            0.0000   0.2171   1.0000   0.0000   0.0000     2.5739 f
  I_RISC_CORE/U308/Y (INVX1_HVT)                     0.1132   1.0000            0.1939     2.7678 r
  I_RISC_CORE/n42 (net)        1   0.5790 
  I_RISC_CORE/U310/A2 (OA21X1_LVT)          0.0000   0.1132   1.0000   0.0000   0.0000     2.7678 r
  I_RISC_CORE/U310/Y (OA21X1_LVT)                    0.0622   1.0000            0.1164     2.8842 r
  I_RISC_CORE/n674 (net)       2   1.2407 
  I_RISC_CORE/U1053/A (INVX1_LVT)           0.0000   0.0622   1.0000   0.0000   0.0000     2.8842 r
  I_RISC_CORE/U1053/Y (INVX1_LVT)                    0.0320   1.0000            0.0256     2.9098 f
  I_RISC_CORE/n675 (net)       1   0.5412 
  I_RISC_CORE/U1054/A2 (OA21X1_LVT)         0.0000   0.0320   1.0000   0.0000   0.0000     2.9098 f
  I_RISC_CORE/U1054/Y (OA21X1_LVT)                   0.0533   1.0000            0.1223     3.0321 f
  I_RISC_CORE/n725 (net)       3   2.0522 
  I_RISC_CORE/U1055/A2 (OR2X1_LVT)          0.0000   0.0533   1.0000   0.0000   0.0000     3.0321 f
  I_RISC_CORE/U1055/Y (OR2X1_LVT)                    0.0313   1.0000            0.0870     3.1192 f
  I_RISC_CORE/n676 (net)       1   0.5292 
  I_RISC_CORE/U1057/A3 (AO22X1_LVT)         0.0000   0.0313   1.0000   0.0000   0.0000     3.1192 f
  I_RISC_CORE/U1057/Y (AO22X1_LVT)                   0.0512   1.0000            0.0876     3.2067 f
  I_RISC_CORE/n678 (net)       3   1.5957 
  I_RISC_CORE/U1059/A3 (AO22X1_RVT)         0.0000   0.0512   1.0000   0.0000   0.0000     3.2067 f
  I_RISC_CORE/U1059/Y (AO22X1_RVT)                   0.0795   1.0000            0.1693     3.3761 f
  I_RISC_CORE/n683 (net)       1   0.4652 
  I_RISC_CORE/U1062/A2 (NAND3X1_LVT)        0.0000   0.0795   1.0000   0.0000   0.0000     3.3761 f
  I_RISC_CORE/U1062/Y (NAND3X1_LVT)                  0.0480   1.0000            0.1812     3.5573 r
  I_RISC_CORE/n723 (net)       3   1.8137 
  I_RISC_CORE/U1091/A2 (OR2X1_LVT)          0.0000   0.0480   1.0000   0.0000   0.0000     3.5573 r
  I_RISC_CORE/U1091/Y (OR2X1_LVT)                    0.0449   1.0000            0.0760     3.6333 r
  I_RISC_CORE/n719 (net)       1   1.2853 
  I_RISC_CORE/U1092/A1 (XOR2X2_LVT)         0.0000   0.0449   1.0000   0.0000   0.0000     3.6333 r
  I_RISC_CORE/U1092/Y (XOR2X2_LVT)                   0.0641   1.0000            0.1626     3.7959 f
  I_RISC_CORE/n793 (net)       3   2.0908 
  I_RISC_CORE/U1094/A1 (NAND2X0_LVT)        0.0000   0.0641   1.0000   0.0000   0.0000     3.7959 f
  I_RISC_CORE/U1094/Y (NAND2X0_LVT)                  0.1055   1.0000            0.0783     3.8743 r
  I_RISC_CORE/n720 (net)       1   0.5542 
  I_RISC_CORE/U1096/A3 (AO22X1_LVT)         0.0000   0.1055   1.0000   0.0000   0.0000     3.8743 r
  I_RISC_CORE/U1096/Y (AO22X1_LVT)                   0.0598   1.0000            0.1179     3.9922 r
  I_RISC_CORE/n780 (net)       3   1.9512 
  I_RISC_CORE/U1145/A1 (XOR2X1_HVT)         0.0000   0.0598   1.0000   0.0000   0.0000     3.9922 r
  I_RISC_CORE/U1145/Y (XOR2X1_HVT)                   0.2513   1.0000            0.8255     4.8177 f
  I_RISC_CORE/n781 (net)       1   0.3634 
  I_RISC_CORE/U1146/A2 (NAND2X0_HVT)        0.0000   0.2513   1.0000   0.0000   0.0000     4.8177 f
  I_RISC_CORE/U1146/Y (NAND2X0_HVT)                  0.2568   1.0000            0.3265     5.1442 r
  I_RISC_CORE/n783 (net)       1   0.9783 
  I_RISC_CORE/U1147/A1 (XOR2X1_LVT)         0.0000   0.2568   1.0000   0.0000   0.0000     5.1442 r
  I_RISC_CORE/U1147/Y (XOR2X1_LVT)                   0.0835   1.0000            0.2283     5.3726 f
  I_RISC_CORE/n802 (net)       2   0.9055 
  I_RISC_CORE/U1159/A1 (AO22X1_LVT)         0.0000   0.0835   1.0000   0.0000   0.0000     5.3726 f
  I_RISC_CORE/U1159/Y (AO22X1_LVT)                   0.0371   1.0000            0.1494     5.5220 f
  I_RISC_CORE/n801 (net)       1   0.3630 
  I_RISC_CORE/U1160/A3 (OA21X1_RVT)         0.0000   0.0371   1.0000   0.0000   0.0000     5.5220 f
  I_RISC_CORE/U1160/Y (OA21X1_RVT)                   0.0970   1.0000            0.1821     5.7041 f
  I_RISC_CORE/n803 (net)       1   1.3402 
  I_RISC_CORE/U1161/CI (FADDX1_RVT)         0.0000   0.0970   1.0000   0.0000   0.0000     5.7041 f
  I_RISC_CORE/U1161/CO (FADDX1_RVT)                  0.1077   1.0000            0.3015     6.0056 f
  I_RISC_CORE/n805 (net)       1   0.4968 
  I_RISC_CORE/U1162/A1 (AND2X1_RVT)         0.0000   0.1077   1.0000   0.0000   0.0000     6.0056 f
  I_RISC_CORE/U1162/Y (AND2X1_RVT)                   0.0626   1.0000            0.1860     6.1916 f
  I_RISC_CORE/n807 (net)       1   0.4932 
  I_RISC_CORE/U1163/A3 (OR3X1_HVT)          0.0000   0.0626   1.0000   0.0000   0.0000     6.1916 f
  I_RISC_CORE/U1163/Y (OR3X1_HVT)                    0.2028   1.0000            0.5468     6.7384 f
  I_RISC_CORE/n1037 (net)      2   1.0156 
  I_RISC_CORE/U1164/A1 (AND2X1_HVT)         0.0000   0.2028   1.0000   0.0000   0.0000     6.7384 f
  I_RISC_CORE/U1164/Y (AND2X1_HVT)                   0.1338   1.0000            0.3716     7.1101 f
  I_RISC_CORE/I_ALU_Result_0_ (net)
                               1   0.4278 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/D (SDFFX1_RVT)
                                            0.0000   0.1338   1.0000   0.0000   0.0000     7.1101 f
  data arrival time                                                                        7.1101

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/CLK (SDFFX1_RVT)                                   3.5036 r
  library setup time                                          1.0000           -0.6323     2.8714
  data required time                                                                       2.8714
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8714
  data arrival time                                                                       -7.1101
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.2387


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1326     1.1326
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1326 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0606 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0606 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6415 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6415 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2801   1.0000            0.4784     3.1199 r
  I_RISC_CORE/n209 (net)       2   0.8600 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2801   1.0000   0.0000   0.0000     3.1199 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5390     3.6589 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6589 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8368 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8368 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.3712 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U526/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.3712 f
  I_RISC_CORE/U526/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.1960 r
  I_RISC_CORE/n1429 (net)      1   0.4034 
  I_RISC_CORE/U557/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.1960 r
  I_RISC_CORE/U557/Y (AND3X1_HVT)                    0.1921   1.0000            0.5606     5.7565 r
  I_RISC_CORE/n1448 (net)      1   0.4415 
  I_RISC_CORE/U595/A1 (NAND3X1_HVT)         0.0000   0.1921   1.0000   0.0000   0.0000     5.7565 r
  I_RISC_CORE/U595/Y (NAND3X1_HVT)                   0.1306   1.0000            0.6897     6.4462 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N36 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/D (SDFFX1_HVT)
                                            0.0000   0.1306   1.0000   0.0000   0.0000     6.4462 f
  data arrival time                                                                        6.4462

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)                  3.4927 r
  library setup time                                          1.0000           -1.2588     2.2339
  data required time                                                                       2.2339
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2339
  data arrival time                                                                       -6.4462
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.2123


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                     0.3489   1.0000            0.8194     2.0537 f
  I_RISC_CORE/n1288 (net)      4   1.9863 
  I_RISC_CORE/U265/A1 (AND2X1_HVT)          0.0000   0.3489   1.0000   0.0000   0.0000     2.0537 f
  I_RISC_CORE/U265/Y (AND2X1_HVT)                    0.1507   1.0000            0.5078     2.5615 f
  I_RISC_CORE/n37 (net)        2   0.8768 
  I_RISC_CORE/U266/A2 (AND2X4_HVT)          0.0000   0.1507   1.0000   0.0000   0.0000     2.5615 f
  I_RISC_CORE/U266/Y (AND2X4_HVT)                    0.3432   1.0000            0.6057     3.1673 f
  I_RISC_CORE/n878 (net)      16   6.5213 
  I_RISC_CORE/HFSINV_439_1788/A (INVX0_HVT)
                                            0.0000   0.3432   1.0000   0.0000   0.0000     3.1673 f
  I_RISC_CORE/HFSINV_439_1788/Y (INVX0_HVT)          0.2570   1.0000            0.3680     3.5353 r
  I_RISC_CORE/HFSNET_24 (net)
                               5   2.3153 
  I_RISC_CORE/U902/A2 (NAND2X1_LVT)         0.0000   0.2570   1.0000   0.0000   0.0000     3.5353 r
  I_RISC_CORE/U902/Y (NAND2X1_LVT)                   0.0364   1.0000            0.1532     3.6886 f
  I_RISC_CORE/n880 (net)       4   1.4768 
  I_RISC_CORE/U1072/A3 (OA21X1_HVT)         0.0000   0.0364   1.0000   0.0000   0.0000     3.6886 f
  I_RISC_CORE/U1072/Y (OA21X1_HVT)                   0.1863   1.0000            0.3257     4.0142 f
  I_RISC_CORE/n734 (net)       2   0.8363 
  I_RISC_CORE/U1109/A1 (NAND2X0_HVT)        0.0000   0.1863   1.0000   0.0000   0.0000     4.0142 f
  I_RISC_CORE/U1109/Y (NAND2X0_HVT)                  0.1863   1.0000            0.2302     4.2444 r
  I_RISC_CORE/n744 (net)       1   0.4050 
  I_RISC_CORE/U1119/A1 (AND4X1_HVT)         0.0000   0.1863   1.0000   0.0000   0.0000     4.2444 r
  I_RISC_CORE/U1119/Y (AND4X1_HVT)                   0.2650   1.0000            0.7254     4.9699 r
  I_RISC_CORE/n751 (net)       1   0.4630 
  I_RISC_CORE/U1128/A2 (NAND4X0_HVT)        0.0000   0.2650   1.0000   0.0000   0.0000     4.9699 r
  I_RISC_CORE/U1128/Y (NAND4X0_HVT)                  0.5901   1.0000            0.6698     5.6397 f
  I_RISC_CORE/n1031 (net)      2   1.0066 
  I_RISC_CORE/U1129/A1 (AND2X1_HVT)         0.0000   0.5901   1.0000   0.0000   0.0000     5.6397 f
  I_RISC_CORE/U1129/Y (AND2X1_HVT)                   0.1391   1.0000            0.6862     6.3259 f
  I_RISC_CORE/I_ALU_Result_1_ (net)
                               1   0.3973 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/D (SDFFX2_HVT)
                                            0.0000   0.1391   1.0000   0.0000   0.0000     6.3259 f
  data arrival time                                                                        6.3259

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1172     3.5172
  clock reconvergence pessimism                                                 0.0864     3.6036
  clock uncertainty                                                            -0.1000     3.5036
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX2_HVT)                                   3.5036 r
  library setup time                                          1.0000           -1.2671     2.2366
  data required time                                                                       2.2366
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2366
  data arrival time                                                                       -6.3259
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.0894


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4907     6.4088 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U425/A2 (AND3X1_HVT)          0.0000   0.1865   1.0000   0.0000   0.0000     6.4088 r
  I_RISC_CORE/U425/Y (AND3X1_HVT)                    0.1950   1.0000            0.6131     7.0219 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N14 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     7.0219 r
  data arrival time                                                                        7.0219

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0864     3.3125
  clock uncertainty                                                            -0.1000     3.2125
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.2125 r
  clock gating setup time                                     1.0000           -0.1545     3.0580
  data required time                                                                       3.0580
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0580
  data arrival time                                                                       -7.0219
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9639


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4907     6.4088 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U424/A2 (AND3X1_HVT)          0.0000   0.1865   1.0000   0.0000   0.0000     6.4088 r
  I_RISC_CORE/U424/Y (AND3X1_HVT)                    0.1950   1.0000            0.6131     7.0219 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N15 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     7.0219 r
  data arrival time                                                                        7.0219

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0864     3.3125
  clock uncertainty                                                            -0.1000     3.2125
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.2125 r
  clock gating setup time                                     1.0000           -0.1545     3.0580
  data required time                                                                       3.0580
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0580
  data arrival time                                                                       -7.0219
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9639


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1326     1.1326
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1326 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0606 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0606 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6415 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6415 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2801   1.0000            0.4784     3.1199 r
  I_RISC_CORE/n209 (net)       2   0.8600 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2801   1.0000   0.0000   0.0000     3.1199 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5390     3.6589 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6589 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8368 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8368 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.3712 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U520/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.3712 f
  I_RISC_CORE/U520/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.1960 r
  I_RISC_CORE/n1426 (net)      1   0.4034 
  I_RISC_CORE/U552/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.1960 r
  I_RISC_CORE/U552/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7587 r
  I_RISC_CORE/n1444 (net)      1   0.4874 
  I_RISC_CORE/U617/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7587 r
  I_RISC_CORE/U617/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.0918 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N38 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.0918 f
  data arrival time                                                                        6.0918

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)                  3.4927 r
  library setup time                                          1.0000           -1.3536     2.1391
  data required time                                                                       2.1391
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1391
  data arrival time                                                                       -6.0918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9527


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1326     1.1326
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1326 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0606 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0606 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6415 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6415 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2801   1.0000            0.4784     3.1199 r
  I_RISC_CORE/n209 (net)       2   0.8600 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2801   1.0000   0.0000   0.0000     3.1199 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5390     3.6589 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6589 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8368 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8368 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.3712 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U542/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.3712 f
  I_RISC_CORE/U542/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.1960 r
  I_RISC_CORE/n1437 (net)      1   0.4034 
  I_RISC_CORE/U570/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.1960 r
  I_RISC_CORE/U570/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7587 r
  I_RISC_CORE/n1457 (net)      1   0.4874 
  I_RISC_CORE/U551/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7587 r
  I_RISC_CORE/U551/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.0918 f
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_N37 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.0918 f
  data arrival time                                                                        6.0918

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.4927 r
  library setup time                                          1.0000           -1.3536     2.1391
  data required time                                                                       2.1391
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1391
  data arrival time                                                                       -6.0918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9527


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1326     1.1326
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1326 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0606 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0606 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6415 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6415 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2801   1.0000            0.4784     3.1199 r
  I_RISC_CORE/n209 (net)       2   0.8600 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2801   1.0000   0.0000   0.0000     3.1199 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5390     3.6589 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6589 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8368 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8368 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.3712 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U537/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.3712 f
  I_RISC_CORE/U537/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.1960 r
  I_RISC_CORE/n1435 (net)      1   0.4034 
  I_RISC_CORE/U565/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.1960 r
  I_RISC_CORE/U565/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7587 r
  I_RISC_CORE/n1454 (net)      1   0.4874 
  I_RISC_CORE/U562/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7587 r
  I_RISC_CORE/U562/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.0918 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N39 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.0918 f
  data arrival time                                                                        6.0918

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)                  3.4927 r
  library setup time                                          1.0000           -1.3536     2.1391
  data required time                                                                       2.1391
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1391
  data arrival time                                                                       -6.0918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9527


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1326     1.1326
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1326 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0606 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0606 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6415 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6415 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2801   1.0000            0.4784     3.1199 r
  I_RISC_CORE/n209 (net)       2   0.8600 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2801   1.0000   0.0000   0.0000     3.1199 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5390     3.6589 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6589 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8368 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8368 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.3712 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U549/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.3712 f
  I_RISC_CORE/U549/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.1960 r
  I_RISC_CORE/n1443 (net)      1   0.4034 
  I_RISC_CORE/U563/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.1960 r
  I_RISC_CORE/U563/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7587 r
  I_RISC_CORE/n1452 (net)      1   0.4874 
  I_RISC_CORE/U573/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7587 r
  I_RISC_CORE/U573/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.0918 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N39 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.0918 f
  data arrival time                                                                        6.0918

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)                  3.4927 r
  library setup time                                          1.0000           -1.3536     2.1391
  data required time                                                                       2.1391
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1391
  data arrival time                                                                       -6.0918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9527


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1326     1.1326
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1326 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0606 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0606 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6415 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6415 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2801   1.0000            0.4784     3.1199 r
  I_RISC_CORE/n209 (net)       2   0.8600 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2801   1.0000   0.0000   0.0000     3.1199 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5390     3.6589 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6589 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8368 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8368 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.3712 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U521/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.3712 f
  I_RISC_CORE/U521/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.1960 r
  I_RISC_CORE/n1427 (net)      1   0.4034 
  I_RISC_CORE/U554/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.1960 r
  I_RISC_CORE/U554/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7587 r
  I_RISC_CORE/n1446 (net)      1   0.4874 
  I_RISC_CORE/U606/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7587 r
  I_RISC_CORE/U606/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.0918 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N37 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.0918 f
  data arrival time                                                                        6.0918

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.4927 r
  library setup time                                          1.0000           -1.3536     2.1391
  data required time                                                                       2.1391
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1391
  data arrival time                                                                       -6.0918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9527


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1326     1.1326
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1326 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0606 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0606 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6415 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6415 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2801   1.0000            0.4784     3.1199 r
  I_RISC_CORE/n209 (net)       2   0.8600 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2801   1.0000   0.0000   0.0000     3.1199 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5390     3.6589 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6589 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8368 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8368 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.3712 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U531/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.3712 f
  I_RISC_CORE/U531/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.1960 r
  I_RISC_CORE/n1431 (net)      1   0.4034 
  I_RISC_CORE/U559/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.1960 r
  I_RISC_CORE/U559/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7587 r
  I_RISC_CORE/n1450 (net)      1   0.4874 
  I_RISC_CORE/U584/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7587 r
  I_RISC_CORE/U584/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.0918 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N36 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.0918 f
  data arrival time                                                                        6.0918

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)                  3.4927 r
  library setup time                                          1.0000           -1.3536     2.1391
  data required time                                                                       2.1391
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1391
  data arrival time                                                                       -6.0918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9527


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1326     1.1326
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1326 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0606 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0606 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6415 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6415 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2801   1.0000            0.4784     3.1199 r
  I_RISC_CORE/n209 (net)       2   0.8600 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2801   1.0000   0.0000   0.0000     3.1199 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5390     3.6589 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6589 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8368 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8368 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.3712 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U548/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.3712 f
  I_RISC_CORE/U548/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.1960 r
  I_RISC_CORE/n1442 (net)      1   0.4034 
  I_RISC_CORE/U569/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.1960 r
  I_RISC_CORE/U569/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7587 r
  I_RISC_CORE/n1456 (net)      1   0.4874 
  I_RISC_CORE/U540/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7587 r
  I_RISC_CORE/U540/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.0918 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N37 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.0918 f
  data arrival time                                                                        6.0918

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.4927 r
  library setup time                                          1.0000           -1.3536     2.1391
  data required time                                                                       2.1391
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1391
  data arrival time                                                                       -6.0918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9527


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1326     1.1326
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1326 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0606 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0606 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6415 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6415 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2801   1.0000            0.4784     3.1199 r
  I_RISC_CORE/n209 (net)       2   0.8600 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2801   1.0000   0.0000   0.0000     3.1199 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5390     3.6589 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6589 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8368 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8368 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.3712 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U544/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.3712 f
  I_RISC_CORE/U544/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.1960 r
  I_RISC_CORE/n1439 (net)      1   0.4034 
  I_RISC_CORE/U574/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.1960 r
  I_RISC_CORE/U574/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7587 r
  I_RISC_CORE/n1458 (net)      1   0.4874 
  I_RISC_CORE/U529/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7587 r
  I_RISC_CORE/U529/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.0918 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N38 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.0918 f
  data arrival time                                                                        6.0918

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)                  3.4927 r
  library setup time                                          1.0000           -1.3536     2.1391
  data required time                                                                       2.1391
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1391
  data arrival time                                                                       -6.0918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.9527


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4907     6.4088 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U182/A3 (NAND3X1_RVT)         0.0000   0.1865   1.0000   0.0000   0.0000     6.4088 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                   0.0769   1.0000            0.3600     6.7688 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U183/A (INVX0_HVT)            0.0000   0.0769   1.0000   0.0000   0.0000     6.7688 f
  I_RISC_CORE/U183/Y (INVX0_HVT)                     0.0793   1.0000            0.0990     6.8677 r
  I_RISC_CORE/n411 (net)       1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.0793   1.0000   0.0000   0.0000     6.8677 r
  data arrival time                                                                        6.8677

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0864     3.3125
  clock uncertainty                                                            -0.1000     3.2125
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.2125 r
  clock gating setup time                                     1.0000           -0.1060     3.1065
  data required time                                                                       3.1065
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1065
  data arrival time                                                                       -6.8677
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.7613


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1865   1.0000            0.4907     6.4088 r
  I_RISC_CORE/n122 (net)       4   1.7516 
  I_RISC_CORE/U423/A1 (AND2X1_HVT)          0.0000   0.1865   1.0000   0.0000   0.0000     6.4088 r
  I_RISC_CORE/U423/Y (AND2X1_HVT)                    0.1409   1.0000            0.3938     6.8026 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N16 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1409   1.0000   0.0000   0.0000     6.8026 r
  data arrival time                                                                        6.8026

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0864     3.3125
  clock uncertainty                                                            -0.1000     3.2125
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.2125 r
  clock gating setup time                                     1.0000           -0.1337     3.0788
  data required time                                                                       3.0788
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0788
  data arrival time                                                                       -6.8026
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.7238


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U421/A2 (AND4X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U421/Y (AND4X1_HVT)                    0.2668   1.0000            0.8320     6.7500 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N18 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.2668   1.0000   0.0000   0.0000     6.7500 r
  data arrival time                                                                        6.7500

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0864     3.3125
  clock uncertainty                                                            -0.1000     3.2125
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.2125 r
  clock gating setup time                                     1.0000           -0.1807     3.0318
  data required time                                                                       3.0318
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0318
  data arrival time                                                                       -6.7500
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.7182


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U422/A2 (AND4X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U422/Y (AND4X1_HVT)                    0.2668   1.0000            0.8320     6.7500 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N19 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.2668   1.0000   0.0000   0.0000     6.7500 r
  data arrival time                                                                        6.7500

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0864     3.3125
  clock uncertainty                                                            -0.1000     3.2125
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.2125 r
  clock gating setup time                                     1.0000           -0.1807     3.0318
  data required time                                                                       3.0318
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0318
  data arrival time                                                                       -6.7500
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.7182


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U420/A2 (AND3X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U420/Y (AND3X1_HVT)                    0.1951   1.0000            0.6259     6.5439 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N17 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     6.5439 r
  data arrival time                                                                        6.5439

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0864     3.3125
  clock uncertainty                                                            -0.1000     3.2125
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.2125 r
  clock gating setup time                                     1.0000           -0.1546     3.0580
  data required time                                                                       3.0580
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0580
  data arrival time                                                                       -6.5439
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.4860


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U419/A1 (AND3X1_HVT)          0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U419/Y (AND3X1_HVT)                    0.1951   1.0000            0.5485     6.4665 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N20 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     6.4665 r
  data arrival time                                                                        6.4665

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0864     3.3125
  clock uncertainty                                                            -0.1000     3.2125
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.2125 r
  clock gating setup time                                     1.0000           -0.1546     3.0580
  data required time                                                                       3.0580
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0580
  data arrival time                                                                       -6.4665
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.4086


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     2.3324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     2.3324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     2.5932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/U172/A2 (OR4X1_HVT)           0.0000   0.1957   1.0000   0.0000   0.0000     2.5932 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1065   1.0000            1.2402     3.8334 f
  I_RISC_CORE/n7 (net)         2   0.9741 
  I_RISC_CORE/U81/A3 (OR3X2_HVT)            0.0000   0.1065   1.0000   0.0000   0.0000     3.8334 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                      0.2410   1.0000            0.6326     4.4659 f
  I_RISC_CORE/n235 (net)       1   0.4771 
  I_RISC_CORE/U174/A5 (AO221X1_RVT)         0.0000   0.2410   1.0000   0.0000   0.0000     4.4659 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                   0.1073   1.0000            0.3187     4.7847 f
  I_RISC_CORE/n13 (net)        1   0.4535 
  I_RISC_CORE/U72/A4 (OA22X1_RVT)           0.0000   0.1073   1.0000   0.0000   0.0000     4.7847 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                     0.1124   1.0000            0.2770     5.0617 f
  I_RISC_CORE/n134 (net)       2   0.8865 
  I_RISC_CORE/U180/A1 (NOR4X1_RVT)          0.0000   0.1124   1.0000   0.0000   0.0000     5.0617 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                    0.0658   1.0000            0.5797     5.6414 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0658   1.0000   0.0000   0.0000     5.6414 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2055   1.0000            0.2767     5.9181 r
  I_RISC_CORE/n187 (net)      10   4.4631 
  I_RISC_CORE/U1356/A (INVX1_HVT)           0.0000   0.2055   1.0000   0.0000   0.0000     5.9181 r
  I_RISC_CORE/U1356/Y (INVX1_HVT)                    0.1475   1.0000            0.2135     6.1316 f
  I_RISC_CORE/n1419 (net)      5   2.0193 
  I_RISC_CORE/U427/A3 (NAND4X0_HVT)         0.0000   0.1475   1.0000   0.0000   0.0000     6.1316 f
  I_RISC_CORE/U427/Y (NAND4X0_HVT)                   0.3281   1.0000            0.2100     6.3415 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23130 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.3281   1.0000   0.0000   0.0000     6.3415 r
  data arrival time                                                                        6.3415

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0864     3.3125
  clock uncertainty                                                            -0.1000     3.2125
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)        3.2125 r
  clock gating setup time                                     1.0000           -0.1960     3.0165
  data required time                                                                       3.0165
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0165
  data arrival time                                                                       -6.3415
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.3251


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_326_485/A (INVX0_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_326_485/Y (INVX0_HVT)           0.1181   1.0000            0.1631     3.6260 f
  I_RISC_CORE/Rd_Instr (net)   3   1.2159 
  I_RISC_CORE/U400/A1 (NOR2X4_HVT)          0.0000   0.1181   1.0000   0.0000   0.0000     3.6260 f
  I_RISC_CORE/U400/Y (NOR2X4_HVT)                    0.2128   1.0000            0.6652     4.2912 r
  I_RISC_CORE/n121 (net)       7   3.1931 
  I_RISC_CORE/ZBUF_350_inst_23106/A (NBUFFX2_HVT)
                                            0.0000   0.2128   1.0000   0.0000   0.0000     4.2912 r
  I_RISC_CORE/ZBUF_350_inst_23106/Y (NBUFFX2_HVT)    0.2140   1.0000            0.3919     4.6831 r
  I_RISC_CORE/ZBUF_350_46 (net)
                              10   4.8886 
  I_RISC_CORE/U413/A1 (AND2X1_HVT)          0.0000   0.2140   1.0000   0.0000   0.0000     4.6831 r
  I_RISC_CORE/U413/Y (AND2X1_HVT)                    0.1369   1.0000            0.4059     5.0889 r
  I_RISC_CORE/I_DATA_PATH_N61 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     5.0889 r
  data arrival time                                                                        5.0889

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)                                 3.4838 r
  library setup time                                          1.0000           -1.2198     2.2640
  data required time                                                                       2.2640
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2640
  data arrival time                                                                       -5.0889
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8249


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_326_485/A (INVX0_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_326_485/Y (INVX0_HVT)           0.1181   1.0000            0.1631     3.6260 f
  I_RISC_CORE/Rd_Instr (net)   3   1.2159 
  I_RISC_CORE/U400/A1 (NOR2X4_HVT)          0.0000   0.1181   1.0000   0.0000   0.0000     3.6260 f
  I_RISC_CORE/U400/Y (NOR2X4_HVT)                    0.2128   1.0000            0.6652     4.2912 r
  I_RISC_CORE/n121 (net)       7   3.1931 
  I_RISC_CORE/ZBUF_350_inst_23106/A (NBUFFX2_HVT)
                                            0.0000   0.2128   1.0000   0.0000   0.0000     4.2912 r
  I_RISC_CORE/ZBUF_350_inst_23106/Y (NBUFFX2_HVT)    0.2140   1.0000            0.3919     4.6831 r
  I_RISC_CORE/ZBUF_350_46 (net)
                              10   4.8886 
  I_RISC_CORE/U414/A1 (AND2X1_HVT)          0.0000   0.2140   1.0000   0.0000   0.0000     4.6831 r
  I_RISC_CORE/U414/Y (AND2X1_HVT)                    0.1369   1.0000            0.4059     5.0889 r
  I_RISC_CORE/I_DATA_PATH_N63 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     5.0889 r
  data arrival time                                                                        5.0889

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)                                 3.4838 r
  library setup time                                          1.0000           -1.2198     2.2640
  data required time                                                                       2.2640
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2640
  data arrival time                                                                       -5.0889
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8249


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_326_485/A (INVX0_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_326_485/Y (INVX0_HVT)           0.1181   1.0000            0.1631     3.6260 f
  I_RISC_CORE/Rd_Instr (net)   3   1.2159 
  I_RISC_CORE/U400/A1 (NOR2X4_HVT)          0.0000   0.1181   1.0000   0.0000   0.0000     3.6260 f
  I_RISC_CORE/U400/Y (NOR2X4_HVT)                    0.2128   1.0000            0.6652     4.2912 r
  I_RISC_CORE/n121 (net)       7   3.1931 
  I_RISC_CORE/ZBUF_350_inst_23106/A (NBUFFX2_HVT)
                                            0.0000   0.2128   1.0000   0.0000   0.0000     4.2912 r
  I_RISC_CORE/ZBUF_350_inst_23106/Y (NBUFFX2_HVT)    0.2140   1.0000            0.3919     4.6831 r
  I_RISC_CORE/ZBUF_350_46 (net)
                              10   4.8886 
  I_RISC_CORE/U415/A1 (AND2X1_HVT)          0.0000   0.2140   1.0000   0.0000   0.0000     4.6831 r
  I_RISC_CORE/U415/Y (AND2X1_HVT)                    0.1369   1.0000            0.4059     5.0889 r
  I_RISC_CORE/I_DATA_PATH_N60 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     5.0889 r
  data arrival time                                                                        5.0889

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/CLK (SDFFX2_HVT)                                 3.4838 r
  library setup time                                          1.0000           -1.2198     2.2640
  data required time                                                                       2.2640
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2640
  data arrival time                                                                       -5.0889
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8249


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_326_485/A (INVX0_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_326_485/Y (INVX0_HVT)           0.1181   1.0000            0.1631     3.6260 f
  I_RISC_CORE/Rd_Instr (net)   3   1.2159 
  I_RISC_CORE/U400/A1 (NOR2X4_HVT)          0.0000   0.1181   1.0000   0.0000   0.0000     3.6260 f
  I_RISC_CORE/U400/Y (NOR2X4_HVT)                    0.2128   1.0000            0.6652     4.2912 r
  I_RISC_CORE/n121 (net)       7   3.1931 
  I_RISC_CORE/ZBUF_350_inst_23106/A (NBUFFX2_HVT)
                                            0.0000   0.2128   1.0000   0.0000   0.0000     4.2912 r
  I_RISC_CORE/ZBUF_350_inst_23106/Y (NBUFFX2_HVT)    0.2140   1.0000            0.3919     4.6831 r
  I_RISC_CORE/ZBUF_350_46 (net)
                              10   4.8886 
  I_RISC_CORE/U412/A1 (AND2X1_HVT)          0.0000   0.2140   1.0000   0.0000   0.0000     4.6831 r
  I_RISC_CORE/U412/Y (AND2X1_HVT)                    0.1369   1.0000            0.4059     5.0889 r
  I_RISC_CORE/I_DATA_PATH_N58 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     5.0889 r
  data arrival time                                                                        5.0889

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX2_HVT)                                  3.4838 r
  library setup time                                          1.0000           -1.2198     2.2640
  data required time                                                                       2.2640
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2640
  data arrival time                                                                       -5.0889
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8249


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_326_485/A (INVX0_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_326_485/Y (INVX0_HVT)           0.1181   1.0000            0.1631     3.6260 f
  I_RISC_CORE/Rd_Instr (net)   3   1.2159 
  I_RISC_CORE/U400/A1 (NOR2X4_HVT)          0.0000   0.1181   1.0000   0.0000   0.0000     3.6260 f
  I_RISC_CORE/U400/Y (NOR2X4_HVT)                    0.2128   1.0000            0.6652     4.2912 r
  I_RISC_CORE/n121 (net)       7   3.1931 
  I_RISC_CORE/ZBUF_350_inst_23106/A (NBUFFX2_HVT)
                                            0.0000   0.2128   1.0000   0.0000   0.0000     4.2912 r
  I_RISC_CORE/ZBUF_350_inst_23106/Y (NBUFFX2_HVT)    0.2140   1.0000            0.3919     4.6831 r
  I_RISC_CORE/ZBUF_350_46 (net)
                              10   4.8886 
  I_RISC_CORE/U416/A1 (AND2X1_HVT)          0.0000   0.2140   1.0000   0.0000   0.0000     4.6831 r
  I_RISC_CORE/U416/Y (AND2X1_HVT)                    0.1369   1.0000            0.4059     5.0889 r
  I_RISC_CORE/I_DATA_PATH_N64 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     5.0889 r
  data arrival time                                                                        5.0889

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)                                 3.4838 r
  library setup time                                          1.0000           -1.2198     2.2640
  data required time                                                                       2.2640
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2640
  data arrival time                                                                       -5.0889
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8249


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.0996   1.0000            0.1626     4.0685 r
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.6727 
  I_RISC_CORE/U399/A2 (AND2X4_HVT)          0.0000   0.0996   1.0000   0.0000   0.0000     4.0685 r
  I_RISC_CORE/U399/Y (AND2X4_HVT)                    0.3153   1.0000            0.6456     4.7141 r
  I_RISC_CORE/n120 (net)       8   3.3080 
  I_RISC_CORE/U402/A2 (AO22X1_HVT)          0.0000   0.3153   1.0000   0.0000   0.0000     4.7141 r
  I_RISC_CORE/U402/Y (AO22X1_HVT)                    0.1996   1.0000            0.7092     5.4233 r
  I_RISC_CORE/I_DATA_PATH_N49 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_2_inst_23398/A (NBUFFX4_HVT)
                                            0.0000   0.1996   1.0000   0.0000   0.0000     5.4233 r
  I_RISC_CORE/ZBUF_2_inst_23398/Y (NBUFFX4_HVT)      0.1384   1.0000            0.3416     5.7648 r
  I_RISC_CORE/ZBUF_2_69 (net)
                               1   0.5058 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_/D (SDFFX2_LVT)
                                            0.0000   0.1384   1.0000   0.0000   0.0000     5.7648 r
  data arrival time                                                                        5.7648

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_/CLK (SDFFX2_LVT)                                  3.4838 r
  library setup time                                          1.0000           -0.2593     3.2245
  data required time                                                                       3.2245
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2245
  data arrival time                                                                       -5.7648
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5403


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.0996   1.0000            0.1626     4.0685 r
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.6727 
  I_RISC_CORE/U399/A2 (AND2X4_HVT)          0.0000   0.0996   1.0000   0.0000   0.0000     4.0685 r
  I_RISC_CORE/U399/Y (AND2X4_HVT)                    0.3153   1.0000            0.6456     4.7141 r
  I_RISC_CORE/n120 (net)       8   3.3080 
  I_RISC_CORE/U405/A2 (AO22X2_HVT)          0.0000   0.3153   1.0000   0.0000   0.0000     4.7141 r
  I_RISC_CORE/U405/Y (AO22X2_HVT)                    0.2895   1.0000            0.8426     5.5567 r
  I_RISC_CORE/n1490 (net)      1   0.5128 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_/D (SDFFX1_LVT)
                                            0.0000   0.2895   1.0000   0.0000   0.0000     5.5567 r
  data arrival time                                                                        5.5567

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_/CLK (SDFFX1_LVT)                                  3.4838 r
  library setup time                                          1.0000           -0.2752     3.2086
  data required time                                                                       3.2086
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2086
  data arrival time                                                                       -5.5567
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3481


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_109_487/A (INVX2_HVT)
                                            0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_109_487/Y (INVX2_HVT)           0.1660   1.0000            0.2059     4.1118 r
  I_RISC_CORE/HFSNET_15 (net)
                              11   5.1637 
  I_RISC_CORE/U397/A2 (AND2X1_HVT)          0.0000   0.1660   1.0000   0.0000   0.0000     4.1118 r
  I_RISC_CORE/U397/Y (AND2X1_HVT)                    0.1369   1.0000            0.4202     4.5320 r
  I_RISC_CORE/I_DATA_PATH_N23 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     4.5320 r
  data arrival time                                                                        4.5320

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/CLK (SDFFX2_HVT)                                 3.4836 r
  library setup time                                          1.0000           -1.2200     2.2636
  data required time                                                                       2.2636
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2636
  data arrival time                                                                       -4.5320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2684


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_109_487/A (INVX2_HVT)
                                            0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_109_487/Y (INVX2_HVT)           0.1660   1.0000            0.2059     4.1118 r
  I_RISC_CORE/HFSNET_15 (net)
                              11   5.1637 
  I_RISC_CORE/U384/A2 (AND2X1_HVT)          0.0000   0.1660   1.0000   0.0000   0.0000     4.1118 r
  I_RISC_CORE/U384/Y (AND2X1_HVT)                    0.1369   1.0000            0.4202     4.5320 r
  I_RISC_CORE/I_DATA_PATH_N22 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     4.5320 r
  data arrival time                                                                        4.5320

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/CLK (SDFFX2_HVT)                                  3.4836 r
  library setup time                                          1.0000           -1.2200     2.2636
  data required time                                                                       2.2636
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2636
  data arrival time                                                                       -4.5320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2684


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_109_487/A (INVX2_HVT)
                                            0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_109_487/Y (INVX2_HVT)           0.1660   1.0000            0.2059     4.1118 r
  I_RISC_CORE/HFSNET_15 (net)
                              11   5.1637 
  I_RISC_CORE/U395/A2 (AND2X1_HVT)          0.0000   0.1660   1.0000   0.0000   0.0000     4.1118 r
  I_RISC_CORE/U395/Y (AND2X1_HVT)                    0.1369   1.0000            0.4202     4.5320 r
  I_RISC_CORE/I_DATA_PATH_N24 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     4.5320 r
  data arrival time                                                                        4.5320

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)                                 3.4836 r
  library setup time                                          1.0000           -1.2200     2.2636
  data required time                                                                       2.2636
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2636
  data arrival time                                                                       -4.5320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2684


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_109_487/A (INVX2_HVT)
                                            0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_109_487/Y (INVX2_HVT)           0.1660   1.0000            0.2059     4.1118 r
  I_RISC_CORE/HFSNET_15 (net)
                              11   5.1637 
  I_RISC_CORE/U394/A2 (AND2X1_HVT)          0.0000   0.1660   1.0000   0.0000   0.0000     4.1118 r
  I_RISC_CORE/U394/Y (AND2X1_HVT)                    0.1368   1.0000            0.4202     4.5320 r
  I_RISC_CORE/I_DATA_PATH_N26 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/D (SDFFX2_HVT)
                                            0.0000   0.1368   1.0000   0.0000   0.0000     4.5320 r
  data arrival time                                                                        4.5320

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)                                 3.4836 r
  library setup time                                          1.0000           -1.2200     2.2636
  data required time                                                                       2.2636
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2636
  data arrival time                                                                       -4.5320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2684


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_109_487/A (INVX2_HVT)
                                            0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_109_487/Y (INVX2_HVT)           0.1660   1.0000            0.2059     4.1118 r
  I_RISC_CORE/HFSNET_15 (net)
                              11   5.1637 
  I_RISC_CORE/U393/A2 (AND2X1_HVT)          0.0000   0.1660   1.0000   0.0000   0.0000     4.1118 r
  I_RISC_CORE/U393/Y (AND2X1_HVT)                    0.1369   1.0000            0.4202     4.5320 r
  I_RISC_CORE/I_DATA_PATH_N21 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/D (SDFFX1_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     4.5320 r
  data arrival time                                                                        4.5320

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/CLK (SDFFX1_HVT)                                  3.4836 r
  library setup time                                          1.0000           -1.1767     2.3069
  data required time                                                                       2.3069
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3069
  data arrival time                                                                       -4.5320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2251


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.0996   1.0000            0.1626     4.0685 r
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.6727 
  I_RISC_CORE/U399/A2 (AND2X4_HVT)          0.0000   0.0996   1.0000   0.0000   0.0000     4.0685 r
  I_RISC_CORE/U399/Y (AND2X4_HVT)                    0.3153   1.0000            0.6456     4.7141 r
  I_RISC_CORE/n120 (net)       8   3.3080 
  I_RISC_CORE/U408/A2 (AO22X1_HVT)          0.0000   0.3153   1.0000   0.0000   0.0000     4.7141 r
  I_RISC_CORE/U408/Y (AO22X1_HVT)                    0.1959   1.0000            0.7051     5.4192 r
  I_RISC_CORE/I_DATA_PATH_N53 (net)
                               1   0.5058 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/D (SDFFX2_LVT)
                                            0.0000   0.1959   1.0000   0.0000   0.0000     5.4192 r
  data arrival time                                                                        5.4192

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_LVT)                                  3.4838 r
  library setup time                                          1.0000           -0.2835     3.2003
  data required time                                                                       3.2003
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2003
  data arrival time                                                                       -5.4192
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2189


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.0996   1.0000            0.1626     4.0685 r
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.6727 
  I_RISC_CORE/U399/A2 (AND2X4_HVT)          0.0000   0.0996   1.0000   0.0000   0.0000     4.0685 r
  I_RISC_CORE/U399/Y (AND2X4_HVT)                    0.3153   1.0000            0.6456     4.7141 r
  I_RISC_CORE/n120 (net)       8   3.3080 
  I_RISC_CORE/U404/A2 (AO22X1_HVT)          0.0000   0.3153   1.0000   0.0000   0.0000     4.7141 r
  I_RISC_CORE/U404/Y (AO22X1_HVT)                    0.1959   1.0000            0.7051     5.4192 r
  I_RISC_CORE/I_DATA_PATH_N50 (net)
                               1   0.5058 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/D (SDFFX2_LVT)
                                            0.0000   0.1959   1.0000   0.0000   0.0000     5.4192 r
  data arrival time                                                                        5.4192

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/CLK (SDFFX2_LVT)                                  3.4838 r
  library setup time                                          1.0000           -0.2835     3.2003
  data required time                                                                       3.2003
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2003
  data arrival time                                                                       -5.4192
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2189


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.0996   1.0000            0.1626     4.0685 r
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.6727 
  I_RISC_CORE/U399/A2 (AND2X4_HVT)          0.0000   0.0996   1.0000   0.0000   0.0000     4.0685 r
  I_RISC_CORE/U399/Y (AND2X4_HVT)                    0.3153   1.0000            0.6456     4.7141 r
  I_RISC_CORE/n120 (net)       8   3.3080 
  I_RISC_CORE/U403/A2 (AO22X1_HVT)          0.0000   0.3153   1.0000   0.0000   0.0000     4.7141 r
  I_RISC_CORE/U403/Y (AO22X1_HVT)                    0.1959   1.0000            0.7051     5.4192 r
  I_RISC_CORE/I_DATA_PATH_N54 (net)
                               1   0.5058 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/D (SDFFX2_LVT)
                                            0.0000   0.1959   1.0000   0.0000   0.0000     5.4192 r
  data arrival time                                                                        5.4192

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/CLK (SDFFX2_LVT)                                  3.4838 r
  library setup time                                          1.0000           -0.2835     3.2003
  data required time                                                                       3.2003
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2003
  data arrival time                                                                       -5.4192
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2189


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.0996   1.0000            0.1626     4.0685 r
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.6727 
  I_RISC_CORE/U399/A2 (AND2X4_HVT)          0.0000   0.0996   1.0000   0.0000   0.0000     4.0685 r
  I_RISC_CORE/U399/Y (AND2X4_HVT)                    0.3153   1.0000            0.6456     4.7141 r
  I_RISC_CORE/n120 (net)       8   3.3080 
  I_RISC_CORE/U406/A2 (AO22X1_HVT)          0.0000   0.3153   1.0000   0.0000   0.0000     4.7141 r
  I_RISC_CORE/U406/Y (AO22X1_HVT)                    0.1959   1.0000            0.7051     5.4192 r
  I_RISC_CORE/I_DATA_PATH_N51 (net)
                               1   0.5058 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/D (SDFFX2_LVT)
                                            0.0000   0.1959   1.0000   0.0000   0.0000     5.4192 r
  data arrival time                                                                        5.4192

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_LVT)                                  3.4838 r
  library setup time                                          1.0000           -0.2835     3.2003
  data required time                                                                       3.2003
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2003
  data arrival time                                                                       -5.4192
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2189


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.0996   1.0000            0.1626     4.0685 r
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.6727 
  I_RISC_CORE/U399/A2 (AND2X4_HVT)          0.0000   0.0996   1.0000   0.0000   0.0000     4.0685 r
  I_RISC_CORE/U399/Y (AND2X4_HVT)                    0.3153   1.0000            0.6456     4.7141 r
  I_RISC_CORE/n120 (net)       8   3.3080 
  I_RISC_CORE/U401/A2 (AO22X1_HVT)          0.0000   0.3153   1.0000   0.0000   0.0000     4.7141 r
  I_RISC_CORE/U401/Y (AO22X1_HVT)                    0.1959   1.0000            0.7051     5.4192 r
  I_RISC_CORE/I_DATA_PATH_N55 (net)
                               1   0.5058 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/D (SDFFX2_LVT)
                                            0.0000   0.1959   1.0000   0.0000   0.0000     5.4192 r
  data arrival time                                                                        5.4192

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/CLK (SDFFX2_LVT)                                  3.4838 r
  library setup time                                          1.0000           -0.2835     3.2003
  data required time                                                                       3.2003
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2003
  data arrival time                                                                       -5.4192
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2189


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.0996   1.0000            0.1626     4.0685 r
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.6727 
  I_RISC_CORE/U399/A2 (AND2X4_HVT)          0.0000   0.0996   1.0000   0.0000   0.0000     4.0685 r
  I_RISC_CORE/U399/Y (AND2X4_HVT)                    0.3153   1.0000            0.6456     4.7141 r
  I_RISC_CORE/n120 (net)       8   3.3080 
  I_RISC_CORE/U407/A2 (AO22X1_HVT)          0.0000   0.3153   1.0000   0.0000   0.0000     4.7141 r
  I_RISC_CORE/U407/Y (AO22X1_HVT)                    0.1959   1.0000            0.7051     5.4192 r
  I_RISC_CORE/n681 (net)       1   0.5058 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (SDFFX2_LVT)
                                            0.0000   0.1959   1.0000   0.0000   0.0000     5.4192 r
  data arrival time                                                                        5.4192

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/CLK (SDFFX2_LVT)                                  3.4838 r
  library setup time                                          1.0000           -0.2835     3.2003
  data required time                                                                       3.2003
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2003
  data arrival time                                                                       -5.4192
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2189


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.0996   1.0000            0.1626     4.0685 r
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.6727 
  I_RISC_CORE/U389/A2 (AND2X1_HVT)          0.0000   0.0996   1.0000   0.0000   0.0000     4.0685 r
  I_RISC_CORE/U389/Y (AND2X1_HVT)                    0.1369   1.0000            0.3696     4.4381 r
  I_RISC_CORE/I_DATA_PATH_N18 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     4.4381 r
  data arrival time                                                                        4.4381

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)                                  3.4836 r
  library setup time                                          1.0000           -1.2200     2.2636
  data required time                                                                       2.2636
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2636
  data arrival time                                                                       -4.4381
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1746


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.0996   1.0000            0.1626     4.0685 r
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.6727 
  I_RISC_CORE/U390/A2 (AND2X1_HVT)          0.0000   0.0996   1.0000   0.0000   0.0000     4.0685 r
  I_RISC_CORE/U390/Y (AND2X1_HVT)                    0.1369   1.0000            0.3696     4.4381 r
  I_RISC_CORE/I_DATA_PATH_N19 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/D (SDFFX2_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     4.4381 r
  data arrival time                                                                        4.4381

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX2_HVT)                                  3.4836 r
  library setup time                                          1.0000           -1.2200     2.2636
  data required time                                                                       2.2636
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2636
  data arrival time                                                                       -4.4381
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1746


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.0996   1.0000            0.1626     4.0685 r
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.6727 
  I_RISC_CORE/U391/A2 (AND2X1_HVT)          0.0000   0.0996   1.0000   0.0000   0.0000     4.0685 r
  I_RISC_CORE/U391/Y (AND2X1_HVT)                    0.1369   1.0000            0.3696     4.4381 r
  I_RISC_CORE/I_DATA_PATH_N28 (net)
                               1   0.4027 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/D (SDFFX1_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     4.4381 r
  data arrival time                                                                        4.4381

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK (SDFFX1_HVT)                                 3.4836 r
  library setup time                                          1.0000           -1.1767     2.3069
  data required time                                                                       2.3069
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3069
  data arrival time                                                                       -4.4381
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1312


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1326     1.1326
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1326 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1707   1.0000            1.1664     2.2990 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8440 
  I_RISC_CORE/U46/A (NBUFFX2_HVT)           0.0000   0.1707   1.0000   0.0000   0.0000     2.2990 f
  I_RISC_CORE/U46/Y (NBUFFX2_HVT)                    0.1914   1.0000            0.3692     2.6682 f
  I_RISC_CORE/n305 (net)      10   4.1304 
  I_RISC_CORE/U236/A1 (NAND2X0_HVT)         0.0000   0.1914   1.0000   0.0000   0.0000     2.6682 f
  I_RISC_CORE/U236/Y (NAND2X0_HVT)                   0.3202   1.0000            0.3039     2.9721 r
  I_RISC_CORE/n173 (net)       3   1.4486 
  I_RISC_CORE/U237/A (INVX0_HVT)            0.0000   0.3202   1.0000   0.0000   0.0000     2.9721 r
  I_RISC_CORE/U237/Y (INVX0_HVT)                     0.1907   1.0000            0.2979     3.2700 f
  I_RISC_CORE/n212 (net)       4   1.5887 
  I_RISC_CORE/U240/A1 (AND4X1_HVT)          0.0000   0.1907   1.0000   0.0000   0.0000     3.2700 f
  I_RISC_CORE/U240/Y (AND4X1_HVT)                    0.2695   1.0000            0.5798     3.8498 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_N68 (net)
                               1   0.4367 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/D (SDFFARX1_HVT)
                                            0.0000   0.2695   1.0000   0.0000   0.0000     3.8498 f
  data arrival time                                                                        3.8498

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)                    3.3090 r
  library setup time                                          1.0000           -1.4837     1.8254
  data required time                                                                       1.8254
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8254
  data arrival time                                                                       -3.8498
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0245


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.1812   1.0000            0.5089     3.1020 r
  I_RISC_CORE/n263 (net)       2   0.9866 
  I_RISC_CORE/U214/A1 (NAND2X0_HVT)         0.0000   0.1812   1.0000   0.0000   0.0000     3.1020 r
  I_RISC_CORE/U214/Y (NAND2X0_HVT)                   0.2288   1.0000            0.2656     3.3676 f
  I_RISC_CORE/n18 (net)        2   0.7428 
  I_RISC_CORE/U231/A3 (AND3X1_HVT)          0.0000   0.2288   1.0000   0.0000   0.0000     3.3676 f
  I_RISC_CORE/U231/Y (AND3X1_HVT)                    0.1856   1.0000            0.5194     3.8871 f
  I_RISC_CORE/I_CONTROL_Data_Imm_Or_ALU (net)
                               1   0.4367 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/D (SDFFARX1_HVT)
                                            0.0000   0.1856   1.0000   0.0000   0.0000     3.8871 f
  data arrival time                                                                        3.8871

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)                          3.3313 r
  library setup time                                          1.0000           -1.4390     1.8923
  data required time                                                                       1.8923
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8923
  data arrival time                                                                       -3.8871
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9948


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.1812   1.0000            0.5089     3.1020 r
  I_RISC_CORE/n263 (net)       2   0.9866 
  I_RISC_CORE/U214/A1 (NAND2X0_HVT)         0.0000   0.1812   1.0000   0.0000   0.0000     3.1020 r
  I_RISC_CORE/U214/Y (NAND2X0_HVT)                   0.2288   1.0000            0.2656     3.3676 f
  I_RISC_CORE/n18 (net)        2   0.7428 
  I_RISC_CORE/U215/A3 (AND3X1_HVT)          0.0000   0.2288   1.0000   0.0000   0.0000     3.3676 f
  I_RISC_CORE/U215/Y (AND3X1_HVT)                    0.1856   1.0000            0.5194     3.8871 f
  I_RISC_CORE/n233 (net)       1   0.4367 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/D (SDFFARX1_HVT)
                                            0.0000   0.1856   1.0000   0.0000   0.0000     3.8871 f
  data arrival time                                                                        3.8871

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)                         3.3313 r
  library setup time                                          1.0000           -1.4390     1.8923
  data required time                                                                       1.8923
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8923
  data arrival time                                                                       -3.8871
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9948


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2443   1.0000            1.3649     2.3962 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0700 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2443   1.0000   0.0000   0.0000     2.3962 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1414   1.0000            0.2405     2.6367 r
  I_RISC_CORE/n16 (net)        2   0.8456 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1414   1.0000   0.0000   0.0000     2.6367 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1466   1.0000            0.7680     3.4047 f
  I_RISC_CORE/n119 (net)       2   0.9033 
  I_RISC_CORE/HFSINV_326_485/A (INVX0_HVT)
                                            0.0000   0.1466   1.0000   0.0000   0.0000     3.4047 f
  I_RISC_CORE/HFSINV_326_485/Y (INVX0_HVT)           0.1512   1.0000            0.1837     3.5884 r
  I_RISC_CORE/Rd_Instr (net)   3   1.3889 
  I_RISC_CORE/U400/A1 (NOR2X4_HVT)          0.0000   0.1512   1.0000   0.0000   0.0000     3.5884 r
  I_RISC_CORE/U400/Y (NOR2X4_HVT)                    0.2203   1.0000            0.6593     4.2477 f
  I_RISC_CORE/n121 (net)       7   3.1097 
  I_RISC_CORE/ZBUF_350_inst_23106/A (NBUFFX2_HVT)
                                            0.0000   0.2203   1.0000   0.0000   0.0000     4.2477 f
  I_RISC_CORE/ZBUF_350_inst_23106/Y (NBUFFX2_HVT)    0.1986   1.0000            0.4138     4.6615 f
  I_RISC_CORE/ZBUF_350_46 (net)
                              10   4.5396 
  I_RISC_CORE/U409/A1 (AND2X1_HVT)          0.0000   0.1986   1.0000   0.0000   0.0000     4.6615 f
  I_RISC_CORE/U409/Y (AND2X1_HVT)                    0.1348   1.0000            0.3694     5.0310 f
  I_RISC_CORE/I_DATA_PATH_N57 (net)
                               1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/D (SDFFX2_LVT)
                                            0.0000   0.1348   1.0000   0.0000   0.0000     5.0310 f
  data arrival time                                                                        5.0310

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/CLK (SDFFX2_LVT)                                  3.4838 r
  library setup time                                          1.0000           -0.4048     3.0790
  data required time                                                                       3.0790
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0790
  data arrival time                                                                       -5.0310
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9520


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2443   1.0000            1.3649     2.3962 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0700 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2443   1.0000   0.0000   0.0000     2.3962 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1414   1.0000            0.2405     2.6367 r
  I_RISC_CORE/n16 (net)        2   0.8456 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1414   1.0000   0.0000   0.0000     2.6367 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1466   1.0000            0.7680     3.4047 f
  I_RISC_CORE/n119 (net)       2   0.9033 
  I_RISC_CORE/HFSINV_326_485/A (INVX0_HVT)
                                            0.0000   0.1466   1.0000   0.0000   0.0000     3.4047 f
  I_RISC_CORE/HFSINV_326_485/Y (INVX0_HVT)           0.1512   1.0000            0.1837     3.5884 r
  I_RISC_CORE/Rd_Instr (net)   3   1.3889 
  I_RISC_CORE/U400/A1 (NOR2X4_HVT)          0.0000   0.1512   1.0000   0.0000   0.0000     3.5884 r
  I_RISC_CORE/U400/Y (NOR2X4_HVT)                    0.2203   1.0000            0.6593     4.2477 f
  I_RISC_CORE/n121 (net)       7   3.1097 
  I_RISC_CORE/ZBUF_350_inst_23106/A (NBUFFX2_HVT)
                                            0.0000   0.2203   1.0000   0.0000   0.0000     4.2477 f
  I_RISC_CORE/ZBUF_350_inst_23106/Y (NBUFFX2_HVT)    0.1986   1.0000            0.4138     4.6615 f
  I_RISC_CORE/ZBUF_350_46 (net)
                              10   4.5396 
  I_RISC_CORE/U410/A1 (AND2X1_HVT)          0.0000   0.1986   1.0000   0.0000   0.0000     4.6615 f
  I_RISC_CORE/U410/Y (AND2X1_HVT)                    0.1348   1.0000            0.3694     5.0310 f
  I_RISC_CORE/I_DATA_PATH_N62 (net)
                               1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/D (SDFFX2_LVT)
                                            0.0000   0.1348   1.0000   0.0000   0.0000     5.0310 f
  data arrival time                                                                        5.0310

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK (SDFFX2_LVT)                                 3.4838 r
  library setup time                                          1.0000           -0.4048     3.0790
  data required time                                                                       3.0790
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0790
  data arrival time                                                                       -5.0310
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9520


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2443   1.0000            1.3649     2.3962 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0700 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2443   1.0000   0.0000   0.0000     2.3962 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1414   1.0000            0.2405     2.6367 r
  I_RISC_CORE/n16 (net)        2   0.8456 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1414   1.0000   0.0000   0.0000     2.6367 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1466   1.0000            0.7680     3.4047 f
  I_RISC_CORE/n119 (net)       2   0.9033 
  I_RISC_CORE/HFSINV_326_485/A (INVX0_HVT)
                                            0.0000   0.1466   1.0000   0.0000   0.0000     3.4047 f
  I_RISC_CORE/HFSINV_326_485/Y (INVX0_HVT)           0.1512   1.0000            0.1837     3.5884 r
  I_RISC_CORE/Rd_Instr (net)   3   1.3889 
  I_RISC_CORE/U400/A1 (NOR2X4_HVT)          0.0000   0.1512   1.0000   0.0000   0.0000     3.5884 r
  I_RISC_CORE/U400/Y (NOR2X4_HVT)                    0.2203   1.0000            0.6593     4.2477 f
  I_RISC_CORE/n121 (net)       7   3.1097 
  I_RISC_CORE/ZBUF_350_inst_23106/A (NBUFFX2_HVT)
                                            0.0000   0.2203   1.0000   0.0000   0.0000     4.2477 f
  I_RISC_CORE/ZBUF_350_inst_23106/Y (NBUFFX2_HVT)    0.1986   1.0000            0.4138     4.6615 f
  I_RISC_CORE/ZBUF_350_46 (net)
                              10   4.5396 
  I_RISC_CORE/U411/A1 (AND2X1_HVT)          0.0000   0.1986   1.0000   0.0000   0.0000     4.6615 f
  I_RISC_CORE/U411/Y (AND2X1_HVT)                    0.1348   1.0000            0.3694     5.0310 f
  I_RISC_CORE/I_DATA_PATH_N59 (net)
                               1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/D (SDFFX2_LVT)
                                            0.0000   0.1348   1.0000   0.0000   0.0000     5.0310 f
  data arrival time                                                                        5.0310

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1077     3.5077
  clock reconvergence pessimism                                                 0.0760     3.5838
  clock uncertainty                                                            -0.1000     3.4838
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/CLK (SDFFX2_LVT)                                 3.4838 r
  library setup time                                          1.0000           -0.4048     3.0790
  data required time                                                                       3.0790
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0790
  data arrival time                                                                       -5.0310
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9520


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2443   1.0000            1.3649     2.3962 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0700 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2443   1.0000   0.0000   0.0000     2.3962 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1414   1.0000            0.2405     2.6367 r
  I_RISC_CORE/n16 (net)        2   0.8456 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1414   1.0000   0.0000   0.0000     2.6367 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1466   1.0000            0.7680     3.4047 f
  I_RISC_CORE/n119 (net)       2   0.9033 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1466   1.0000   0.0000   0.0000     3.4047 f
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1879   1.0000            0.4575     3.8622 r
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.7565 
  I_RISC_CORE/HFSINV_109_487/A (INVX2_HVT)
                                            0.0000   0.1879   1.0000   0.0000   0.0000     3.8622 r
  I_RISC_CORE/HFSINV_109_487/Y (INVX2_HVT)           0.1567   1.0000            0.2081     4.0704 f
  I_RISC_CORE/HFSNET_15 (net)
                              11   4.9453 
  I_RISC_CORE/U392/A2 (AND2X1_HVT)          0.0000   0.1567   1.0000   0.0000   0.0000     4.0704 f
  I_RISC_CORE/U392/Y (AND2X1_HVT)                    0.1339   1.0000            0.3500     4.4203 f
  I_RISC_CORE/I_DATA_PATH_N27 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/D (SDFFX2_RVT)
                                            0.0000   0.1339   1.0000   0.0000   0.0000     4.4203 f
  data arrival time                                                                        4.4203

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK (SDFFX2_RVT)                                 3.4836 r
  library setup time                                          1.0000           -0.6605     2.8230
  data required time                                                                       2.8230
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8230
  data arrival time                                                                       -4.4203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5973


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2443   1.0000            1.3649     2.3962 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0700 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2443   1.0000   0.0000   0.0000     2.3962 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1414   1.0000            0.2405     2.6367 r
  I_RISC_CORE/n16 (net)        2   0.8456 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1414   1.0000   0.0000   0.0000     2.6367 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1466   1.0000            0.7680     3.4047 f
  I_RISC_CORE/n119 (net)       2   0.9033 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1466   1.0000   0.0000   0.0000     3.4047 f
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1879   1.0000            0.4575     3.8622 r
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.7565 
  I_RISC_CORE/HFSINV_109_487/A (INVX2_HVT)
                                            0.0000   0.1879   1.0000   0.0000   0.0000     3.8622 r
  I_RISC_CORE/HFSINV_109_487/Y (INVX2_HVT)           0.1567   1.0000            0.2081     4.0704 f
  I_RISC_CORE/HFSNET_15 (net)
                              11   4.9453 
  I_RISC_CORE/U386/A2 (AND2X1_HVT)          0.0000   0.1567   1.0000   0.0000   0.0000     4.0704 f
  I_RISC_CORE/U386/Y (AND2X1_HVT)                    0.1339   1.0000            0.3500     4.4203 f
  I_RISC_CORE/I_DATA_PATH_N20 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/D (SDFFX2_RVT)
                                            0.0000   0.1339   1.0000   0.0000   0.0000     4.4203 f
  data arrival time                                                                        4.4203

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/CLK (SDFFX2_RVT)                                  3.4836 r
  library setup time                                          1.0000           -0.6605     2.8230
  data required time                                                                       2.8230
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8230
  data arrival time                                                                       -4.4203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5973


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2443   1.0000            1.3649     2.3962 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0700 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2443   1.0000   0.0000   0.0000     2.3962 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1414   1.0000            0.2405     2.6367 r
  I_RISC_CORE/n16 (net)        2   0.8456 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1414   1.0000   0.0000   0.0000     2.6367 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1466   1.0000            0.7680     3.4047 f
  I_RISC_CORE/n119 (net)       2   0.9033 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1466   1.0000   0.0000   0.0000     3.4047 f
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1879   1.0000            0.4575     3.8622 r
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.7565 
  I_RISC_CORE/HFSINV_109_487/A (INVX2_HVT)
                                            0.0000   0.1879   1.0000   0.0000   0.0000     3.8622 r
  I_RISC_CORE/HFSINV_109_487/Y (INVX2_HVT)           0.1567   1.0000            0.2081     4.0704 f
  I_RISC_CORE/HFSNET_15 (net)
                              11   4.9453 
  I_RISC_CORE/U398/A2 (AND2X1_HVT)          0.0000   0.1567   1.0000   0.0000   0.0000     4.0704 f
  I_RISC_CORE/U398/Y (AND2X1_HVT)                    0.1339   1.0000            0.3500     4.4204 f
  I_RISC_CORE/I_DATA_PATH_N15 (net)
                               1   0.4278 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/D (SDFFX1_RVT)
                                            0.0000   0.1339   1.0000   0.0000   0.0000     4.4204 f
  data arrival time                                                                        4.4204

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK (SDFFX1_RVT)                                  3.4836 r
  library setup time                                          1.0000           -0.6450     2.8386
  data required time                                                                       2.8386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8386
  data arrival time                                                                       -4.4204
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5818


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U169/A1 (AND2X2_HVT)          0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U169/Y (AND2X2_HVT)                    0.2374   1.0000            0.5730     3.1660 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   2.0746 
  I_RISC_CORE/U205/A3 (NAND3X0_HVT)         0.0000   0.2374   1.0000   0.0000   0.0000     3.1660 r
  I_RISC_CORE/U205/Y (NAND3X0_HVT)                   0.6866   1.0000            0.7274     3.8935 f
  I_RISC_CORE/n188 (net)       5   2.0608 
  I_RISC_CORE/HFSINV_356_484/A (INVX0_HVT)
                                            0.0000   0.6866   1.0000   0.0000   0.0000     3.8935 f
  I_RISC_CORE/HFSINV_356_484/Y (INVX0_HVT)           0.3869   1.0000            0.6308     4.5242 r
  I_RISC_CORE/HFSNET_12 (net)
                               6   2.6512 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.3869   1.0000   0.0000   0.0000     4.5242 r
  data arrival time                                                                        4.5242

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0760     3.3021
  clock uncertainty                                                            -0.1000     3.2021
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)    3.2021 r
  clock gating setup time                                     1.0000           -0.2107     2.9914
  data required time                                                                       2.9914
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9914
  data arrival time                                                                       -4.5242
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5328


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2443   1.0000            1.3649     2.3962 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0700 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2443   1.0000   0.0000   0.0000     2.3962 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1414   1.0000            0.2405     2.6367 r
  I_RISC_CORE/n16 (net)        2   0.8456 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1414   1.0000   0.0000   0.0000     2.6367 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1466   1.0000            0.7680     3.4047 f
  I_RISC_CORE/n119 (net)       2   0.9033 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1466   1.0000   0.0000   0.0000     3.4047 f
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1879   1.0000            0.4575     3.8622 r
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.7565 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1879   1.0000   0.0000   0.0000     3.8622 r
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.1037   1.0000            0.1644     4.0266 f
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.4497 
  I_RISC_CORE/U396/A2 (AND2X1_HVT)          0.0000   0.1037   1.0000   0.0000   0.0000     4.0266 f
  I_RISC_CORE/U396/Y (AND2X1_HVT)                    0.1338   1.0000            0.3084     4.3350 f
  I_RISC_CORE/I_DATA_PATH_N25 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/D (SDFFX2_RVT)
                                            0.0000   0.1338   1.0000   0.0000   0.0000     4.3350 f
  data arrival time                                                                        4.3350

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK (SDFFX2_RVT)                                 3.4836 r
  library setup time                                          1.0000           -0.6605     2.8231
  data required time                                                                       2.8231
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8231
  data arrival time                                                                       -4.3350
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5119


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.0996   1.0000            0.1626     4.0685 r
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.6727 
  I_RISC_CORE/U382/A1 (NAND2X0_HVT)         0.0000   0.0996   1.0000   0.0000   0.0000     4.0685 r
  I_RISC_CORE/U382/Y (NAND2X0_HVT)                   0.1710   1.0000            0.1856     4.2541 f
  I_RISC_CORE/I_DATA_PATH_N48 (net)
                               1   0.4039 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1710   1.0000   0.0000   0.0000     4.2541 f
  data arrival time                                                                        4.2541

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0760     3.3021
  clock uncertainty                                                            -0.1000     3.2021
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)                    3.2021 r
  clock gating setup time                                     1.0000           -0.4079     2.7943
  data required time                                                                       2.7943
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7943
  data arrival time                                                                       -4.2541
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4598


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1752   1.0000            0.4430     3.9059 f
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.4804 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1752   1.0000   0.0000   0.0000     3.9059 f
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.0996   1.0000            0.1626     4.0685 r
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.6727 
  I_RISC_CORE/U380/A1 (NAND2X0_HVT)         0.0000   0.0996   1.0000   0.0000   0.0000     4.0685 r
  I_RISC_CORE/U380/Y (NAND2X0_HVT)                   0.1710   1.0000            0.1856     4.2541 f
  I_RISC_CORE/I_DATA_PATH_N12 (net)
                               1   0.4039 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1710   1.0000   0.0000   0.0000     4.2541 f
  data arrival time                                                                        4.2541

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0760     3.3021
  clock uncertainty                                                            -0.1000     3.2021
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)                    3.2021 r
  clock gating setup time                                     1.0000           -0.4079     2.7943
  data required time                                                                       2.7943
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7943
  data arrival time                                                                       -4.2541
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4598


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2658   1.0000            1.3492     2.3805 r
  I_RISC_CORE/Current_State[0] (net)
                               7   3.1922 
  I_RISC_CORE/HFSINV_393_1701/A (INVX0_HVT)
                                            0.0000   0.2658   1.0000   0.0000   0.0000     2.3805 r
  I_RISC_CORE/HFSINV_393_1701/Y (INVX0_HVT)          0.1781   1.0000            0.2709     2.6515 f
  I_RISC_CORE/HFSNET_22 (net)
                               4   1.7646 
  I_RISC_CORE/U212/A2 (AO22X1_HVT)          0.0000   0.1781   1.0000   0.0000   0.0000     2.6515 f
  I_RISC_CORE/U212/Y (AO22X1_HVT)                    0.1593   1.0000            0.6094     3.2608 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N6 (net)
                               1   0.4371 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/D (SDFFARX2_HVT)
                                            0.0000   0.1593   1.0000   0.0000   0.0000     3.2608 f
  data arrival time                                                                        3.2608

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)          3.3313 r
  library setup time                                          1.0000           -1.4474     1.8839
  data required time                                                                       1.8839
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8839
  data arrival time                                                                       -3.2608
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.3769


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_EndOfInstrn_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2443   1.0000            1.3649     2.3962 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0700 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2443   1.0000   0.0000   0.0000     2.3962 f
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.1986   1.0000            0.7984     3.1946 f
  I_RISC_CORE/n263 (net)       2   0.8835 
  I_RISC_CORE/U249/A (INVX0_HVT)            0.0000   0.1986   1.0000   0.0000   0.0000     3.1946 f
  I_RISC_CORE/U249/Y (INVX0_HVT)                     0.1881   1.0000            0.2378     3.4324 r
  I_RISC_CORE/n1368 (net)      4   1.7823 
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/D (SDFFX1_HVT)
                                            0.0000   0.1881   1.0000   0.0000   0.0000     3.4324 r
  data arrival time                                                                        3.4324

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK (SDFFX1_HVT)                                   3.3313 r
  library setup time                                          1.0000           -1.2127     2.1186
  data required time                                                                       2.1186
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1186
  data arrival time                                                                       -3.4324
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.3138


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U169/A1 (AND2X2_HVT)          0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U169/Y (AND2X2_HVT)                    0.2374   1.0000            0.5730     3.1660 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   2.0746 
  I_RISC_CORE/U233/A2 (AND3X1_HVT)          0.0000   0.2374   1.0000   0.0000   0.0000     3.1660 r
  I_RISC_CORE/U233/Y (AND3X1_HVT)                    0.2143   1.0000            0.6676     3.8337 r
  I_RISC_CORE/Latch_Result (net)
                               2   1.0069 
  I_RISC_CORE/U235/A1 (AND2X1_HVT)          0.0000   0.2143   1.0000   0.0000   0.0000     3.8337 r
  I_RISC_CORE/U235/Y (AND2X1_HVT)                    0.1409   1.0000            0.4101     4.2438 r
  I_RISC_CORE/Latch_Flags (net)
                               1   0.5121 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/EN (CGLPPRX8_LVT)
                                            0.0000   0.1409   1.0000   0.0000   0.0000     4.2438 r
  data arrival time                                                                        4.2438

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0760     3.3021
  clock uncertainty                                                            -0.1000     3.2021
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX8_LVT)                 3.2021 r
  clock gating setup time                                     1.0000           -0.1347     3.0675
  data required time                                                                       3.0675
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0675
  data arrival time                                                                       -4.2438
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1763


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9090     0.9090
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_HVT)
                                                     0.0884                     0.0000     0.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_HVT)
                                                     0.1942   1.0000            1.3187     2.2277 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     2.2277 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X1_RVT)       0.0792   1.0000            0.2605     2.4882 r
  I_SDRAM_TOP/I_SDRAM_IF/n11081 (net)
                               1   0.4809 
  I_SDRAM_TOP/I_SDRAM_IF/U833/A (NBUFFX2_HVT)
                                            0.0000   0.0792   1.0000   0.0000   0.0000     2.4882 r
  I_SDRAM_TOP/I_SDRAM_IF/U833/Y (NBUFFX2_HVT)        0.1322   1.0000            0.2394     2.7276 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1   0.7355 
  ZBUF_4_inst_53700/A (NBUFFX4_LVT)         0.0000   0.1322   1.0000   0.0000   0.0000     2.7276 r
  ZBUF_4_inst_53700/Y (NBUFFX4_LVT)                  0.0809   1.0000            0.1526     2.8802 r
  sd_DQ_out[23] (net)          1  10.0038 
  sd_DQ_out[23] (out)                       0.0000   0.0809   1.0000   0.0000   0.0000     2.8802 r
  data arrival time                                                                        2.8802

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.8802
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1279


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2443   1.0000            1.3649     2.3962 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0700 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2443   1.0000   0.0000   0.0000     2.3962 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1414   1.0000            0.2405     2.6367 r
  I_RISC_CORE/n16 (net)        2   0.8456 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1414   1.0000   0.0000   0.0000     2.6367 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1466   1.0000            0.7680     3.4047 f
  I_RISC_CORE/n119 (net)       2   0.9033 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1466   1.0000   0.0000   0.0000     3.4047 f
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1879   1.0000            0.4575     3.8622 r
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.7565 
  I_RISC_CORE/HFSINV_109_487/A (INVX2_HVT)
                                            0.0000   0.1879   1.0000   0.0000   0.0000     3.8622 r
  I_RISC_CORE/HFSINV_109_487/Y (INVX2_HVT)           0.1567   1.0000            0.2081     4.0704 f
  I_RISC_CORE/HFSNET_15 (net)
                              11   4.9453 
  I_RISC_CORE/U383/A2 (AND2X1_LVT)          0.0000   0.1567   1.0000   0.0000   0.0000     4.0704 f
  I_RISC_CORE/U383/Y (AND2X1_LVT)                    0.0555   1.0000            0.1531     4.2235 f
  I_RISC_CORE/I_DATA_PATH_N13 (net)
                               1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/D (SDFFX2_LVT)
                                            0.0000   0.0555   1.0000   0.0000   0.0000     4.2235 f
  data arrival time                                                                        4.2235

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_LVT)                                  3.4836 r
  library setup time                                          1.0000           -0.3637     3.1199
  data required time                                                                       3.1199
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1199
  data arrival time                                                                       -4.2235
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1036


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2443   1.0000            1.3649     2.3962 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0700 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2443   1.0000   0.0000   0.0000     2.3962 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1414   1.0000            0.2405     2.6367 r
  I_RISC_CORE/n16 (net)        2   0.8456 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1414   1.0000   0.0000   0.0000     2.6367 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1466   1.0000            0.7680     3.4047 f
  I_RISC_CORE/n119 (net)       2   0.9033 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1466   1.0000   0.0000   0.0000     3.4047 f
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1879   1.0000            0.4575     3.8622 r
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.7565 
  I_RISC_CORE/HFSINV_109_487/A (INVX2_HVT)
                                            0.0000   0.1879   1.0000   0.0000   0.0000     3.8622 r
  I_RISC_CORE/HFSINV_109_487/Y (INVX2_HVT)           0.1567   1.0000            0.2081     4.0704 f
  I_RISC_CORE/HFSNET_15 (net)
                              11   4.9453 
  I_RISC_CORE/U388/A2 (AND2X1_LVT)          0.0000   0.1567   1.0000   0.0000   0.0000     4.0704 f
  I_RISC_CORE/U388/Y (AND2X1_LVT)                    0.0555   1.0000            0.1531     4.2235 f
  I_RISC_CORE/I_DATA_PATH_N17 (net)
                               1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/D (SDFFX2_LVT)
                                            0.0000   0.0555   1.0000   0.0000   0.0000     4.2235 f
  data arrival time                                                                        4.2235

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/CLK (SDFFX2_LVT)                                  3.4836 r
  library setup time                                          1.0000           -0.3637     3.1199
  data required time                                                                       3.1199
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1199
  data arrival time                                                                       -4.2235
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1036


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2200     1.2200
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                0.1118                     0.0000     1.2200 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1969     2.4169 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.4169 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1703   1.0000            0.3636     2.7805 f
  I_RISC_CORE/n6 (net)         1   0.4613 
  I_RISC_CORE/U168/A2 (MUX21X1_LVT)         0.0000   0.1703   1.0000   0.0000   0.0000     2.7805 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                   0.0697   1.0000            0.2068     2.9872 f
  I_RISC_CORE/ZBUF_303_19 (net)
                               2   0.9195 
  I_RISC_CORE/ZBUF_303_inst_53691/A (NBUFFX2_HVT)
                                            0.0000   0.0697   1.0000   0.0000   0.0000     2.9872 f
  I_RISC_CORE/ZBUF_303_inst_53691/Y (NBUFFX2_HVT)    0.2062   1.0000            0.2991     3.2864 f
  I_RISC_CORE/PSW[2] (net)     9   4.9950 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0000   0.2062   1.0000   0.0000   0.0000     3.2864 f
  data arrival time                                                                        3.2864

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2985     2.1942
  data required time                                                                       2.1942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1942
  data arrival time                                                                       -3.2864
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0922


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2200     1.2200
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                0.1118                     0.0000     1.2200 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1969     2.4169 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.4169 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1703   1.0000            0.3636     2.7805 f
  I_RISC_CORE/n6 (net)         1   0.4613 
  I_RISC_CORE/U168/A2 (MUX21X1_LVT)         0.0000   0.1703   1.0000   0.0000   0.0000     2.7805 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                   0.0697   1.0000            0.2068     2.9872 f
  I_RISC_CORE/ZBUF_303_19 (net)
                               2   0.9195 
  I_RISC_CORE/ZBUF_303_inst_53691/A (NBUFFX2_HVT)
                                            0.0000   0.0697   1.0000   0.0000   0.0000     2.9872 f
  I_RISC_CORE/ZBUF_303_inst_53691/Y (NBUFFX2_HVT)    0.2062   1.0000            0.2991     3.2864 f
  I_RISC_CORE/PSW[2] (net)     9   4.9950 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0000   0.2062   1.0000   0.0000   0.0000     3.2864 f
  data arrival time                                                                        3.2864

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2985     2.1942
  data required time                                                                       2.1942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1942
  data arrival time                                                                       -3.2864
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0922


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2200     1.2200
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                0.1118                     0.0000     1.2200 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1969     2.4169 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.4169 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1703   1.0000            0.3636     2.7805 f
  I_RISC_CORE/n6 (net)         1   0.4613 
  I_RISC_CORE/U168/A2 (MUX21X1_LVT)         0.0000   0.1703   1.0000   0.0000   0.0000     2.7805 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                   0.0697   1.0000            0.2068     2.9872 f
  I_RISC_CORE/ZBUF_303_19 (net)
                               2   0.9195 
  I_RISC_CORE/ZBUF_303_inst_53691/A (NBUFFX2_HVT)
                                            0.0000   0.0697   1.0000   0.0000   0.0000     2.9872 f
  I_RISC_CORE/ZBUF_303_inst_53691/Y (NBUFFX2_HVT)    0.2062   1.0000            0.2991     3.2864 f
  I_RISC_CORE/PSW[2] (net)     9   4.9950 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0000   0.2062   1.0000   0.0000   0.0000     3.2864 f
  data arrival time                                                                        3.2864

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2985     2.1942
  data required time                                                                       2.1942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1942
  data arrival time                                                                       -3.2864
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0922


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2200     1.2200
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                0.1118                     0.0000     1.2200 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1969     2.4169 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.4169 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1703   1.0000            0.3636     2.7805 f
  I_RISC_CORE/n6 (net)         1   0.4613 
  I_RISC_CORE/U168/A2 (MUX21X1_LVT)         0.0000   0.1703   1.0000   0.0000   0.0000     2.7805 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                   0.0697   1.0000            0.2068     2.9872 f
  I_RISC_CORE/ZBUF_303_19 (net)
                               2   0.9195 
  I_RISC_CORE/ZBUF_303_inst_53691/A (NBUFFX2_HVT)
                                            0.0000   0.0697   1.0000   0.0000   0.0000     2.9872 f
  I_RISC_CORE/ZBUF_303_inst_53691/Y (NBUFFX2_HVT)    0.2062   1.0000            0.2991     3.2864 f
  I_RISC_CORE/PSW[2] (net)     9   4.9950 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0000   0.2062   1.0000   0.0000   0.0000     3.2864 f
  data arrival time                                                                        3.2864

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2985     2.1942
  data required time                                                                       2.1942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1942
  data arrival time                                                                       -3.2864
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0922


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2200     1.2200
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                0.1118                     0.0000     1.2200 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1969     2.4169 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.4169 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1703   1.0000            0.3636     2.7805 f
  I_RISC_CORE/n6 (net)         1   0.4613 
  I_RISC_CORE/U168/A2 (MUX21X1_LVT)         0.0000   0.1703   1.0000   0.0000   0.0000     2.7805 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                   0.0697   1.0000            0.2068     2.9872 f
  I_RISC_CORE/ZBUF_303_19 (net)
                               2   0.9195 
  I_RISC_CORE/ZBUF_303_inst_53691/A (NBUFFX2_HVT)
                                            0.0000   0.0697   1.0000   0.0000   0.0000     2.9872 f
  I_RISC_CORE/ZBUF_303_inst_53691/Y (NBUFFX2_HVT)    0.2062   1.0000            0.2991     3.2864 f
  I_RISC_CORE/PSW[2] (net)     9   4.9950 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0000   0.2062   1.0000   0.0000   0.0000     3.2864 f
  data arrival time                                                                        3.2864

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2985     2.1942
  data required time                                                                       2.1942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1942
  data arrival time                                                                       -3.2864
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0922


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2200     1.2200
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                0.1118                     0.0000     1.2200 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1969     2.4169 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.4169 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1703   1.0000            0.3636     2.7805 f
  I_RISC_CORE/n6 (net)         1   0.4613 
  I_RISC_CORE/U168/A2 (MUX21X1_LVT)         0.0000   0.1703   1.0000   0.0000   0.0000     2.7805 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                   0.0697   1.0000            0.2068     2.9872 f
  I_RISC_CORE/ZBUF_303_19 (net)
                               2   0.9195 
  I_RISC_CORE/ZBUF_303_inst_53691/A (NBUFFX2_HVT)
                                            0.0000   0.0697   1.0000   0.0000   0.0000     2.9872 f
  I_RISC_CORE/ZBUF_303_inst_53691/Y (NBUFFX2_HVT)    0.2062   1.0000            0.2991     3.2864 f
  I_RISC_CORE/PSW[2] (net)     9   4.9950 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0000   0.2062   1.0000   0.0000   0.0000     3.2864 f
  data arrival time                                                                        3.2864

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2985     2.1942
  data required time                                                                       2.1942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1942
  data arrival time                                                                       -3.2864
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0922


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2200     1.2200
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                0.1118                     0.0000     1.2200 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1969     2.4169 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.4169 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1703   1.0000            0.3636     2.7805 f
  I_RISC_CORE/n6 (net)         1   0.4613 
  I_RISC_CORE/U168/A2 (MUX21X1_LVT)         0.0000   0.1703   1.0000   0.0000   0.0000     2.7805 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                   0.0697   1.0000            0.2068     2.9872 f
  I_RISC_CORE/ZBUF_303_19 (net)
                               2   0.9195 
  I_RISC_CORE/ZBUF_303_inst_53691/A (NBUFFX2_HVT)
                                            0.0000   0.0697   1.0000   0.0000   0.0000     2.9872 f
  I_RISC_CORE/ZBUF_303_inst_53691/Y (NBUFFX2_HVT)    0.2062   1.0000            0.2991     3.2864 f
  I_RISC_CORE/PSW[2] (net)     9   4.9950 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0000   0.2062   1.0000   0.0000   0.0000     3.2864 f
  data arrival time                                                                        3.2864

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2985     2.1942
  data required time                                                                       2.1942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1942
  data arrival time                                                                       -3.2864
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0922


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2200     1.2200
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                0.1118                     0.0000     1.2200 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1700   1.0000            1.1969     2.4169 f
  I_RISC_CORE/n53 (net)        2   0.8242 
  I_RISC_CORE/U161/A3 (AO21X1_HVT)          0.0000   0.1700   1.0000   0.0000   0.0000     2.4169 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                    0.1703   1.0000            0.3636     2.7805 f
  I_RISC_CORE/n6 (net)         1   0.4613 
  I_RISC_CORE/U168/A2 (MUX21X1_LVT)         0.0000   0.1703   1.0000   0.0000   0.0000     2.7805 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                   0.0697   1.0000            0.2068     2.9872 f
  I_RISC_CORE/ZBUF_303_19 (net)
                               2   0.9195 
  I_RISC_CORE/ZBUF_303_inst_53691/A (NBUFFX2_HVT)
                                            0.0000   0.0697   1.0000   0.0000   0.0000     2.9872 f
  I_RISC_CORE/ZBUF_303_inst_53691/Y (NBUFFX2_HVT)    0.2062   1.0000            0.2991     3.2864 f
  I_RISC_CORE/PSW[2] (net)     9   4.9950 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0000   0.2062   1.0000   0.0000   0.0000     3.2864 f
  data arrival time                                                                        3.2864

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2985     2.1942
  data required time                                                                       2.1942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1942
  data arrival time                                                                       -3.2864
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0922


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2443   1.0000            1.3649     2.3962 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0700 
  I_RISC_CORE/U169/A1 (AND2X2_HVT)          0.0000   0.2443   1.0000   0.0000   0.0000     2.3962 f
  I_RISC_CORE/U169/Y (AND2X2_HVT)                    0.2297   1.0000            0.5116     2.9078 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   1.9973 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/D (SDFFARX2_HVT)
                                            0.0000   0.2297   1.0000   0.0000   0.0000     2.9078 f
  data arrival time                                                                        2.9078

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX2_HVT)          3.3313 r
  library setup time                                          1.0000           -1.4845     1.8468
  data required time                                                                       1.8468
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8468
  data arrival time                                                                       -2.9078
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0610


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2443   1.0000            1.3649     2.3962 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0700 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2443   1.0000   0.0000   0.0000     2.3962 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1414   1.0000            0.2405     2.6367 r
  I_RISC_CORE/n16 (net)        2   0.8456 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1414   1.0000   0.0000   0.0000     2.6367 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1466   1.0000            0.7680     3.4047 f
  I_RISC_CORE/n119 (net)       2   0.9033 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1466   1.0000   0.0000   0.0000     3.4047 f
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1879   1.0000            0.4575     3.8622 r
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.7565 
  I_RISC_CORE/HFSINV_58_486/A (INVX4_HVT)   0.0000   0.1879   1.0000   0.0000   0.0000     3.8622 r
  I_RISC_CORE/HFSINV_58_486/Y (INVX4_HVT)            0.1037   1.0000            0.1644     4.0266 f
  I_RISC_CORE/HFSNET_14 (net)
                               8   3.4497 
  I_RISC_CORE/U385/A2 (AND2X1_LVT)          0.0000   0.1037   1.0000   0.0000   0.0000     4.0266 f
  I_RISC_CORE/U385/Y (AND2X1_LVT)                    0.0625   1.0000            0.1228     4.1495 f
  I_RISC_CORE/I_DATA_PATH_N16 (net)
                               1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/D (SDFFX2_LVT)
                                            0.0000   0.0625   1.0000   0.0000   0.0000     4.1495 f
  data arrival time                                                                        4.1495

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/CLK (SDFFX2_LVT)                                  3.4836 r
  library setup time                                          1.0000           -0.3670     3.1166
  data required time                                                                       3.1166
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1166
  data arrival time                                                                       -4.1495
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0329


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2443   1.0000            1.3649     2.3962 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0700 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2443   1.0000   0.0000   0.0000     2.3962 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1414   1.0000            0.2405     2.6367 r
  I_RISC_CORE/n16 (net)        2   0.8456 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1414   1.0000   0.0000   0.0000     2.6367 r
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1466   1.0000            0.7680     3.4047 f
  I_RISC_CORE/n119 (net)       2   0.9033 
  I_RISC_CORE/HFSINV_285_488/A (IBUFFX2_HVT)
                                            0.0000   0.1466   1.0000   0.0000   0.0000     3.4047 f
  I_RISC_CORE/HFSINV_285_488/Y (IBUFFX2_HVT)         0.1879   1.0000            0.4575     3.8622 r
  I_RISC_CORE/HFSNET_16 (net)
                               2   3.7565 
  I_RISC_CORE/HFSINV_109_487/A (INVX2_HVT)
                                            0.0000   0.1879   1.0000   0.0000   0.0000     3.8622 r
  I_RISC_CORE/HFSINV_109_487/Y (INVX2_HVT)           0.1567   1.0000            0.2081     4.0704 f
  I_RISC_CORE/HFSNET_15 (net)
                              11   4.9453 
  I_RISC_CORE/U387/A2 (AND2X1_LVT)          0.0000   0.1567   1.0000   0.0000   0.0000     4.0704 f
  I_RISC_CORE/U387/Y (AND2X1_LVT)                    0.0556   1.0000            0.1534     4.2237 f
  I_RISC_CORE/I_DATA_PATH_N14 (net)
                               1   0.4711 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/D (SDFFX1_LVT)
                                            0.0000   0.0556   1.0000   0.0000   0.0000     4.2237 f
  data arrival time                                                                        4.2237

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1075     3.5075
  clock reconvergence pessimism                                                 0.0760     3.5836
  clock uncertainty                                                            -0.1000     3.4836
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/CLK (SDFFX1_LVT)                                  3.4836 r
  library setup time                                          1.0000           -0.2813     3.2023
  data required time                                                                       3.2023
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2023
  data arrival time                                                                       -4.2237
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0215


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9126     0.9126
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFARX1_HVT)
                                                     0.0852                     0.0000     0.9126 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/Q (DFFARX1_HVT)
                                                     0.1942   1.0000            1.3164     2.2290 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     2.2290 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4913 r
  I_SDRAM_TOP/I_SDRAM_IF/n11092 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53764/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53764/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0747     2.5660 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1   0.5663 
  ZBUF_4_inst_53720/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5660 r
  ZBUF_4_inst_53720/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6657 r
  sd_DQ_out[24] (net)          1  10.0038 
  sd_DQ_out[24] (out)                       0.0000   0.0955   1.0000   0.0000   0.0000     2.6657 r
  data arrival time                                                                        2.6657

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.6657
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9134


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9126     0.9126
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFARX1_HVT)
                                                     0.0852                     0.0000     0.9126 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/Q (DFFARX1_HVT)
                                                     0.1942   1.0000            1.3164     2.2290 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     2.2290 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4913 r
  I_SDRAM_TOP/I_SDRAM_IF/n11085 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53770/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4913 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53770/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0747     2.5660 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1   0.5663 
  ZBUF_4_inst_53723/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5660 r
  ZBUF_4_inst_53723/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6657 r
  sd_DQ_out[16] (net)          1  10.0038 
  sd_DQ_out[16] (out)                       0.0000   0.0955   1.0000   0.0000   0.0000     2.6657 r
  data arrival time                                                                        2.6657

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.6657
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9134


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9090     0.9090
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFARX1_HVT)
                                                     0.0884                     0.0000     0.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/Q (DFFARX1_HVT)
                                                     0.1942   1.0000            1.3187     2.2277 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     2.2277 r
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_RVT)       0.0811   1.0000            0.2623     2.4900 r
  I_SDRAM_TOP/I_SDRAM_IF/n11074 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53757/A (NBUFFX2_LVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0000     2.4900 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53757/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0746     2.5646 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   0.5663 
  ZBUF_4_inst_53748/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5646 r
  ZBUF_4_inst_53748/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6643 r
  sd_DQ_out[14] (net)          1  10.0038 
  sd_DQ_out[14] (out)                       0.0000   0.0955   1.0000   0.0000   0.0000     2.6643 r
  data arrival time                                                                        2.6643

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.6643
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9120


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9083     0.9083
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFARX1_HVT)
                                                     0.0873                     0.0000     0.9083 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/Q (DFFARX1_HVT)
                                                     0.1942   1.0000            1.3179     2.2261 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     2.2261 r
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_RVT)       0.0811   1.0000            0.2623     2.4884 r
  I_SDRAM_TOP/I_SDRAM_IF/n11076 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53760/A (NBUFFX2_LVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0000     2.4884 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53760/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0746     2.5630 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   0.5663 
  ZBUF_4_inst_53750/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5630 r
  ZBUF_4_inst_53750/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6627 r
  sd_DQ_out[10] (net)          1  10.0038 
  sd_DQ_out[10] (out)                       0.0000   0.0955   1.0000   0.0000   0.0000     2.6627 r
  data arrival time                                                                        2.6627

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.6627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9105


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9126     0.9126
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFARX1_HVT)
                                                     0.0852                     0.0000     0.9126 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/Q (DFFARX1_HVT)
                                                     0.1914   1.0000            1.3135     2.2261 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 (AO22X1_RVT)
                                            0.0000   0.1914   1.0000   0.0000   0.0000     2.2261 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X1_RVT)       0.0811   1.0000            0.2607     2.4867 r
  I_SDRAM_TOP/I_SDRAM_IF/n11091 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53766/A (NBUFFX2_LVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0000     2.4867 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53766/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0746     2.5613 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1   0.5663 
  ZBUF_4_inst_53721/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5613 r
  ZBUF_4_inst_53721/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6611 r
  sd_DQ_out[28] (net)          1  10.0038 
  sd_DQ_out[28] (out)                       0.0000   0.0955   1.0000   0.0000   0.0000     2.6611 r
  data arrival time                                                                        2.6611

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.6611
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9088


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9083     0.9083
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFARX1_HVT)
                                                     0.0873                     0.0000     0.9083 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/Q (DFFARX1_HVT)
                                                     0.1914   1.0000            1.3149     2.2232 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 (AO22X1_RVT)
                                            0.0000   0.1914   1.0000   0.0000   0.0000     2.2232 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X1_RVT)       0.0811   1.0000            0.2607     2.4838 r
  I_SDRAM_TOP/I_SDRAM_IF/n11083 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53762/A (NBUFFX2_LVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0000     2.4838 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53762/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0746     2.5584 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1   0.5663 
  ZBUF_4_inst_53724/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5584 r
  ZBUF_4_inst_53724/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6582 r
  sd_DQ_out[18] (net)          1  10.0038 
  sd_DQ_out[18] (out)                       0.0000   0.0955   1.0000   0.0000   0.0000     2.6582 r
  data arrival time                                                                        2.6582

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.6582
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9059


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9041     0.9041
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFARX1_HVT)
                                                     0.0806                     0.0000     0.9041 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/Q (DFFARX1_HVT)
                                                     0.1942   1.0000            1.3131     2.2172 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     2.2172 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4795 r
  I_SDRAM_TOP/I_SDRAM_IF/n11070 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53775/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4795 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53775/Y (NBUFFX2_LVT)
                                                     0.0336   1.0000            0.0757     2.5551 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1   0.7355 
  ZBUF_4_inst_53707/A (NBUFFX4_LVT)         0.0000   0.0336   1.0000   0.0000   0.0000     2.5551 r
  ZBUF_4_inst_53707/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1017     2.6569 r
  sd_DQ_out[13] (net)          1  10.0038 
  sd_DQ_out[13] (out)                       0.0000   0.0770   1.0000   0.0000   0.0000     2.6569 r
  data arrival time                                                                        2.6569

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.6569
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9046


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9041     0.9041
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFARX1_HVT)
                                                     0.0806                     0.0000     0.9041 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/Q (DFFARX1_HVT)
                                                     0.1942   1.0000            1.3131     2.2172 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     2.2172 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4795 r
  I_SDRAM_TOP/I_SDRAM_IF/n11089 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53772/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4795 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53772/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0747     2.5541 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1   0.5663 
  ZBUF_4_inst_53722/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5541 r
  ZBUF_4_inst_53722/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6539 r
  sd_DQ_out[20] (net)          1  10.0038 
  sd_DQ_out[20] (out)                       0.0000   0.0955   1.0000   0.0000   0.0000     2.6539 r
  data arrival time                                                                        2.6539

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.6539
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9016


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9041     0.9041
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFARX1_HVT)
                                                     0.0732                     0.0000     0.9041 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3077     2.2118 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2118 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4741 r
  I_SDRAM_TOP/I_SDRAM_IF/n11090 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53774/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4741 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53774/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0747     2.5488 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1   0.5663 
  ZBUF_4_inst_53749/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5488 r
  ZBUF_4_inst_53749/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6485 r
  sd_DQ_out[26] (net)          1  10.0038 
  sd_DQ_out[26] (out)                       0.0000   0.0955   1.0000   0.0000   0.0000     2.6485 r
  data arrival time                                                                        2.6485

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.6485
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8963


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9041     0.9041
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFARX1_HVT)
                                                     0.0732                     0.0000     0.9041 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3077     2.2118 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2118 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4741 r
  I_SDRAM_TOP/I_SDRAM_IF/n11079 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53746/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4741 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53746/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0747     2.5488 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1   0.5663 
  ZBUF_4_inst_53725/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5488 r
  ZBUF_4_inst_53725/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6485 r
  sd_DQ_out[4] (net)           1  10.0038 
  sd_DQ_out[4] (out)                        0.0000   0.0955   1.0000   0.0000   0.0000     2.6485 r
  data arrival time                                                                        2.6485

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.6485
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8963


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9005     0.9005
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFARX1_HVT)
                                                     0.0658                     0.0000     0.9005 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3024     2.2029 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2029 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4652 r
  I_SDRAM_TOP/I_SDRAM_IF/n11071 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53768/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4652 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53768/Y (NBUFFX2_LVT)
                                                     0.0336   1.0000            0.0757     2.5408 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1   0.7355 
  ZBUF_4_inst_53703/A (NBUFFX4_LVT)         0.0000   0.0336   1.0000   0.0000   0.0000     2.5408 r
  ZBUF_4_inst_53703/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1017     2.6426 r
  sd_DQ_out[25] (net)          1  10.0038 
  sd_DQ_out[25] (out)                       0.0000   0.0770   1.0000   0.0000   0.0000     2.6426 r
  data arrival time                                                                        2.6426

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.6426
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8903


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9005     0.9005
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/CLK (DFFARX1_HVT)
                                                     0.0658                     0.0000     0.9005 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3024     2.2029 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[5] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13034/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2029 r
  I_SDRAM_TOP/I_SDRAM_IF/U13034/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4652 r
  I_SDRAM_TOP/I_SDRAM_IF/n11063 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53776/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4652 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53776/Y (NBUFFX2_LVT)
                                                     0.0336   1.0000            0.0757     2.5408 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1   0.7355 
  ZBUF_4_inst_53710/A (NBUFFX4_LVT)         0.0000   0.0336   1.0000   0.0000   0.0000     2.5408 r
  ZBUF_4_inst_53710/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1017     2.6426 r
  sd_DQ_out[5] (net)           1  10.0038 
  sd_DQ_out[5] (out)                        0.0000   0.0770   1.0000   0.0000   0.0000     2.6426 r
  data arrival time                                                                        2.6426

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.6426
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8903


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9005     0.9005
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFARX1_HVT)
                                                     0.0658                     0.0000     0.9005 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/Q (DFFARX1_HVT)
                                                     0.1915   1.0000            1.2994     2.1999 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 (AO22X1_RVT)
                                            0.0000   0.1915   1.0000   0.0000   0.0000     2.1999 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X1_RVT)       0.0811   1.0000            0.2607     2.4606 r
  I_SDRAM_TOP/I_SDRAM_IF/n11059 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53773/A (NBUFFX2_LVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0000     2.4606 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53773/Y (NBUFFX2_LVT)
                                                     0.0336   1.0000            0.0756     2.5362 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1   0.7355 
  ZBUF_4_inst_53747/A (NBUFFX4_LVT)         0.0000   0.0336   1.0000   0.0000   0.0000     2.5362 r
  ZBUF_4_inst_53747/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1017     2.6379 r
  sd_DQ_out[9] (net)           1  10.0038 
  sd_DQ_out[9] (out)                        0.0000   0.0770   1.0000   0.0000   0.0000     2.6379 r
  data arrival time                                                                        2.6379

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.6379
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8857


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0595     4.6939 f
  I_RISC_CORE/aps_rename_20_ (net)
                               1   0.4533 
  I_RISC_CORE/ZBUF_41_inst_23807/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     4.6939 f
  I_RISC_CORE/ZBUF_41_inst_23807/Y (NBUFFX2_HVT)     0.1759   1.0000            0.3347     5.0285 f
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               4   3.2394 
  Xecutng_Instrn_11__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1759   1.0000   0.0000   0.0000     5.0285 f
  Xecutng_Instrn_11__UPF_LS/Y (LSDNSSX8_LVT)         0.0373   1.0000            0.1652     5.1937 f
  n368 (net)                   3   2.1637 
  I_PARSER/U717/A0 (HADDX1_HVT)             0.0000   0.0373   1.0000   0.0000   0.0000     5.1937 f
  I_PARSER/U717/SO (HADDX1_HVT)                      0.2272   1.0000            0.6102     5.8039 f
  I_PARSER/N19 (net)           1   0.4293 
  I_PARSER/i_reg_reg_12_/D (SDFFX2_RVT)     0.0000   0.2272   1.0000   0.0000   0.0000     5.8039 f
  data arrival time                                                                        5.8039

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_12_/CLK (SDFFX2_RVT)                                                  5.6387 r
  library setup time                                          1.0000           -0.7032     4.9355
  data required time                                                                       4.9355
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9355
  data arrival time                                                                       -5.8039
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8684


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.2392     4.8735 f
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   1.9791 
  Xecutng_Instrn_9__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     4.8735 f
  Xecutng_Instrn_9__UPF_LS/Y (LSDNSSX4_RVT)          0.1497   1.0000            0.3779     5.2514 f
  n370 (net)                   4   1.8563 
  I_PARSER/U735/A2 (AO22X1_HVT)             0.0000   0.1497   1.0000   0.0000   0.0000     5.2514 f
  I_PARSER/U735/Y (AO22X1_HVT)                       0.1591   1.0000            0.5855     5.8369 f
  I_PARSER/n479 (net)          1   0.4297 
  I_PARSER/i_reg_reg_11_/D (SDFFX1_RVT)     0.0000   0.1591   1.0000   0.0000   0.0000     5.8369 f
  data arrival time                                                                        5.8369

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_11_/CLK (SDFFX1_RVT)                                                  5.6387 r
  library setup time                                          1.0000           -0.6525     4.9863
  data required time                                                                       4.9863
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9863
  data arrival time                                                                       -5.8369
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8506


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.2392     4.8735 f
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   1.9791 
  Xecutng_Instrn_9__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     4.8735 f
  Xecutng_Instrn_9__UPF_LS/Y (LSDNSSX4_RVT)          0.1497   1.0000            0.3779     5.2514 f
  n370 (net)                   4   1.8563 
  I_PARSER/U737/A2 (AO22X1_HVT)             0.0000   0.1497   1.0000   0.0000   0.0000     5.2514 f
  I_PARSER/U737/Y (AO22X1_HVT)                       0.1591   1.0000            0.5855     5.8369 f
  I_PARSER/n499 (net)          1   0.4297 
  I_PARSER/i_reg_reg_10_/D (SDFFX1_RVT)     0.0000   0.1591   1.0000   0.0000   0.0000     5.8369 f
  data arrival time                                                                        5.8369

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_10_/CLK (SDFFX1_RVT)                                                  5.6387 r
  library setup time                                          1.0000           -0.6525     4.9863
  data required time                                                                       4.9863
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9863
  data arrival time                                                                       -5.8369
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8506


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.2392     4.8735 f
  I_RISC_CORE/Xecutng_Instrn[8] (net)
                               5   1.9791 
  Xecutng_Instrn_8__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     4.8735 f
  Xecutng_Instrn_8__UPF_LS/Y (LSDNSSX4_RVT)          0.1485   1.0000            0.3763     5.2498 f
  n371 (net)                   4   1.6976 
  I_PARSER/U744/A2 (AO22X1_HVT)             0.0000   0.1485   1.0000   0.0000   0.0000     5.2498 f
  I_PARSER/U744/Y (AO22X1_HVT)                       0.1591   1.0000            0.5845     5.8343 f
  I_PARSER/n506 (net)          1   0.4297 
  I_PARSER/i_reg_reg_9_/D (SDFFX1_RVT)      0.0000   0.1591   1.0000   0.0000   0.0000     5.8343 f
  data arrival time                                                                        5.8343

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_9_/CLK (SDFFX1_RVT)                                                   5.6387 r
  library setup time                                          1.0000           -0.6525     4.9863
  data required time                                                                       4.9863
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9863
  data arrival time                                                                       -5.8343
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8481


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0595     4.6939 f
  I_RISC_CORE/n762 (net)       1   0.4533 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1423   1.0000   0.0000   0.0000     4.6939 f
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1833   1.0000            0.3404     5.0343 f
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   3.6680 
  Xecutng_Instrn_7__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1833   1.0000   0.0000   0.0000     5.0343 f
  Xecutng_Instrn_7__UPF_LS/Y (LSDNSSX8_LVT)          0.0384   1.0000            0.1698     5.2041 f
  n372 (net)                   4   2.1853 
  I_PARSER/U721/B0 (HADDX1_HVT)             0.0000   0.0384   1.0000   0.0000   0.0000     5.2041 f
  I_PARSER/U721/SO (HADDX1_HVT)                      0.2264   1.0000            0.5822     5.7863 f
  I_PARSER/N15 (net)           1   0.4297 
  I_PARSER/i_reg_reg_8_/D (SDFFX1_RVT)      0.0000   0.2264   1.0000   0.0000   0.0000     5.7863 f
  data arrival time                                                                        5.7863

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_8_/CLK (SDFFX1_RVT)                                                   5.6387 r
  library setup time                                          1.0000           -0.6895     4.9492
  data required time                                                                       4.9492
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9492
  data arrival time                                                                       -5.7863
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8371


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0595     4.6939 f
  I_RISC_CORE/aps_rename_20_ (net)
                               1   0.4533 
  I_RISC_CORE/ZBUF_41_inst_23807/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     4.6939 f
  I_RISC_CORE/ZBUF_41_inst_23807/Y (NBUFFX2_HVT)     0.1759   1.0000            0.3347     5.0285 f
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               4   3.2394 
  Xecutng_Instrn_11__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1759   1.0000   0.0000   0.0000     5.0285 f
  Xecutng_Instrn_11__UPF_LS/Y (LSDNSSX8_LVT)         0.0373   1.0000            0.1652     5.1937 f
  n368 (net)                   3   2.1637 
  I_PARSER/U718/B0 (HADDX1_HVT)             0.0000   0.0373   1.0000   0.0000   0.0000     5.1937 f
  I_PARSER/U718/SO (HADDX1_HVT)                      0.2264   1.0000            0.5816     5.7753 f
  I_PARSER/N20 (net)           1   0.4297 
  I_PARSER/i_reg_reg_13_/D (SDFFX1_RVT)     0.0000   0.2264   1.0000   0.0000   0.0000     5.7753 f
  data arrival time                                                                        5.7753

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_13_/CLK (SDFFX1_RVT)                                                  5.6387 r
  library setup time                                          1.0000           -0.6895     4.9492
  data required time                                                                       4.9492
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9492
  data arrival time                                                                       -5.7753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8262


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0607     4.6951 f
  I_RISC_CORE/n796 (net)       1   0.4816 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     4.6951 f
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1270   1.0000            0.1698     4.8650 r
  I_RISC_CORE/ZINV_33_132 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_14_inst_54956/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     4.8650 r
  I_RISC_CORE/ZINV_14_inst_54956/Y (INVX0_HVT)       0.1445   1.0000            0.1702     5.0352 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               1   1.7541 
  Xecutng_Instrn_5__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.1445   1.0000   0.0000   0.0000     5.0352 f
  Xecutng_Instrn_5__UPF_LS/Y (LSDNSSX8_HVT)          0.0779   1.0000            0.2364     5.2716 f
  n374 (net)                   4   1.7694 
  I_PARSER/U747/A2 (AO22X1_HVT)             0.0000   0.0779   1.0000   0.0000   0.0000     5.2716 f
  I_PARSER/U747/Y (AO22X1_HVT)                       0.1590   1.0000            0.5270     5.7987 f
  I_PARSER/n500 (net)          1   0.4297 
  I_PARSER/i_reg_reg_7_/D (SDFFX1_RVT)      0.0000   0.1590   1.0000   0.0000   0.0000     5.7987 f
  data arrival time                                                                        5.7987

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_7_/CLK (SDFFX1_RVT)                                                   5.6387 r
  library setup time                                          1.0000           -0.6524     4.9863
  data required time                                                                       4.9863
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9863
  data arrival time                                                                       -5.7987
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8123


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1406   1.0000            0.2338     2.8269 f
  I_RISC_CORE/n16 (net)        2   0.8098 
  I_RISC_CORE/U201/A3 (NAND3X1_HVT)         0.0000   0.1406   1.0000   0.0000   0.0000     2.8269 f
  I_RISC_CORE/U201/Y (NAND3X1_HVT)                   0.1408   1.0000            0.6360     3.4629 r
  I_RISC_CORE/n119 (net)       2   0.9722 
  I_RISC_CORE/HFSINV_326_485/A (INVX0_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000     3.4629 r
  I_RISC_CORE/HFSINV_326_485/Y (INVX0_HVT)           0.1181   1.0000            0.1631     3.6260 f
  I_RISC_CORE/Rd_Instr (net)   3   1.2159 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1181   1.0000   0.0000   0.0000     3.6260 f
  data arrival time                                                                        3.6260

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0760     3.3021
  clock uncertainty                                                            -0.1000     3.2021
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)             3.2021 r
  clock gating setup time                                     1.0000           -0.3800     2.8221
  data required time                                                                       2.8221
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8221
  data arrival time                                                                       -3.6260
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8038


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5721     2.7163 r
  I_RISC_CORE/n1538 (net)      7   2.9730 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7163 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.1664   1.0000            0.3910     3.1073 r
  I_RISC_CORE/PSW[7] (net)     6   2.4403 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/D (SDFFX1_HVT)
                                            0.0000   0.1664   1.0000   0.0000   0.0000     3.1073 r
  data arrival time                                                                        3.1073

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.1869     2.3058
  data required time                                                                       2.3058
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3058
  data arrival time                                                                       -3.1073
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8016


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5721     2.7163 r
  I_RISC_CORE/n1538 (net)      7   2.9730 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7163 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.1664   1.0000            0.3910     3.1073 r
  I_RISC_CORE/PSW[7] (net)     6   2.4403 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/D (SDFFX1_HVT)
                                            0.0000   0.1664   1.0000   0.0000   0.0000     3.1073 r
  data arrival time                                                                        3.1073

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.1869     2.3058
  data required time                                                                       2.3058
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3058
  data arrival time                                                                       -3.1073
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8016


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5721     2.7163 r
  I_RISC_CORE/n1538 (net)      7   2.9730 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7163 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.1664   1.0000            0.3910     3.1073 r
  I_RISC_CORE/PSW[7] (net)     6   2.4403 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/D (SDFFX1_HVT)
                                            0.0000   0.1664   1.0000   0.0000   0.0000     3.1073 r
  data arrival time                                                                        3.1073

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.1869     2.3058
  data required time                                                                       2.3058
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3058
  data arrival time                                                                       -3.1073
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8016


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5721     2.7163 r
  I_RISC_CORE/n1538 (net)      7   2.9730 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7163 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.1664   1.0000            0.3910     3.1073 r
  I_RISC_CORE/PSW[7] (net)     6   2.4403 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/D (SDFFX1_HVT)
                                            0.0000   0.1664   1.0000   0.0000   0.0000     3.1073 r
  data arrival time                                                                        3.1073

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.1869     2.3058
  data required time                                                                       2.3058
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3058
  data arrival time                                                                       -3.1073
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8016


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5721     2.7163 r
  I_RISC_CORE/n1538 (net)      7   2.9730 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7163 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.1664   1.0000            0.3910     3.1073 r
  I_RISC_CORE/PSW[7] (net)     6   2.4403 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/D (SDFFX1_HVT)
                                            0.0000   0.1664   1.0000   0.0000   0.0000     3.1073 r
  data arrival time                                                                        3.1073

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.1869     2.3058
  data required time                                                                       2.3058
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3058
  data arrival time                                                                       -3.1073
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8016


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U169/A1 (AND2X2_HVT)          0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U169/Y (AND2X2_HVT)                    0.2374   1.0000            0.5730     3.1660 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   2.0746 
  I_RISC_CORE/U233/A2 (AND3X1_HVT)          0.0000   0.2374   1.0000   0.0000   0.0000     3.1660 r
  I_RISC_CORE/U233/Y (AND3X1_HVT)                    0.2143   1.0000            0.6676     3.8337 r
  I_RISC_CORE/Latch_Result (net)
                               2   1.0069 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.2143   1.0000   0.0000   0.0000     3.8337 r
  data arrival time                                                                        3.8337

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0760     3.3021
  clock uncertainty                                                            -0.1000     3.2021
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)                     3.2021 r
  clock gating setup time                                     1.0000           -0.1619     3.0402
  data required time                                                                       3.0402
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0402
  data arrival time                                                                       -3.8337
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7935


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0000            1.0980     4.7324 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0000   0.0000   0.0000     4.7324 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0000            0.2607     4.9932 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  Xecutng_Instrn_19__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1957   1.0000   0.0000   0.0000     4.9932 f
  Xecutng_Instrn_19__UPF_LS/Y (LSDNSSX8_LVT)         0.0379   1.0000            0.1723     5.1654 f
  n360 (net)                   1   0.4847 
  U302/A4 (AO22X1_RVT)                      0.0000   0.0379   1.0000   0.0000   0.0000     5.1654 f
  U302/Y (AO22X1_RVT)                                0.0804   1.0000            0.1742     5.3397 f
  n200 (net)                   1   0.5267 
  U440/A (INVX0_RVT)                        0.0000   0.0804   1.0000   0.0000   0.0000     5.3397 f
  U440/Y (INVX0_RVT)                                 0.0530   1.0000            0.0831     5.4228 r
  n607 (net)                   1   0.4035 
  U305/A2 (NAND3X1_HVT)                     0.0000   0.0530   1.0000   0.0000   0.0000     5.4228 r
  U305/Y (NAND3X1_HVT)                               0.1668   1.0000            0.7102     6.1329 f
  n675 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_95_110/A (NBUFFX16_HVT)
                                            0.0000   0.1668   1.0000   0.0000   0.0000     6.1329 f
  I_PCI_TOP/HFSBUF_95_110/Y (NBUFFX16_HVT)           0.1225   1.0000            0.3055     6.4384 f
  I_PCI_TOP/HFSNET_26 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.4384 f
  data arrival time                                                                        6.4384

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1078     5.6588
  data required time                                                                       5.6588
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6588
  data arrival time                                                                       -6.4384
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7796


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1993   1.0000            1.2453     4.8797 f
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               5   2.2781 
  Xecutng_Instrn_3__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1993   1.0000   0.0000   0.0000     4.8797 f
  Xecutng_Instrn_3__UPF_LS/Y (LSDNSSX4_LVT)          0.0532   1.0000            0.2161     5.0958 f
  n376 (net)                   4   2.2195 
  I_PARSER/U720/A0 (HADDX1_HVT)             0.0000   0.0532   1.0000   0.0000   0.0000     5.0958 f
  I_PARSER/U720/SO (HADDX1_HVT)                      0.2266   1.0000            0.6234     5.7192 f
  I_PARSER/N11 (net)           1   0.4297 
  I_PARSER/i_reg_reg_4_/D (SDFFX1_RVT)      0.0000   0.2266   1.0000   0.0000   0.0000     5.7192 f
  data arrival time                                                                        5.7192

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_4_/CLK (SDFFX1_RVT)                                                   5.6387 r
  library setup time                                          1.0000           -0.6897     4.9491
  data required time                                                                       4.9491
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9491
  data arrival time                                                                       -5.7192
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7701


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9090     0.9090
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFARX1_HVT)
                                                     0.0884                     0.0000     0.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3195     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X1_LVT)       0.0469   1.0000            0.1322     2.3608 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1   0.7090 
  ZBUF_4_inst_53719/A (NBUFFX4_RVT)         0.0000   0.0469   1.0000   0.0000   0.0000     2.3608 r
  ZBUF_4_inst_53719/Y (NBUFFX4_RVT)                  0.1132   1.0000            0.1489     2.5097 r
  sd_DQ_out[6] (net)           1  10.0038 
  sd_DQ_out[6] (out)                        0.0000   0.1132   1.0000   0.0000   0.0000     2.5097 r
  data arrival time                                                                        2.5097

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.5097
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7574


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2658   1.0000            1.3492     2.3805 r
  I_RISC_CORE/Current_State[0] (net)
                               7   3.1922 
  I_RISC_CORE/HFSINV_393_1701/A (INVX0_HVT)
                                            0.0000   0.2658   1.0000   0.0000   0.0000     2.3805 r
  I_RISC_CORE/HFSINV_393_1701/Y (INVX0_HVT)          0.1781   1.0000            0.2709     2.6515 f
  I_RISC_CORE/HFSNET_22 (net)
                               4   1.7646 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/D (SDFFARX1_HVT)
                                            0.0000   0.1781   1.0000   0.0000   0.0000     2.6515 f
  data arrival time                                                                        2.6515

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)          3.3313 r
  library setup time                                          1.0000           -1.4351     1.8962
  data required time                                                                       1.8962
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8962
  data arrival time                                                                       -2.6515
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7552


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9090     0.9090
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFARX1_HVT)
                                                     0.0884                     0.0000     0.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/Q (DFFARX1_HVT)
                                                     0.1923   1.0000            1.3168     2.2257 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 (AO22X1_LVT)
                                            0.0000   0.1923   1.0000   0.0000   0.0000     2.2257 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X1_LVT)       0.0470   1.0000            0.1317     2.3574 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1   0.7090 
  ZBUF_4_inst_53712/A (NBUFFX4_RVT)         0.0000   0.0470   1.0000   0.0000   0.0000     2.3574 r
  ZBUF_4_inst_53712/Y (NBUFFX4_RVT)                  0.1132   1.0000            0.1490     2.5064 r
  sd_DQ_out[11] (net)          1  10.0038 
  sd_DQ_out[11] (out)                       0.0000   0.1132   1.0000   0.0000   0.0000     2.5064 r
  data arrival time                                                                        2.5064

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.5064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7541


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9083     0.9083
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFARX1_HVT)
                                                     0.0873                     0.0000     0.9083 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/Q (DFFARX1_HVT)
                                                     0.1923   1.0000            1.3159     2.2242 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A4 (AO22X1_LVT)
                                            0.0000   0.1923   1.0000   0.0000   0.0000     2.2242 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X1_LVT)       0.0468   1.0000            0.1317     2.3559 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1   0.7090 
  ZBUF_4_inst_53718/A (NBUFFX4_RVT)         0.0000   0.0468   1.0000   0.0000   0.0000     2.3559 r
  ZBUF_4_inst_53718/Y (NBUFFX4_RVT)                  0.1132   1.0000            0.1488     2.5047 r
  sd_DQ_out[1] (net)           1  10.0038 
  sd_DQ_out[1] (out)                        0.0000   0.1132   1.0000   0.0000   0.0000     2.5047 r
  data arrival time                                                                        2.5047

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.5047
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7524


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9041     0.9041
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFARX1_HVT)
                                                     0.0732                     0.0000     0.9041 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3085     2.2127 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2127 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X1_LVT)       0.0469   1.0000            0.1322     2.3449 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1   0.7090 
  ZBUF_4_inst_53717/A (NBUFFX4_RVT)         0.0000   0.0469   1.0000   0.0000   0.0000     2.3449 r
  ZBUF_4_inst_53717/Y (NBUFFX4_RVT)                  0.1132   1.0000            0.1489     2.4939 r
  sd_DQ_out[0] (net)           1  10.0038 
  sd_DQ_out[0] (out)                        0.0000   0.1132   1.0000   0.0000   0.0000     2.4939 r
  data arrival time                                                                        2.4939

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4939
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7416


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9126     0.9126
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFARX1_HVT)
                                                     0.0852                     0.0000     0.9126 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3172     2.2298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2298 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X1_LVT)       0.0474   1.0000            0.1326     2.3625 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1   0.7355 
  ZBUF_4_inst_53702/A (NBUFFX4_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     2.3625 r
  ZBUF_4_inst_53702/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1093     2.4717 r
  sd_DQ_out[12] (net)          1  10.0038 
  sd_DQ_out[12] (out)                       0.0000   0.0770   1.0000   0.0000   0.0000     2.4717 r
  data arrival time                                                                        2.4717

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4717
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7194


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9090     0.9090
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFARX1_HVT)
                                                     0.0884                     0.0000     0.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3195     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X1_LVT)       0.0474   1.0000            0.1326     2.3611 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   0.7355 
  ZBUF_4_inst_53699/A (NBUFFX4_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     2.3611 r
  ZBUF_4_inst_53699/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1093     2.4704 r
  sd_DQ_out[31] (net)          1  10.0038 
  sd_DQ_out[31] (out)                       0.0000   0.0770   1.0000   0.0000   0.0000     2.4704 r
  data arrival time                                                                        2.4704

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7181


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9090     0.9090
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFARX1_HVT)
                                                     0.0884                     0.0000     0.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3195     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X1_LVT)       0.0474   1.0000            0.1326     2.3611 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1   0.7355 
  ZBUF_4_inst_53714/A (NBUFFX4_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     2.3611 r
  ZBUF_4_inst_53714/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1093     2.4704 r
  sd_DQ_out[27] (net)          1  10.0038 
  sd_DQ_out[27] (out)                       0.0000   0.0770   1.0000   0.0000   0.0000     2.4704 r
  data arrival time                                                                        2.4704

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7181


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9090     0.9090
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFARX1_HVT)
                                                     0.0884                     0.0000     0.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3195     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X1_LVT)       0.0474   1.0000            0.1326     2.3611 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1   0.7355 
  ZBUF_4_inst_53716/A (NBUFFX4_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     2.3611 r
  ZBUF_4_inst_53716/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1093     2.4704 r
  sd_DQ_out[15] (net)          1  10.0038 
  sd_DQ_out[15] (out)                       0.0000   0.0770   1.0000   0.0000   0.0000     2.4704 r
  data arrival time                                                                        2.4704

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7181


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9090     0.9090
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/CLK (DFFARX1_HVT)
                                                     0.0884                     0.0000     0.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3195     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[7] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/U13032/Y (AO22X1_LVT)       0.0474   1.0000            0.1326     2.3611 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1   0.7355 
  ZBUF_4_inst_53704/A (NBUFFX4_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     2.3611 r
  ZBUF_4_inst_53704/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1093     2.4704 r
  sd_DQ_out[7] (net)           1  10.0038 
  sd_DQ_out[7] (out)                        0.0000   0.0770   1.0000   0.0000   0.0000     2.4704 r
  data arrival time                                                                        2.4704

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7181


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9090     0.9090
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_HVT)
                                                     0.0884                     0.0000     0.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3195     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X1_LVT)       0.0474   1.0000            0.1326     2.3611 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   0.7355 
  ZBUF_4_inst_53708/A (NBUFFX4_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     2.3611 r
  ZBUF_4_inst_53708/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1093     2.4704 r
  sd_DQ_out[3] (net)           1  10.0038 
  sd_DQ_out[3] (out)                        0.0000   0.0770   1.0000   0.0000   0.0000     2.4704 r
  data arrival time                                                                        2.4704

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7181


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9090     0.9090
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFARX1_HVT)
                                                     0.0884                     0.0000     0.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3195     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X1_LVT)       0.0474   1.0000            0.1326     2.3611 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1   0.7355 
  ZBUF_4_inst_53701/A (NBUFFX4_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     2.3611 r
  ZBUF_4_inst_53701/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1093     2.4704 r
  sd_DQ_out[2] (net)           1  10.0038 
  sd_DQ_out[2] (out)                        0.0000   0.0770   1.0000   0.0000   0.0000     2.4704 r
  data arrival time                                                                        2.4704

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7181


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9090     0.9090
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFARX1_HVT)
                                                     0.0884                     0.0000     0.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3195     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X1_LVT)       0.0473   1.0000            0.1326     2.3611 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1   0.7355 
  ZBUF_4_inst_53709/A (NBUFFX4_LVT)         0.0000   0.0473   1.0000   0.0000   0.0000     2.3611 r
  ZBUF_4_inst_53709/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1092     2.4704 r
  sd_DQ_out[22] (net)          1  10.0038 
  sd_DQ_out[22] (out)                       0.0000   0.0770   1.0000   0.0000   0.0000     2.4704 r
  data arrival time                                                                        2.4704

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7181


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9090     0.9090
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_HVT)
                                                     0.0884                     0.0000     0.9090 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3195     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2285 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X1_LVT)       0.0473   1.0000            0.1326     2.3611 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   0.7355 
  ZBUF_4_inst_53711/A (NBUFFX4_LVT)         0.0000   0.0473   1.0000   0.0000   0.0000     2.3611 r
  ZBUF_4_inst_53711/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1092     2.4704 r
  sd_DQ_out[19] (net)          1  10.0038 
  sd_DQ_out[19] (out)                       0.0000   0.0770   1.0000   0.0000   0.0000     2.4704 r
  data arrival time                                                                        2.4704

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7181


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9083     0.9083
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_HVT)
                                                     0.0873                     0.0000     0.9083 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3187     2.2269 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2269 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X1_LVT)       0.0473   1.0000            0.1326     2.3596 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1   0.7355 
  ZBUF_4_inst_53715/A (NBUFFX4_LVT)         0.0000   0.0473   1.0000   0.0000   0.0000     2.3596 r
  ZBUF_4_inst_53715/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1092     2.4688 r
  sd_DQ_out[30] (net)          1  10.0038 
  sd_DQ_out[30] (out)                       0.0000   0.0770   1.0000   0.0000   0.0000     2.4688 r
  data arrival time                                                                        2.4688

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4688
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7165


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9083     0.9083
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/CLK (DFFARX1_HVT)
                                                     0.0873                     0.0000     0.9083 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3187     2.2269 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[17] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2269 r
  I_SDRAM_TOP/I_SDRAM_IF/U13022/Y (AO22X1_LVT)       0.0473   1.0000            0.1326     2.3596 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1   0.7355 
  ZBUF_4_inst_53713/A (NBUFFX4_LVT)         0.0000   0.0473   1.0000   0.0000   0.0000     2.3596 r
  ZBUF_4_inst_53713/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1092     2.4688 r
  sd_DQ_out[17] (net)          1  10.0038 
  sd_DQ_out[17] (out)                       0.0000   0.0770   1.0000   0.0000   0.0000     2.4688 r
  data arrival time                                                                        2.4688

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4688
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7165


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9126     0.9126
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/CLK (DFFARX1_HVT)
                                                     0.0852                     0.0000     0.9126 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/Q (DFFARX1_HVT)
                                                     0.1923   1.0000            1.3144     2.2271 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[8] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 (AO22X1_LVT)
                                            0.0000   0.1923   1.0000   0.0000   0.0000     2.2271 r
  I_SDRAM_TOP/I_SDRAM_IF/U13031/Y (AO22X1_LVT)       0.0474   1.0000            0.1321     2.3591 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1   0.7355 
  ZBUF_4_inst_53705/A (NBUFFX4_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     2.3591 r
  ZBUF_4_inst_53705/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1093     2.4684 r
  sd_DQ_out[8] (net)           1  10.0038 
  sd_DQ_out[8] (out)                        0.0000   0.0770   1.0000   0.0000   0.0000     2.4684 r
  data arrival time                                                                        2.4684

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4684
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7161


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9041     0.9041
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/CLK (DFFARX1_HVT)
                                                     0.0806                     0.0000     0.9041 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/Q (DFFARX1_HVT)
                                                     0.1924   1.0000            1.3111     2.2152 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[29] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 (AO22X1_LVT)
                                            0.0000   0.1924   1.0000   0.0000   0.0000     2.2152 r
  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y (AO22X1_LVT)       0.0471   1.0000            0.1321     2.3473 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1   0.7355 
  ZBUF_4_inst_53698/A (NBUFFX4_LVT)         0.0000   0.0471   1.0000   0.0000   0.0000     2.3473 r
  ZBUF_4_inst_53698/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1091     2.4564 r
  sd_DQ_out[29] (net)          1  10.0038 
  sd_DQ_out[29] (out)                       0.0000   0.0770   1.0000   0.0000   0.0000     2.4564 r
  data arrival time                                                                        2.4564

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4564
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7041


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9041     0.9041
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFARX1_HVT)
                                                     0.0732                     0.0000     0.9041 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3085     2.2127 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2127 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X1_LVT)       0.0474   1.0000            0.1326     2.3453 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   0.7355 
  ZBUF_4_inst_53706/A (NBUFFX4_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     2.3453 r
  ZBUF_4_inst_53706/Y (NBUFFX4_LVT)                  0.0770   1.0000            0.1093     2.4546 r
  sd_DQ_out[21] (net)          1  10.0038 
  sd_DQ_out[21] (out)                       0.0000   0.0770   1.0000   0.0000   0.0000     2.4546 r
  data arrival time                                                                        2.4546

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5260     2.5760
  clock reconvergence pessimism                                                 0.0263     2.6023
  clock uncertainty                                                            -0.1000     2.5023
  output external delay                                                        -0.7500     1.7523
  data required time                                                                       1.7523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7523
  data arrival time                                                                       -2.4546
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7023


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0607     4.6951 f
  I_RISC_CORE/aps_rename_19_ (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_709_inst_23728/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     4.6951 f
  I_RISC_CORE/ZINV_709_inst_23728/Y (INVX0_HVT)      0.1379   1.0000            0.1751     4.8702 r
  I_RISC_CORE/ZINV_709_108 (net)
                               2   1.2085 
  I_RISC_CORE/ZINV_671_inst_23726/A (INVX1_HVT)
                                            0.0000   0.1379   1.0000   0.0000   0.0000     4.8702 r
  I_RISC_CORE/ZINV_671_inst_23726/Y (INVX1_HVT)      0.1045   1.0000            0.1503     5.0205 f
  I_RISC_CORE/Xecutng_Instrn[13] (net)
                               3   1.3380 
  Xecutng_Instrn_13__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1045   1.0000   0.0000   0.0000     5.0205 f
  Xecutng_Instrn_13__UPF_LS/Y (LSDNSSX4_LVT)         0.0437   1.0000            0.1461     5.1666 f
  n366 (net)                   4   2.1687 
  I_PARSER/U740/A1 (AO22X1_HVT)             0.0000   0.0437   1.0000   0.0000   0.0000     5.1666 f
  I_PARSER/U740/Y (AO22X1_HVT)                       0.1591   1.0000            0.4905     5.6571 f
  I_PARSER/n485 (net)          1   0.4297 
  I_PARSER/i_reg_reg_15_/D (SDFFX1_RVT)     0.0000   0.1591   1.0000   0.0000   0.0000     5.6571 f
  data arrival time                                                                        5.6571

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_15_/CLK (SDFFX1_RVT)                                                  5.6387 r
  library setup time                                          1.0000           -0.6525     4.9863
  data required time                                                                       4.9863
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9863
  data arrival time                                                                       -5.6571
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6708


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/Q (SDFFX1_HVT)
                                                     0.1622   1.0000            1.0836     4.7180 f
  I_RISC_CORE/n1536 (net)      1   1.0981 
  I_RISC_CORE/ZBUF_2_inst_53663/A (NBUFFX8_HVT)
                                            0.0000   0.1622   1.0000   0.0000   0.0000     4.7180 f
  I_RISC_CORE/ZBUF_2_inst_53663/Y (NBUFFX8_HVT)      0.1240   1.0000            0.3014     5.0194 f
  I_RISC_CORE/Xecutng_Instrn[16] (net)
                               9   2.5617 
  Xecutng_Instrn_16__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1240   1.0000   0.0000   0.0000     5.0194 f
  Xecutng_Instrn_16__UPF_LS/Y (LSDNSSX4_LVT)         0.0382   1.0000            0.1532     5.1726 f
  n363 (net)                   1   0.5424 
  U481/A4 (AO22X1_LVT)                      0.0000   0.0382   1.0000   0.0000   0.0000     5.1726 f
  U481/Y (AO22X1_LVT)                                0.0524   1.0000            0.0892     5.2618 f
  n426 (net)                   1   0.7595 
  U298/A (INVX1_LVT)                        0.0000   0.0524   1.0000   0.0000   0.0000     5.2618 f
  U298/Y (INVX1_LVT)                                 0.0312   1.0000            0.0441     5.3059 r
  n578 (net)                   1   0.4035 
  U484/A2 (NAND3X1_HVT)                     0.0000   0.0312   1.0000   0.0000   0.0000     5.3059 r
  U484/Y (NAND3X1_HVT)                               0.1668   1.0000            0.6971     6.0030 f
  n676 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_106_3/A (NBUFFX16_HVT)   0.0000   0.1668   1.0000   0.0000   0.0000     6.0030 f
  I_PCI_TOP/HFSBUF_106_3/Y (NBUFFX16_HVT)            0.1225   1.0000            0.3055     6.3084 f
  I_PCI_TOP/HFSNET_1 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.3084 f
  data arrival time                                                                        6.3084

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1078     5.6588
  data required time                                                                       5.6588
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6588
  data arrival time                                                                       -6.3084
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6496


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0550   1.0000            0.3329     1.3717 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4469 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0550   1.0000   0.0000   0.0000     1.3717 f
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0486   1.0000            0.1511     1.5228 r
  I_PARSER/context_cmd[1] (net)
                               1   2.0613 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0486   1.0000   0.0000   0.0000     1.5228 r
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0480   1.0000            0.0930     1.6158 r
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  14.4086 
  I_CONTEXT_MEM/HFSINV_593_1718/A (INVX16_LVT)
                                            0.0000   0.0480   1.0000   0.0000   0.0000     1.6158 r
  I_CONTEXT_MEM/HFSINV_593_1718/Y (INVX16_LVT)       0.0226   1.0000            0.0164     1.6323 f
  I_CONTEXT_MEM/HFSNET_25 (net)
                               8   4.1259 
  I_CONTEXT_MEM/U10/A1 (OA22X1_LVT)         0.0000   0.0226   1.0000   0.0000   0.0000     1.6323 f
  I_CONTEXT_MEM/U10/Y (OA22X1_LVT)                   0.0526   1.0000            0.1308     1.7630 f
  I_CONTEXT_MEM/n22 (net)      1   0.4213 
  I_CONTEXT_MEM/U13/A2 (OA22X1_RVT)         0.0000   0.0526   1.0000   0.0000   0.0000     1.7630 f
  I_CONTEXT_MEM/U13/Y (OA22X1_RVT)                   0.1086   1.0000            0.2932     2.0562 f
  I_CONTEXT_MEM/n208 (net)     1   0.6567 
  I_CONTEXT_MEM/ZBUF_2_inst_54798/A (NBUFFX4_LVT)
                                            0.0000   0.1086   1.0000   0.0000   0.0000     2.0562 f
  I_CONTEXT_MEM/ZBUF_2_inst_54798/Y (NBUFFX4_LVT)    0.0409   1.0000            0.1321     2.1883 f
  I_CONTEXT_MEM/ZBUF_2_113 (net)
                               1   0.4997 
  I_CONTEXT_MEM/U16/A1 (AO21X1_LVT)         0.0000   0.0409   1.0000   0.0000   0.0000     2.1883 f
  I_CONTEXT_MEM/U16/Y (AO21X1_LVT)                   0.0462   1.0000            0.1268     2.3151 f
  I_CONTEXT_MEM/pci_context_data[21] (net)
                               1   1.4066 
  ZINV_72_inst_23787/A (INVX2_LVT)          0.0000   0.0462   1.0000   0.0000   0.0000     2.3151 f
  ZINV_72_inst_23787/Y (INVX2_LVT)                   0.0461   1.0000            0.0548     2.3699 r
  ZINV_72_110 (net)            2   3.9183 
  ZINV_29_inst_23785/A (INVX2_LVT)          0.0000   0.0461   1.0000   0.0000   0.0000     2.3699 r
  ZINV_29_inst_23785/Y (INVX2_LVT)                   0.0279   1.0000            0.0257     2.3956 f
  ZINV_29_110 (net)            2   1.7816 
  I_RISC_CORE/Instrn_21__UPF_LS/A (LSUPX8_RVT)
                                            0.0000   0.0279   1.0000   0.0000   0.0000     2.3956 f
  I_RISC_CORE/Instrn_21__UPF_LS/Y (LSUPX8_RVT)       0.0509   1.0000            0.4103     2.8059 f
  I_RISC_CORE/n[1339] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/D (SDFFX2_HVT)
                                            0.0000   0.0509   1.0000   0.0000   0.0000     2.8059 f
  data arrival time                                                                        2.8059

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)                          3.4195 r
  library setup time                                          1.0000           -1.2372     2.1823
  data required time                                                                       2.1823
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1823
  data arrival time                                                                       -2.8059
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6236


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4077     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2336     2.2591
  data required time                                                                       2.2591
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2591
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6218


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4077     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2336     2.2591
  data required time                                                                       2.2591
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2591
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6218


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4077     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2336     2.2591
  data required time                                                                       2.2591
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2591
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6218


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4077     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2336     2.2591
  data required time                                                                       2.2591
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2591
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6218


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4077     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2336     2.2591
  data required time                                                                       2.2591
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2591
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6218


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4077     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2336     2.2591
  data required time                                                                       2.2591
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2591
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6218


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4077     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2336     2.2591
  data required time                                                                       2.2591
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2591
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6218


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2039   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4077     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2336     2.2591
  data required time                                                                       2.2591
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2591
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6218


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1925   1.0000            1.2356     4.8700 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.8433 
  Xecutng_Instrn_2__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1925   1.0000   0.0000   0.0000     4.8700 f
  Xecutng_Instrn_2__UPF_LS/Y (LSDNSSX4_LVT)          0.0523   1.0000            0.2111     5.0811 f
  n377 (net)                   4   2.1998 
  I_PARSER/U757/A2 (AO22X1_HVT)             0.0000   0.0523   1.0000   0.0000   0.0000     5.0811 f
  I_PARSER/U757/Y (AO22X1_HVT)                       0.1591   1.0000            0.5064     5.5875 f
  I_PARSER/n521 (net)          1   0.4297 
  I_PARSER/i_reg_reg_3_/D (SDFFX1_RVT)      0.0000   0.1591   1.0000   0.0000   0.0000     5.5875 f
  data arrival time                                                                        5.5875

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_3_/CLK (SDFFX1_RVT)                                                   5.6387 r
  library setup time                                          1.0000           -0.6525     4.9862
  data required time                                                                       4.9862
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9862
  data arrival time                                                                       -5.5875
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6013


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2189   1.0000            0.6641     1.6954 f
  I_RISC_CORE/n1294 (net)      1   0.4533 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2189   1.0000   0.0000   0.0000     1.6954 f
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2110   1.0000            0.4207     2.1161 f
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.2523 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2110   1.0000   0.0000   0.0000     2.1161 f
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2794   1.0000            0.2863     2.4023 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.8908 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2794   1.0000   0.0000   0.0000     2.4023 r
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1439   1.0000            0.2222     2.6245 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1439   1.0000   0.0000   0.0000     2.6245 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0331     3.6576 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23441/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.6576 r
  I_RISC_CORE/ZBUF_81_inst_23441/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.9399 r
  I_RISC_CORE/ZBUF_81_72 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.9399 r
  data arrival time                                                                        3.9399

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.9399
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5985


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2189   1.0000            0.6641     1.6954 f
  I_RISC_CORE/n1294 (net)      1   0.4533 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2189   1.0000   0.0000   0.0000     1.6954 f
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2110   1.0000            0.4207     2.1161 f
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.2523 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2110   1.0000   0.0000   0.0000     2.1161 f
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2794   1.0000            0.2863     2.4023 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.8908 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2794   1.0000   0.0000   0.0000     2.4023 r
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1439   1.0000            0.2222     2.6245 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1439   1.0000   0.0000   0.0000     2.6245 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0331     3.6576 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23441/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.6576 r
  I_RISC_CORE/ZBUF_81_inst_23441/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.9399 r
  I_RISC_CORE/ZBUF_81_72 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.9399 r
  data arrival time                                                                        3.9399

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.9399
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5985


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2189   1.0000            0.6641     1.6954 f
  I_RISC_CORE/n1294 (net)      1   0.4533 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2189   1.0000   0.0000   0.0000     1.6954 f
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2110   1.0000            0.4207     2.1161 f
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.2523 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2110   1.0000   0.0000   0.0000     2.1161 f
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2794   1.0000            0.2863     2.4023 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.8908 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2794   1.0000   0.0000   0.0000     2.4023 r
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1439   1.0000            0.2222     2.6245 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1439   1.0000   0.0000   0.0000     2.6245 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0331     3.6576 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23441/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.6576 r
  I_RISC_CORE/ZBUF_81_inst_23441/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.9399 r
  I_RISC_CORE/ZBUF_81_72 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.9399 r
  data arrival time                                                                        3.9399

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.9399
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5985


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2189   1.0000            0.6641     1.6954 f
  I_RISC_CORE/n1294 (net)      1   0.4533 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2189   1.0000   0.0000   0.0000     1.6954 f
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2110   1.0000            0.4207     2.1161 f
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.2523 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2110   1.0000   0.0000   0.0000     2.1161 f
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2794   1.0000            0.2863     2.4023 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.8908 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2794   1.0000   0.0000   0.0000     2.4023 r
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1439   1.0000            0.2222     2.6245 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1439   1.0000   0.0000   0.0000     2.6245 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0331     3.6576 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23441/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.6576 r
  I_RISC_CORE/ZBUF_81_inst_23441/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.9399 r
  I_RISC_CORE/ZBUF_81_72 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.9399 r
  data arrival time                                                                        3.9399

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.9399
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5985


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0607     4.6951 f
  I_RISC_CORE/aps_rename_19_ (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_709_inst_23728/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     4.6951 f
  I_RISC_CORE/ZINV_709_inst_23728/Y (INVX0_HVT)      0.1379   1.0000            0.1751     4.8702 r
  I_RISC_CORE/ZINV_709_108 (net)
                               2   1.2085 
  I_RISC_CORE/ZINV_671_inst_23726/A (INVX1_HVT)
                                            0.0000   0.1379   1.0000   0.0000   0.0000     4.8702 r
  I_RISC_CORE/ZINV_671_inst_23726/Y (INVX1_HVT)      0.1045   1.0000            0.1503     5.0205 f
  I_RISC_CORE/Xecutng_Instrn[13] (net)
                               3   1.3380 
  Xecutng_Instrn_13__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1045   1.0000   0.0000   0.0000     5.0205 f
  Xecutng_Instrn_13__UPF_LS/Y (LSDNSSX4_LVT)         0.0437   1.0000            0.1461     5.1666 f
  n366 (net)                   4   2.1687 
  I_PARSER/U719/A0 (HADDX1_HVT)             0.0000   0.0437   1.0000   0.0000   0.0000     5.1666 f
  I_PARSER/U719/SO (HADDX1_HVT)                      0.2274   1.0000            0.6174     5.7840 f
  I_PARSER/N21 (net)           1   0.4569 
  I_PARSER/i_reg_reg_14_/D (SDFFX2_LVT)     0.0000   0.2274   1.0000   0.0000   0.0000     5.7840 f
  data arrival time                                                                        5.7840

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_14_/CLK (SDFFX2_LVT)                                                  5.6387 r
  library setup time                                          1.0000           -0.4487     5.1901
  data required time                                                                       5.1901
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1901
  data arrival time                                                                       -5.7840
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5940


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/Q (SDFFX1_HVT)
                                                     0.1896   1.0000            1.1118     4.7461 f
  I_RISC_CORE/Xecutng_Instrn[15] (net)
                               1   1.9965 
  Xecutng_Instrn_15__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1896   1.0000   0.0000   0.0000     4.7461 f
  Xecutng_Instrn_15__UPF_LS/Y (LSDNSSX8_LVT)         0.0392   1.0000            0.1736     4.9197 f
  n364 (net)                   4   2.1477 
  I_PARSER/U716/A0 (HADDX1_HVT)             0.0000   0.0392   1.0000   0.0000   0.0000     4.9197 f
  I_PARSER/U716/SO (HADDX1_HVT)                      0.2271   1.0000            0.6119     5.5316 f
  I_PARSER/N24 (net)           1   0.4297 
  I_PARSER/i_reg_reg_17_/D (SDFFX1_RVT)     0.0000   0.2271   1.0000   0.0000   0.0000     5.5316 f
  data arrival time                                                                        5.5316

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_17_/CLK (SDFFX1_RVT)                                                  5.6387 r
  library setup time                                          1.0000           -0.6899     4.9488
  data required time                                                                       4.9488
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9488
  data arrival time                                                                       -5.5316
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5828


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3284     2.4726 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4726 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2005   1.0000            0.3771     2.8497 r
  I_RISC_CORE/PSW[6] (net)    10   4.2073 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/D (SDFFX1_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000     2.8497 r
  data arrival time                                                                        2.8497

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2050     2.2877
  data required time                                                                       2.2877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2877
  data arrival time                                                                       -2.8497
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5619


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3284     2.4726 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4726 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2005   1.0000            0.3771     2.8497 r
  I_RISC_CORE/PSW[6] (net)    10   4.2073 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/D (SDFFX1_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000     2.8497 r
  data arrival time                                                                        2.8497

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2050     2.2877
  data required time                                                                       2.2877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2877
  data arrival time                                                                       -2.8497
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5619


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3284     2.4726 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4726 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2005   1.0000            0.3771     2.8497 r
  I_RISC_CORE/PSW[6] (net)    10   4.2073 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/D (SDFFX1_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000     2.8497 r
  data arrival time                                                                        2.8497

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2050     2.2877
  data required time                                                                       2.2877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2877
  data arrival time                                                                       -2.8497
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5619


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3284     2.4726 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4726 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2005   1.0000            0.3771     2.8497 r
  I_RISC_CORE/PSW[6] (net)    10   4.2073 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/D (SDFFX1_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000     2.8497 r
  data arrival time                                                                        2.8497

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2050     2.2877
  data required time                                                                       2.2877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2877
  data arrival time                                                                       -2.8497
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5619


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3284     2.4726 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4726 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2005   1.0000            0.3771     2.8497 r
  I_RISC_CORE/PSW[6] (net)    10   4.2073 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/D (SDFFX1_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000     2.8497 r
  data arrival time                                                                        2.8497

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2050     2.2877
  data required time                                                                       2.2877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2877
  data arrival time                                                                       -2.8497
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5619


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3284     2.4726 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4726 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2005   1.0000            0.3771     2.8497 r
  I_RISC_CORE/PSW[6] (net)    10   4.2073 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/D (SDFFX1_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000     2.8497 r
  data arrival time                                                                        2.8497

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2050     2.2877
  data required time                                                                       2.2877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2877
  data arrival time                                                                       -2.8497
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5619


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3284     2.4726 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4726 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2005   1.0000            0.3771     2.8497 r
  I_RISC_CORE/PSW[6] (net)    10   4.2073 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/D (SDFFX1_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000     2.8497 r
  data arrival time                                                                        2.8497

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2050     2.2877
  data required time                                                                       2.2877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2877
  data arrival time                                                                       -2.8497
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5619


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3284     2.4726 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4726 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2005   1.0000            0.3771     2.8497 r
  I_RISC_CORE/PSW[6] (net)    10   4.2073 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/D (SDFFX1_HVT)
                                            0.0000   0.2005   1.0000   0.0000   0.0000     2.8497 r
  data arrival time                                                                        2.8497

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2050     2.2877
  data required time                                                                       2.2877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2877
  data arrival time                                                                       -2.8497
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5619


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.3048   1.0000            1.6257     2.7699 r
  I_RISC_CORE/PSW[3] (net)    15   6.4698 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/D (SDFFX1_HVT)
                                            0.0000   0.3048   1.0000   0.0000   0.0000     2.7699 r
  data arrival time                                                                        2.7699

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2624     2.2303
  data required time                                                                       2.2303
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2303
  data arrival time                                                                       -2.7699
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5395


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.3048   1.0000            1.6257     2.7699 r
  I_RISC_CORE/PSW[3] (net)    15   6.4698 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/D (SDFFX1_HVT)
                                            0.0000   0.3048   1.0000   0.0000   0.0000     2.7699 r
  data arrival time                                                                        2.7699

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2624     2.2303
  data required time                                                                       2.2303
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2303
  data arrival time                                                                       -2.7699
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5395


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.3048   1.0000            1.6257     2.7699 r
  I_RISC_CORE/PSW[3] (net)    15   6.4698 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/D (SDFFX1_HVT)
                                            0.0000   0.3048   1.0000   0.0000   0.0000     2.7699 r
  data arrival time                                                                        2.7699

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2624     2.2303
  data required time                                                                       2.2303
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2303
  data arrival time                                                                       -2.7699
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5395


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.3048   1.0000            1.6257     2.7699 r
  I_RISC_CORE/PSW[3] (net)    15   6.4698 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/D (SDFFX1_HVT)
                                            0.0000   0.3048   1.0000   0.0000   0.0000     2.7699 r
  data arrival time                                                                        2.7699

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2624     2.2303
  data required time                                                                       2.2303
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2303
  data arrival time                                                                       -2.7699
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5395


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.3048   1.0000            1.6257     2.7699 r
  I_RISC_CORE/PSW[3] (net)    15   6.4698 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/D (SDFFX1_HVT)
                                            0.0000   0.3048   1.0000   0.0000   0.0000     2.7699 r
  data arrival time                                                                        2.7699

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2624     2.2303
  data required time                                                                       2.2303
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2303
  data arrival time                                                                       -2.7699
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5395


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.3048   1.0000            1.6257     2.7699 r
  I_RISC_CORE/PSW[3] (net)    15   6.4698 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/D (SDFFX1_HVT)
                                            0.0000   0.3048   1.0000   0.0000   0.0000     2.7699 r
  data arrival time                                                                        2.7699

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2624     2.2303
  data required time                                                                       2.2303
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2303
  data arrival time                                                                       -2.7699
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5395


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.3048   1.0000            1.6257     2.7699 r
  I_RISC_CORE/PSW[3] (net)    15   6.4698 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/D (SDFFX1_HVT)
                                            0.0000   0.3048   1.0000   0.0000   0.0000     2.7699 r
  data arrival time                                                                        2.7699

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2624     2.2303
  data required time                                                                       2.2303
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2303
  data arrival time                                                                       -2.7699
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5395


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.3048   1.0000            1.6257     2.7699 r
  I_RISC_CORE/PSW[3] (net)    15   6.4698 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/D (SDFFX1_HVT)
                                            0.0000   0.3048   1.0000   0.0000   0.0000     2.7699 r
  data arrival time                                                                        2.7699

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2624     2.2303
  data required time                                                                       2.2303
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2303
  data arrival time                                                                       -2.7699
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5395


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4606 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4606 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1927   1.0000            0.3632     2.8238 r
  I_RISC_CORE/PSW[10] (net)    9   3.8095 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/D (SDFFX1_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000     2.8238 r
  data arrival time                                                                        2.8238

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2008     2.2919
  data required time                                                                       2.2919
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2919
  data arrival time                                                                       -2.8238
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5319


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4606 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4606 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1927   1.0000            0.3632     2.8238 r
  I_RISC_CORE/PSW[10] (net)    9   3.8095 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/D (SDFFX1_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000     2.8238 r
  data arrival time                                                                        2.8238

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2008     2.2919
  data required time                                                                       2.2919
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2919
  data arrival time                                                                       -2.8238
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5319


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4606 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4606 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1927   1.0000            0.3632     2.8238 r
  I_RISC_CORE/PSW[10] (net)    9   3.8095 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/D (SDFFX1_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000     2.8238 r
  data arrival time                                                                        2.8238

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2008     2.2919
  data required time                                                                       2.2919
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2919
  data arrival time                                                                       -2.8238
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5319


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4606 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4606 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1927   1.0000            0.3632     2.8238 r
  I_RISC_CORE/PSW[10] (net)    9   3.8095 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/D (SDFFX1_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000     2.8238 r
  data arrival time                                                                        2.8238

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2008     2.2919
  data required time                                                                       2.2919
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2919
  data arrival time                                                                       -2.8238
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5319


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4606 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4606 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1927   1.0000            0.3632     2.8238 r
  I_RISC_CORE/PSW[10] (net)    9   3.8095 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/D (SDFFX1_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000     2.8238 r
  data arrival time                                                                        2.8238

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2008     2.2919
  data required time                                                                       2.2919
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2919
  data arrival time                                                                       -2.8238
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5319


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4606 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4606 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1927   1.0000            0.3632     2.8238 r
  I_RISC_CORE/PSW[10] (net)    9   3.8095 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/D (SDFFX1_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000     2.8238 r
  data arrival time                                                                        2.8238

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2008     2.2919
  data required time                                                                       2.2919
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2919
  data arrival time                                                                       -2.8238
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5319


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4606 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4606 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1927   1.0000            0.3632     2.8238 r
  I_RISC_CORE/PSW[10] (net)    9   3.8095 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/D (SDFFX1_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000     2.8238 r
  data arrival time                                                                        2.8238

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2008     2.2919
  data required time                                                                       2.2919
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2919
  data arrival time                                                                       -2.8238
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5319


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2915   1.0000            1.6137     2.7579 r
  I_RISC_CORE/PSW[5] (net)    13   5.6157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0000   0.2915   1.0000   0.0000   0.0000     2.7579 r
  data arrival time                                                                        2.7579

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2547     2.2380
  data required time                                                                       2.2380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2380
  data arrival time                                                                       -2.7579
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5199


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2915   1.0000            1.6137     2.7579 r
  I_RISC_CORE/PSW[5] (net)    13   5.6157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0000   0.2915   1.0000   0.0000   0.0000     2.7579 r
  data arrival time                                                                        2.7579

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2547     2.2380
  data required time                                                                       2.2380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2380
  data arrival time                                                                       -2.7579
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5199


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2915   1.0000            1.6137     2.7579 r
  I_RISC_CORE/PSW[5] (net)    13   5.6157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0000   0.2915   1.0000   0.0000   0.0000     2.7579 r
  data arrival time                                                                        2.7579

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2547     2.2380
  data required time                                                                       2.2380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2380
  data arrival time                                                                       -2.7579
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5199


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2915   1.0000            1.6137     2.7579 r
  I_RISC_CORE/PSW[5] (net)    13   5.6157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0000   0.2915   1.0000   0.0000   0.0000     2.7579 r
  data arrival time                                                                        2.7579

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2547     2.2380
  data required time                                                                       2.2380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2380
  data arrival time                                                                       -2.7579
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5199


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2915   1.0000            1.6137     2.7579 r
  I_RISC_CORE/PSW[5] (net)    13   5.6157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0000   0.2915   1.0000   0.0000   0.0000     2.7579 r
  data arrival time                                                                        2.7579

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2547     2.2380
  data required time                                                                       2.2380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2380
  data arrival time                                                                       -2.7579
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5199


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2915   1.0000            1.6137     2.7579 r
  I_RISC_CORE/PSW[5] (net)    13   5.6157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0000   0.2915   1.0000   0.0000   0.0000     2.7579 r
  data arrival time                                                                        2.7579

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2547     2.2380
  data required time                                                                       2.2380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2380
  data arrival time                                                                       -2.7579
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5199


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2915   1.0000            1.6137     2.7579 r
  I_RISC_CORE/PSW[5] (net)    13   5.6157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0000   0.2915   1.0000   0.0000   0.0000     2.7579 r
  data arrival time                                                                        2.7579

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2547     2.2380
  data required time                                                                       2.2380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2380
  data arrival time                                                                       -2.7579
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5199


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2915   1.0000            1.6137     2.7579 r
  I_RISC_CORE/PSW[5] (net)    13   5.6157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0000   0.2915   1.0000   0.0000   0.0000     2.7579 r
  data arrival time                                                                        2.7579

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2547     2.2380
  data required time                                                                       2.2380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2380
  data arrival time                                                                       -2.7579
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5199


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2911   1.0000            1.6133     2.7575 r
  I_RISC_CORE/PSW[8] (net)    13   5.5869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/D (SDFFX1_HVT)
                                            0.0000   0.2911   1.0000   0.0000   0.0000     2.7575 r
  data arrival time                                                                        2.7575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2545     2.2382
  data required time                                                                       2.2382
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2382
  data arrival time                                                                       -2.7575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5193


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2911   1.0000            1.6133     2.7575 r
  I_RISC_CORE/PSW[8] (net)    13   5.5869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/D (SDFFX1_HVT)
                                            0.0000   0.2911   1.0000   0.0000   0.0000     2.7575 r
  data arrival time                                                                        2.7575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2545     2.2382
  data required time                                                                       2.2382
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2382
  data arrival time                                                                       -2.7575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5193


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2911   1.0000            1.6133     2.7575 r
  I_RISC_CORE/PSW[8] (net)    13   5.5869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/D (SDFFX1_HVT)
                                            0.0000   0.2911   1.0000   0.0000   0.0000     2.7575 r
  data arrival time                                                                        2.7575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2545     2.2382
  data required time                                                                       2.2382
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2382
  data arrival time                                                                       -2.7575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5193


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2911   1.0000            1.6133     2.7575 r
  I_RISC_CORE/PSW[8] (net)    13   5.5869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/D (SDFFX1_HVT)
                                            0.0000   0.2911   1.0000   0.0000   0.0000     2.7575 r
  data arrival time                                                                        2.7575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2545     2.2382
  data required time                                                                       2.2382
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2382
  data arrival time                                                                       -2.7575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5193


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2911   1.0000            1.6133     2.7575 r
  I_RISC_CORE/PSW[8] (net)    13   5.5869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/D (SDFFX1_HVT)
                                            0.0000   0.2911   1.0000   0.0000   0.0000     2.7575 r
  data arrival time                                                                        2.7575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2545     2.2382
  data required time                                                                       2.2382
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2382
  data arrival time                                                                       -2.7575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5193


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2911   1.0000            1.6133     2.7575 r
  I_RISC_CORE/PSW[8] (net)    13   5.5869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/D (SDFFX1_HVT)
                                            0.0000   0.2911   1.0000   0.0000   0.0000     2.7575 r
  data arrival time                                                                        2.7575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2545     2.2382
  data required time                                                                       2.2382
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2382
  data arrival time                                                                       -2.7575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5193


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2911   1.0000            1.6133     2.7575 r
  I_RISC_CORE/PSW[8] (net)    13   5.5869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/D (SDFFX1_HVT)
                                            0.0000   0.2911   1.0000   0.0000   0.0000     2.7575 r
  data arrival time                                                                        2.7575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2545     2.2382
  data required time                                                                       2.2382
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2382
  data arrival time                                                                       -2.7575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5193


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2911   1.0000            1.6133     2.7575 r
  I_RISC_CORE/PSW[8] (net)    13   5.5869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/D (SDFFX1_HVT)
                                            0.0000   0.2911   1.0000   0.0000   0.0000     2.7575 r
  data arrival time                                                                        2.7575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2545     2.2382
  data required time                                                                       2.2382
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2382
  data arrival time                                                                       -2.7575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5193


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0713   1.0000            0.3898     1.4285 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5393 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0713   1.0000   0.0000   0.0000     1.4285 r
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0346   1.0000            0.1184     1.5469 f
  I_PARSER/context_cmd[1] (net)
                               1   1.8106 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.5469 f
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0474   1.0000            0.0956     1.6425 f
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  13.9296 
  I_CONTEXT_MEM/U24/A1 (AND2X1_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     1.6425 f
  I_CONTEXT_MEM/U24/Y (AND2X1_LVT)                   0.0393   1.0000            0.0918     1.7343 f
  I_CONTEXT_MEM/n129 (net)     3   1.6725 
  I_CONTEXT_MEM/U316/A1 (AND2X2_LVT)        0.0000   0.0393   1.0000   0.0000   0.0000     1.7343 f
  I_CONTEXT_MEM/U316/Y (AND2X2_LVT)                  0.0593   1.0000            0.1129     1.8472 f
  I_CONTEXT_MEM/n231 (net)    11   4.8566 
  I_CONTEXT_MEM/U171/A1 (AOI22X1_RVT)       0.0000   0.0593   1.0000   0.0000   0.0000     1.8472 f
  I_CONTEXT_MEM/U171/Y (AOI22X1_RVT)                 0.0775   1.0000            0.3406     2.1877 r
  I_CONTEXT_MEM/n211 (net)     1   1.4200 
  I_CONTEXT_MEM/ZBUF_2_inst_23376/A (NBUFFX8_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0000     2.1877 r
  I_CONTEXT_MEM/ZBUF_2_inst_23376/Y (NBUFFX8_LVT)    0.0336   1.0000            0.0908     2.2785 r
  I_CONTEXT_MEM/ZBUF_2_67 (net)
                               1   0.6221 
  I_CONTEXT_MEM/U174/A1 (NAND3X0_LVT)       0.0000   0.0336   1.0000   0.0000   0.0000     2.2785 r
  I_CONTEXT_MEM/U174/Y (NAND3X0_LVT)                 0.1239   1.0000            0.0959     2.3745 f
  I_CONTEXT_MEM/pci_context_data[18] (net)
                               3   2.9053 
  I_RISC_CORE/Instrn_18__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.1239   1.0000   0.0000   0.0000     2.3745 f
  I_RISC_CORE/Instrn_18__UPF_LS/Y (LSUPX8_LVT)       0.0335   1.0000            0.3318     2.7062 f
  I_RISC_CORE/n[1342] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/D (SDFFX2_HVT)
                                            0.0000   0.0335   1.0000   0.0000   0.0000     2.7062 f
  data arrival time                                                                        2.7062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX2_HVT)                          3.4195 r
  library setup time                                          1.0000           -1.2270     2.1925
  data required time                                                                       2.1925
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1925
  data arrival time                                                                       -2.7062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5137


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/QN (SDFFX1_HVT)
                                                     0.4396   1.0000            1.0165     4.6509 r
  I_RISC_CORE/n275 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_290_1726/A (INVX8_RVT)
                                            0.0000   0.4396   1.0000   0.0000   0.0000     4.6509 r
  I_RISC_CORE/HFSINV_290_1726/Y (INVX8_RVT)          0.1547   1.0000            0.0967     4.7476 f
  I_RISC_CORE/Xecutng_Instrn[17] (net)
                               8   1.9281 
  Xecutng_Instrn_17__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1547   1.0000   0.0000   0.0000     4.7476 f
  Xecutng_Instrn_17__UPF_LS/Y (LSDNSSX4_LVT)         0.0419   1.0000            0.1748     4.9224 f
  n362 (net)                   1   0.4847 
  U308/A4 (AO22X1_RVT)                      0.0000   0.0419   1.0000   0.0000   0.0000     4.9224 f
  U308/Y (AO22X1_RVT)                                0.0835   1.0000            0.1813     5.1037 f
  n205 (net)                   1   0.7595 
  U434/A (INVX1_LVT)                        0.0000   0.0835   1.0000   0.0000   0.0000     5.1037 f
  U434/Y (INVX1_LVT)                                 0.0439   1.0000            0.0585     5.1622 r
  n606 (net)                   1   0.4035 
  U311/A2 (NAND3X1_HVT)                     0.0000   0.0439   1.0000   0.0000   0.0000     5.1622 r
  U311/Y (NAND3X1_HVT)                               0.1668   1.0000            0.7047     5.8669 f
  n677 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_106_2/A (NBUFFX16_HVT)   0.0000   0.1668   1.0000   0.0000   0.0000     5.8669 f
  I_PCI_TOP/HFSBUF_106_2/Y (NBUFFX16_HVT)            0.1225   1.0000            0.3055     6.1724 f
  I_PCI_TOP/HFSNET_0 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.1724 f
  data arrival time                                                                        6.1724

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1078     5.6588
  data required time                                                                       5.6588
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6588
  data arrival time                                                                       -6.1724
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5135


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0713   1.0000            0.3898     1.4285 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5393 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0713   1.0000   0.0000   0.0000     1.4285 r
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0346   1.0000            0.1184     1.5469 f
  I_PARSER/context_cmd[1] (net)
                               1   1.8106 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.5469 f
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0474   1.0000            0.0956     1.6425 f
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  13.9296 
  I_CONTEXT_MEM/U24/A1 (AND2X1_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     1.6425 f
  I_CONTEXT_MEM/U24/Y (AND2X1_LVT)                   0.0393   1.0000            0.0918     1.7343 f
  I_CONTEXT_MEM/n129 (net)     3   1.6725 
  I_CONTEXT_MEM/U319/A1 (AND2X4_LVT)        0.0000   0.0393   1.0000   0.0000   0.0000     1.7343 f
  I_CONTEXT_MEM/U319/Y (AND2X4_LVT)                  0.0695   1.0000            0.1271     1.8614 f
  I_CONTEXT_MEM/n232 (net)    10   4.7040 
  I_CONTEXT_MEM/U67/A1 (AOI22X1_RVT)        0.0000   0.0695   1.0000   0.0000   0.0000     1.8614 f
  I_CONTEXT_MEM/U67/Y (AOI22X1_RVT)                  0.0775   1.0000            0.3484     2.2097 r
  I_CONTEXT_MEM/n66 (net)      1   1.4200 
  I_CONTEXT_MEM/ZBUF_2_inst_23378/A (NBUFFX8_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0000     2.2097 r
  I_CONTEXT_MEM/ZBUF_2_inst_23378/Y (NBUFFX8_LVT)    0.0335   1.0000            0.0906     2.3004 r
  I_CONTEXT_MEM/ZBUF_2_69 (net)
                               1   0.5393 
  I_CONTEXT_MEM/U71/A1 (NAND4X1_LVT)        0.0000   0.0335   1.0000   0.0000   0.0000     2.3004 r
  I_CONTEXT_MEM/U71/Y (NAND4X1_LVT)                  0.0474   1.0000            0.1472     2.4476 f
  I_CONTEXT_MEM/pci_context_data[13] (net)
                               2   2.4735 
  I_RISC_CORE/Instrn_13__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0474   1.0000   0.0000   0.0000     2.4476 f
  I_RISC_CORE/Instrn_13__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2740     2.7216 f
  I_RISC_CORE/n[1347] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/D (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.7216 f
  data arrival time                                                                        2.7216

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)                          3.4195 r
  library setup time                                          1.0000           -1.2088     2.2107
  data required time                                                                       2.2107
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2107
  data arrival time                                                                       -2.7216
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5109


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[9] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[9] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_134/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_134/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7352 r
  I_RISC_CORE/sram_fixnet_134 (net)
                               1   0.8843 
  I_RISC_CORE/U185/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7352 r
  I_RISC_CORE/U185/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7275 f
  I_RISC_CORE/RESULT_DATA[9] (net)
                               2   2.4520 
  RESULT_DATA_9__UPF_LS/A (LSDNSSX8_LVT)    0.0000   0.3209   1.0000   0.0000   0.0000     4.7275 f
  RESULT_DATA_9__UPF_LS/Y (LSDNSSX8_LVT)             0.0556   1.0000            0.2428     4.9703 f
  n399 (net)                   2   0.8935 
  U397/A4 (AO22X1_RVT)                      0.0000   0.0556   1.0000   0.0000   0.0000     4.9703 f
  U397/Y (AO22X1_RVT)                                0.0798   1.0000            0.1834     5.1537 f
  n285 (net)                   1   0.4825 
  U375/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1537 f
  U375/Y (INVX0_HVT)                                 0.0725   1.0000            0.0976     5.2512 r
  n592 (net)                   1   0.4035 
  U400/A2 (NAND3X1_HVT)                     0.0000   0.0725   1.0000   0.0000   0.0000     5.2512 r
  U400/Y (NAND3X1_HVT)                               0.1325   1.0000            0.6859     5.9371 f
  n656 (net)                   1   0.4542 
  U416/A (NBUFFX2_HVT)                      0.0000   0.1325   1.0000   0.0000   0.0000     5.9371 f
  U416/Y (NBUFFX2_HVT)                               0.1182   1.0000            0.2738     6.2109 f
  net_pci_wfifo_data[25] (net)
                               1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     6.2109 f
  data arrival time                                                                        6.2109

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9000     5.7000
  clock reconvergence pessimism                                                 0.0012     5.7012
  clock uncertainty                                                            -0.1000     5.6012
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)                              5.6012 r
  library setup time                                          1.0000            0.1040     5.7052
  data required time                                                                       5.7052
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7052
  data arrival time                                                                       -6.2109
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5057


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[10] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[10] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_133/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_133/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7352 r
  I_RISC_CORE/sram_fixnet_133 (net)
                               1   0.8843 
  I_RISC_CORE/U198/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7352 r
  I_RISC_CORE/U198/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7275 f
  I_RISC_CORE/RESULT_DATA[10] (net)
                               2   2.4520 
  RESULT_DATA_10__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7275 f
  RESULT_DATA_10__UPF_LS/Y (LSDNSSX8_LVT)            0.0556   1.0000            0.2428     4.9703 f
  n398 (net)                   2   0.8935 
  U475/A4 (AO22X1_RVT)                      0.0000   0.0556   1.0000   0.0000   0.0000     4.9703 f
  U475/Y (AO22X1_RVT)                                0.0798   1.0000            0.1834     5.1537 f
  n412 (net)                   1   0.4825 
  U301/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1537 f
  U301/Y (INVX0_HVT)                                 0.0725   1.0000            0.0976     5.2512 r
  n579 (net)                   1   0.4035 
  U478/A2 (NAND3X1_HVT)                     0.0000   0.0725   1.0000   0.0000   0.0000     5.2512 r
  U478/Y (NAND3X1_HVT)                               0.1325   1.0000            0.6859     5.9371 f
  n654 (net)                   1   0.4542 
  U413/A (NBUFFX2_HVT)                      0.0000   0.1325   1.0000   0.0000   0.0000     5.9371 f
  U413/Y (NBUFFX2_HVT)                               0.1182   1.0000            0.2738     6.2109 f
  net_pci_wfifo_data[26] (net)
                               1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     6.2109 f
  data arrival time                                                                        6.2109

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9000     5.7000
  clock reconvergence pessimism                                                 0.0012     5.7012
  clock uncertainty                                                            -0.1000     5.6012
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)                              5.6012 r
  library setup time                                          1.0000            0.1040     5.7052
  data required time                                                                       5.7052
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7052
  data arrival time                                                                       -6.2109
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5057


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[11] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[11] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_132/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_132/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7352 r
  I_RISC_CORE/sram_fixnet_132 (net)
                               1   0.8843 
  I_RISC_CORE/U196/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7352 r
  I_RISC_CORE/U196/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7275 f
  I_RISC_CORE/RESULT_DATA[11] (net)
                               2   2.4520 
  RESULT_DATA_11__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7275 f
  RESULT_DATA_11__UPF_LS/Y (LSDNSSX8_LVT)            0.0556   1.0000            0.2428     4.9703 f
  n397 (net)                   2   0.8935 
  U314/A4 (AO22X1_RVT)                      0.0000   0.0556   1.0000   0.0000   0.0000     4.9703 f
  U314/Y (AO22X1_RVT)                                0.0798   1.0000            0.1834     5.1537 f
  n210 (net)                   1   0.4825 
  U428/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1537 f
  U428/Y (INVX0_HVT)                                 0.0725   1.0000            0.0976     5.2512 r
  n605 (net)                   1   0.4035 
  U317/A2 (NAND3X1_HVT)                     0.0000   0.0725   1.0000   0.0000   0.0000     5.2512 r
  U317/Y (NAND3X1_HVT)                               0.1325   1.0000            0.6859     5.9371 f
  n655 (net)                   1   0.4542 
  U408/A (NBUFFX2_HVT)                      0.0000   0.1325   1.0000   0.0000   0.0000     5.9371 f
  U408/Y (NBUFFX2_HVT)                               0.1182   1.0000            0.2738     6.2109 f
  net_pci_wfifo_data[27] (net)
                               1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     6.2109 f
  data arrival time                                                                        6.2109

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9000     5.7000
  clock reconvergence pessimism                                                 0.0012     5.7012
  clock uncertainty                                                            -0.1000     5.6012
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)                              5.6012 r
  library setup time                                          1.0000            0.1040     5.7052
  data required time                                                                       5.7052
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7052
  data arrival time                                                                       -6.2109
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5057


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[8] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[8] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_135/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_135/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7352 r
  I_RISC_CORE/sram_fixnet_135 (net)
                               1   0.8843 
  I_RISC_CORE/U194/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7352 r
  I_RISC_CORE/U194/SO (HADDX2_HVT)                   0.2930   1.0000            0.9547     4.6899 f
  I_RISC_CORE/RESULT_DATA[8] (net)
                               2   0.9925 
  RESULT_DATA_8__UPF_LS/A (LSDNSSX4_LVT)    0.0000   0.2930   1.0000   0.0000   0.0000     4.6899 f
  RESULT_DATA_8__UPF_LS/Y (LSDNSSX4_LVT)             0.0626   1.0000            0.2711     4.9611 f
  n400 (net)                   2   0.8935 
  U388/A4 (AO22X1_RVT)                      0.0000   0.0626   1.0000   0.0000   0.0000     4.9611 f
  U388/Y (AO22X1_RVT)                                0.0798   1.0000            0.1874     5.1484 f
  n277 (net)                   1   0.4825 
  U381/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1484 f
  U381/Y (INVX0_HVT)                                 0.0725   1.0000            0.0976     5.2460 r
  n593 (net)                   1   0.4035 
  U392/A2 (NAND3X1_HVT)                     0.0000   0.0725   1.0000   0.0000   0.0000     5.2460 r
  U392/Y (NAND3X1_HVT)                               0.1325   1.0000            0.6859     5.9319 f
  n657 (net)                   1   0.4542 
  U414/A (NBUFFX2_HVT)                      0.0000   0.1325   1.0000   0.0000   0.0000     5.9319 f
  U414/Y (NBUFFX2_HVT)                               0.1182   1.0000            0.2738     6.2057 f
  net_pci_wfifo_data[24] (net)
                               1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     6.2057 f
  data arrival time                                                                        6.2057

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9000     5.7000
  clock reconvergence pessimism                                                 0.0012     5.7012
  clock uncertainty                                                            -0.1000     5.6012
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)                              5.6012 r
  library setup time                                          1.0000            0.1040     5.7052
  data required time                                                                       5.7052
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7052
  data arrival time                                                                       -6.2057
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5005


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0000            1.5618     2.5931 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2697   1.0000   0.0000   0.0000     2.5931 r
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.1812   1.0000            0.5089     3.1020 r
  I_RISC_CORE/n263 (net)       2   0.9866 
  I_RISC_CORE/U249/A (INVX0_HVT)            0.0000   0.1812   1.0000   0.0000   0.0000     3.1020 r
  I_RISC_CORE/U249/Y (INVX0_HVT)                     0.1486   1.0000            0.2043     3.3063 f
  I_RISC_CORE/n1368 (net)      4   1.5908 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1486   1.0000   0.0000   0.0000     3.3063 f
  data arrival time                                                                        3.3063

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8261     3.2261
  clock reconvergence pessimism                                                 0.0760     3.3021
  clock uncertainty                                                            -0.1000     3.2021
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)      3.2021 r
  clock gating setup time                                     1.0000           -0.3960     2.8061
  data required time                                                                       2.8061
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8061
  data arrival time                                                                       -3.3063
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5002


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0713   1.0000            0.3898     1.4285 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5393 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0713   1.0000   0.0000   0.0000     1.4285 r
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0346   1.0000            0.1184     1.5469 f
  I_PARSER/context_cmd[1] (net)
                               1   1.8106 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.5469 f
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0474   1.0000            0.0956     1.6425 f
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  13.9296 
  I_CONTEXT_MEM/U24/A1 (AND2X1_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     1.6425 f
  I_CONTEXT_MEM/U24/Y (AND2X1_LVT)                   0.0393   1.0000            0.0918     1.7343 f
  I_CONTEXT_MEM/n129 (net)     3   1.6725 
  I_CONTEXT_MEM/U316/A1 (AND2X2_LVT)        0.0000   0.0393   1.0000   0.0000   0.0000     1.7343 f
  I_CONTEXT_MEM/U316/Y (AND2X2_LVT)                  0.0593   1.0000            0.1129     1.8472 f
  I_CONTEXT_MEM/n231 (net)    11   4.8566 
  I_CONTEXT_MEM/U183/A1 (AOI22X1_RVT)       0.0000   0.0593   1.0000   0.0000   0.0000     1.8472 f
  I_CONTEXT_MEM/U183/Y (AOI22X1_RVT)                 0.0775   1.0000            0.3406     2.1877 r
  I_CONTEXT_MEM/n212 (net)     1   1.4200 
  I_CONTEXT_MEM/ZBUF_2_inst_23428/A (NBUFFX8_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0000     2.1877 r
  I_CONTEXT_MEM/ZBUF_2_inst_23428/Y (NBUFFX8_LVT)    0.0336   1.0000            0.0908     2.2785 r
  I_CONTEXT_MEM/ZBUF_2_71 (net)
                               1   0.6221 
  I_CONTEXT_MEM/U186/A1 (NAND3X0_LVT)       0.0000   0.0336   1.0000   0.0000   0.0000     2.2785 r
  I_CONTEXT_MEM/U186/Y (NAND3X0_LVT)                 0.1105   1.0000            0.0867     2.3652 f
  I_CONTEXT_MEM/pci_context_data[22] (net)
                               2   2.4735 
  I_RISC_CORE/Instrn_22__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.1105   1.0000   0.0000   0.0000     2.3652 f
  I_RISC_CORE/Instrn_22__UPF_LS/Y (LSUPX4_LVT)       0.0372   1.0000            0.3198     2.6850 f
  I_RISC_CORE/n[1338] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/D (SDFFX2_HVT)
                                            0.0000   0.0372   1.0000   0.0000   0.0000     2.6850 f
  data arrival time                                                                        2.6850

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX2_HVT)                          3.4195 r
  library setup time                                          1.0000           -1.2292     2.1903
  data required time                                                                       2.1903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1903
  data arrival time                                                                       -2.6850
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4947


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0607     2.2951 f
  I_RISC_CORE/n796 (net)       1   0.4816 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2951 f
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4650 r
  I_RISC_CORE/ZINV_33_132 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_4_inst_54957/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4650 r
  I_RISC_CORE/ZINV_4_inst_54957/Y (INVX0_HVT)        0.1078   1.0000            0.1495     2.6145 f
  I_RISC_CORE/ZINV_4_132 (net)
                               1   1.0981 
  I_RISC_CORE/ZBUF_1312_inst_23101/A (NBUFFX8_HVT)
                                            0.0000   0.1078   1.0000   0.0000   0.0000     2.6145 f
  I_RISC_CORE/ZBUF_1312_inst_23101/Y (NBUFFX8_HVT)   0.1214   1.0000            0.2561     2.8706 f
  I_RISC_CORE/ZBUF_1312_45 (net)
                               7   2.0099 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1214   1.0000   0.0000   0.0000     2.8706 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5767     3.4473 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23657/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4473 f
  I_RISC_CORE/ZINV_97_inst_23657/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5560 r
  I_RISC_CORE/ZINV_97_96 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23655/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5560 r
  I_RISC_CORE/ZINV_63_inst_23655/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.9029 f
  I_RISC_CORE/ZINV_63_96 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.9029 f
  data arrival time                                                                        3.9029

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.1113     3.4203
  data required time                                                                       3.4203
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4203
  data arrival time                                                                       -3.9029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4826


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0607     2.2951 f
  I_RISC_CORE/n796 (net)       1   0.4816 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2951 f
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4650 r
  I_RISC_CORE/ZINV_33_132 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_4_inst_54957/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4650 r
  I_RISC_CORE/ZINV_4_inst_54957/Y (INVX0_HVT)        0.1078   1.0000            0.1495     2.6145 f
  I_RISC_CORE/ZINV_4_132 (net)
                               1   1.0981 
  I_RISC_CORE/ZBUF_1312_inst_23101/A (NBUFFX8_HVT)
                                            0.0000   0.1078   1.0000   0.0000   0.0000     2.6145 f
  I_RISC_CORE/ZBUF_1312_inst_23101/Y (NBUFFX8_HVT)   0.1214   1.0000            0.2561     2.8706 f
  I_RISC_CORE/ZBUF_1312_45 (net)
                               7   2.0099 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1214   1.0000   0.0000   0.0000     2.8706 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5767     3.4473 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23657/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4473 f
  I_RISC_CORE/ZINV_97_inst_23657/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5560 r
  I_RISC_CORE/ZINV_97_96 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23655/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5560 r
  I_RISC_CORE/ZINV_63_inst_23655/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.9029 f
  I_RISC_CORE/ZINV_63_96 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.9029 f
  data arrival time                                                                        3.9029

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.1113     3.4203
  data required time                                                                       3.4203
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4203
  data arrival time                                                                       -3.9029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4826


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0607     2.2951 f
  I_RISC_CORE/n796 (net)       1   0.4816 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2951 f
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4650 r
  I_RISC_CORE/ZINV_33_132 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_4_inst_54957/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4650 r
  I_RISC_CORE/ZINV_4_inst_54957/Y (INVX0_HVT)        0.1078   1.0000            0.1495     2.6145 f
  I_RISC_CORE/ZINV_4_132 (net)
                               1   1.0981 
  I_RISC_CORE/ZBUF_1312_inst_23101/A (NBUFFX8_HVT)
                                            0.0000   0.1078   1.0000   0.0000   0.0000     2.6145 f
  I_RISC_CORE/ZBUF_1312_inst_23101/Y (NBUFFX8_HVT)   0.1214   1.0000            0.2561     2.8706 f
  I_RISC_CORE/ZBUF_1312_45 (net)
                               7   2.0099 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1214   1.0000   0.0000   0.0000     2.8706 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5767     3.4473 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23657/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4473 f
  I_RISC_CORE/ZINV_97_inst_23657/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5560 r
  I_RISC_CORE/ZINV_97_96 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23655/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5560 r
  I_RISC_CORE/ZINV_63_inst_23655/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.9029 f
  I_RISC_CORE/ZINV_63_96 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.9029 f
  data arrival time                                                                        3.9029

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.1113     3.4203
  data required time                                                                       3.4203
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4203
  data arrival time                                                                       -3.9029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4826


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2096   1.0000            1.2592     2.4935 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   2.9678 
  I_RISC_CORE/ZBUF_1802_inst_22760/A (NBUFFX4_HVT)
                                            0.0000   0.2096   1.0000   0.0000   0.0000     2.4935 f
  I_RISC_CORE/ZBUF_1802_inst_22760/Y (NBUFFX4_HVT)   0.1414   1.0000            0.3581     2.8516 f
  I_RISC_CORE/ZBUF_1802_22 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1414   1.0000   0.0000   0.0000     2.8516 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1696   1.0000            0.5932     3.4448 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23648/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4448 f
  I_RISC_CORE/ZINV_97_inst_23648/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5535 r
  I_RISC_CORE/ZINV_97_95 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23646/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5535 r
  I_RISC_CORE/ZINV_63_inst_23646/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.9004 f
  I_RISC_CORE/ZINV_63_95 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.9004 f
  data arrival time                                                                        3.9004

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.1113     3.4203
  data required time                                                                       3.4203
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4203
  data arrival time                                                                       -3.9004
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4801


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2096   1.0000            1.2592     2.4935 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   2.9678 
  I_RISC_CORE/ZBUF_1802_inst_22760/A (NBUFFX4_HVT)
                                            0.0000   0.2096   1.0000   0.0000   0.0000     2.4935 f
  I_RISC_CORE/ZBUF_1802_inst_22760/Y (NBUFFX4_HVT)   0.1414   1.0000            0.3581     2.8516 f
  I_RISC_CORE/ZBUF_1802_22 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1414   1.0000   0.0000   0.0000     2.8516 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1696   1.0000            0.5932     3.4448 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23648/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4448 f
  I_RISC_CORE/ZINV_97_inst_23648/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5535 r
  I_RISC_CORE/ZINV_97_95 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23646/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5535 r
  I_RISC_CORE/ZINV_63_inst_23646/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.9004 f
  I_RISC_CORE/ZINV_63_95 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.9004 f
  data arrival time                                                                        3.9004

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.1113     3.4203
  data required time                                                                       3.4203
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4203
  data arrival time                                                                       -3.9004
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4801


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2096   1.0000            1.2592     2.4935 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   2.9678 
  I_RISC_CORE/ZBUF_1802_inst_22760/A (NBUFFX4_HVT)
                                            0.0000   0.2096   1.0000   0.0000   0.0000     2.4935 f
  I_RISC_CORE/ZBUF_1802_inst_22760/Y (NBUFFX4_HVT)   0.1414   1.0000            0.3581     2.8516 f
  I_RISC_CORE/ZBUF_1802_22 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1414   1.0000   0.0000   0.0000     2.8516 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1696   1.0000            0.5932     3.4448 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23648/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4448 f
  I_RISC_CORE/ZINV_97_inst_23648/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5535 r
  I_RISC_CORE/ZINV_97_95 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23646/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5535 r
  I_RISC_CORE/ZINV_63_inst_23646/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.9004 f
  I_RISC_CORE/ZINV_63_95 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.9004 f
  data arrival time                                                                        3.9004

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.1113     3.4203
  data required time                                                                       3.4203
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4203
  data arrival time                                                                       -3.9004
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4801


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0713   1.0000            0.3898     1.4285 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5393 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0713   1.0000   0.0000   0.0000     1.4285 r
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0346   1.0000            0.1184     1.5469 f
  I_PARSER/context_cmd[1] (net)
                               1   1.8106 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.5469 f
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0474   1.0000            0.0956     1.6425 f
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  13.9296 
  I_CONTEXT_MEM/HFSINV_593_1718/A (INVX16_LVT)
                                            0.0000   0.0474   1.0000   0.0000   0.0000     1.6425 f
  I_CONTEXT_MEM/HFSINV_593_1718/Y (INVX16_LVT)       0.0252   1.0000            0.0328     1.6753 r
  I_CONTEXT_MEM/HFSNET_25 (net)
                               8   4.5777 
  I_CONTEXT_MEM/U31/A2 (NOR2X0_LVT)         0.0000   0.0252   1.0000   0.0000   0.0000     1.6753 r
  I_CONTEXT_MEM/U31/Y (NOR2X0_LVT)                   0.0294   1.0000            0.0885     1.7639 f
  I_CONTEXT_MEM/n130 (net)     2   1.1020 
  I_CONTEXT_MEM/U32/A2 (AND2X4_LVT)         0.0000   0.0294   1.0000   0.0000   0.0000     1.7639 f
  I_CONTEXT_MEM/U32/Y (AND2X4_LVT)                   0.0812   1.0000            0.1448     1.9087 f
  I_CONTEXT_MEM/n178 (net)    21  10.3749 
  I_CONTEXT_MEM/U169/A1 (NAND2X0_RVT)       0.0000   0.0812   1.0000   0.0000   0.0000     1.9087 f
  I_CONTEXT_MEM/U169/Y (NAND2X0_RVT)                 0.1872   1.0000            0.1586     2.0673 r
  I_CONTEXT_MEM/n152 (net)     1   1.3627 
  I_CONTEXT_MEM/ZBUF_2_inst_23510/A (NBUFFX8_RVT)
                                            0.0000   0.1872   1.0000   0.0000   0.0000     2.0673 r
  I_CONTEXT_MEM/ZBUF_2_inst_23510/Y (NBUFFX8_RVT)    0.0590   1.0000            0.1866     2.2540 r
  I_CONTEXT_MEM/ZBUF_2_79 (net)
                               1   0.5260 
  I_CONTEXT_MEM/U170/A3 (NAND3X0_LVT)       0.0000   0.0590   1.0000   0.0000   0.0000     2.2540 r
  I_CONTEXT_MEM/U170/Y (NAND3X0_LVT)                 0.1105   1.0000            0.1060     2.3600 f
  I_CONTEXT_MEM/pci_context_data[17] (net)
                               2   2.4735 
  I_RISC_CORE/Instrn_17__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.1105   1.0000   0.0000   0.0000     2.3600 f
  I_RISC_CORE/Instrn_17__UPF_LS/Y (LSUPX4_LVT)       0.0372   1.0000            0.3198     2.6798 f
  I_RISC_CORE/n[1343] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/D (SDFFX1_HVT)
                                            0.0000   0.0372   1.0000   0.0000   0.0000     2.6798 f
  data arrival time                                                                        2.6798

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)                          3.4195 r
  library setup time                                          1.0000           -1.2088     2.2107
  data required time                                                                       2.2107
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2107
  data arrival time                                                                       -2.6798
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4690


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1925   1.0000            1.2356     2.4700 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.8433 
  I_RISC_CORE/ZBUF_197_inst_23135/A (NBUFFX2_HVT)
                                            0.0000   0.1925   1.0000   0.0000   0.0000     2.4700 f
  I_RISC_CORE/ZBUF_197_inst_23135/Y (NBUFFX2_HVT)    0.1515   1.0000            0.3549     2.8250 f
  I_RISC_CORE/ZBUF_197_50 (net)
                               4   1.7684 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1515   1.0000   0.0000   0.0000     2.8250 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6015     3.4264 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23637/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.4264 f
  I_RISC_CORE/ZINV_97_inst_23637/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5351 r
  I_RISC_CORE/ZINV_97_93 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23635/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5351 r
  I_RISC_CORE/ZINV_63_inst_23635/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.8821 f
  I_RISC_CORE/ZINV_63_93 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.8821 f
  data arrival time                                                                        3.8821

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.1113     3.4203
  data required time                                                                       3.4203
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4203
  data arrival time                                                                       -3.8821
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4617


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1925   1.0000            1.2356     2.4700 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.8433 
  I_RISC_CORE/ZBUF_197_inst_23135/A (NBUFFX2_HVT)
                                            0.0000   0.1925   1.0000   0.0000   0.0000     2.4700 f
  I_RISC_CORE/ZBUF_197_inst_23135/Y (NBUFFX2_HVT)    0.1515   1.0000            0.3549     2.8250 f
  I_RISC_CORE/ZBUF_197_50 (net)
                               4   1.7684 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1515   1.0000   0.0000   0.0000     2.8250 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6015     3.4264 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23637/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.4264 f
  I_RISC_CORE/ZINV_97_inst_23637/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5351 r
  I_RISC_CORE/ZINV_97_93 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23635/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5351 r
  I_RISC_CORE/ZINV_63_inst_23635/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.8821 f
  I_RISC_CORE/ZINV_63_93 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.8821 f
  data arrival time                                                                        3.8821

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.1113     3.4203
  data required time                                                                       3.4203
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4203
  data arrival time                                                                       -3.8821
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4617


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1925   1.0000            1.2356     2.4700 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.8433 
  I_RISC_CORE/ZBUF_197_inst_23135/A (NBUFFX2_HVT)
                                            0.0000   0.1925   1.0000   0.0000   0.0000     2.4700 f
  I_RISC_CORE/ZBUF_197_inst_23135/Y (NBUFFX2_HVT)    0.1515   1.0000            0.3549     2.8250 f
  I_RISC_CORE/ZBUF_197_50 (net)
                               4   1.7684 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1515   1.0000   0.0000   0.0000     2.8250 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6015     3.4264 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23637/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.4264 f
  I_RISC_CORE/ZINV_97_inst_23637/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5351 r
  I_RISC_CORE/ZINV_97_93 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23635/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5351 r
  I_RISC_CORE/ZINV_63_inst_23635/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.8821 f
  I_RISC_CORE/ZINV_63_93 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.8821 f
  data arrival time                                                                        3.8821

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.1113     3.4203
  data required time                                                                       3.4203
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4203
  data arrival time                                                                       -3.8821
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4617


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5721     2.7163 r
  I_RISC_CORE/n1538 (net)      7   2.9730 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/D (SDFFX1_HVT)
                                            0.0000   0.2501   1.0000   0.0000   0.0000     2.7163 r
  data arrival time                                                                        2.7163

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2311     2.2616
  data required time                                                                       2.2616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2616
  data arrival time                                                                       -2.7163
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4547


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5721     2.7163 r
  I_RISC_CORE/n1538 (net)      7   2.9730 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/D (SDFFX1_HVT)
                                            0.0000   0.2501   1.0000   0.0000   0.0000     2.7163 r
  data arrival time                                                                        2.7163

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2311     2.2616
  data required time                                                                       2.2616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2616
  data arrival time                                                                       -2.7163
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4547


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5721     2.7163 r
  I_RISC_CORE/n1538 (net)      7   2.9730 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/D (SDFFX1_HVT)
                                            0.0000   0.2501   1.0000   0.0000   0.0000     2.7163 r
  data arrival time                                                                        2.7163

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2311     2.2616
  data required time                                                                       2.2616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2616
  data arrival time                                                                       -2.7163
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4547


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.2392     4.8735 f
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   1.9791 
  Xecutng_Instrn_9__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     4.8735 f
  Xecutng_Instrn_9__UPF_LS/Y (LSDNSSX4_RVT)          0.1497   1.0000            0.3779     5.2514 f
  n370 (net)                   4   1.8563 
  U240/A2 (AO22X1_HVT)                      0.0000   0.1497   1.0000   0.0000   0.0000     5.2514 f
  U240/Y (AO22X1_HVT)                                0.1802   1.0000            0.6135     5.8650 f
  n737 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_97/A (NBUFFX8_HVT)   0.0000   0.1802   1.0000   0.0000   0.0000     5.8650 f
  I_SDRAM_TOP/HFSBUF_4_97/Y (NBUFFX8_HVT)            0.1100   1.0000            0.3007     6.1657 f
  I_SDRAM_TOP/HFSNET_29 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[9] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.1657 f
  data arrival time                                                                        6.1657

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1197     5.7200
  data required time                                                                       5.7200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7200
  data arrival time                                                                       -6.1657
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4457


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX2_HVT)
                                                     0.2091   1.0000            1.2585     4.8929 f
  I_RISC_CORE/Xecutng_Instrn[22] (net)
                               6   2.9344 
  Xecutng_Instrn_22__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.2091   1.0000   0.0000   0.0000     4.8929 f
  Xecutng_Instrn_22__UPF_LS/Y (LSDNSSX4_LVT)         0.0496   1.0000            0.2129     5.1058 f
  n357 (net)                   1   0.4372 
  U463/A4 (AO22X1_HVT)                      0.0000   0.0496   1.0000   0.0000   0.0000     5.1058 f
  U463/Y (AO22X1_HVT)                                0.1673   1.0000            0.3539     5.4597 f
  n340 (net)                   1   0.6880 
  U309/A (INVX1_RVT)                        0.0000   0.1673   1.0000   0.0000   0.0000     5.4597 f
  U309/Y (INVX1_RVT)                                 0.0852   1.0000            0.1336     5.5934 r
  n581 (net)                   1   0.5503 
  U466/A2 (NAND3X0_RVT)                     0.0000   0.0852   1.0000   0.0000   0.0000     5.5934 r
  U466/Y (NAND3X0_RVT)                               0.1886   1.0000            0.1885     5.7819 f
  n674 (net)                   1   1.5798 
  I_PCI_TOP/ZBUF_146_inst_23122/A (NBUFFX16_HVT)
                                            0.0000   0.1886   1.0000   0.0000   0.0000     5.7819 f
  I_PCI_TOP/ZBUF_146_inst_23122/Y (NBUFFX16_HVT)     0.1224   1.0000            0.3224     6.1043 f
  I_PCI_TOP/ZBUF_146_49 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.1043 f
  data arrival time                                                                        6.1043

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1078     5.6588
  data required time                                                                       5.6588
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6588
  data arrival time                                                                       -6.1043
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4454


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.2392     4.8735 f
  I_RISC_CORE/Xecutng_Instrn[8] (net)
                               5   1.9791 
  Xecutng_Instrn_8__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     4.8735 f
  Xecutng_Instrn_8__UPF_LS/Y (LSDNSSX4_RVT)          0.1485   1.0000            0.3763     5.2498 f
  n371 (net)                   4   1.6976 
  U241/A2 (AO22X1_HVT)                      0.0000   0.1485   1.0000   0.0000   0.0000     5.2498 f
  U241/Y (AO22X1_HVT)                                0.1802   1.0000            0.6126     5.8624 f
  n697 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_109/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.8624 f
  I_SDRAM_TOP/HFSBUF_4_109/Y (NBUFFX8_HVT)           0.1100   1.0000            0.3007     6.1631 f
  I_SDRAM_TOP/HFSNET_41 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[8] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.1631 f
  data arrival time                                                                        6.1631

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1197     5.7200
  data required time                                                                       5.7200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7200
  data arrival time                                                                       -6.1631
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4431


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX2_HVT)
                                                     0.4232   1.0000            1.0178     4.6522 r
  I_RISC_CORE/n294 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_224_1790/A (INVX8_RVT)
                                            0.0000   0.4232   1.0000   0.0000   0.0000     4.6522 r
  I_RISC_CORE/HFSINV_224_1790/Y (INVX8_RVT)          0.1496   1.0000            0.0952     4.7474 f
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               8   1.9178 
  Xecutng_Instrn_21__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1496   1.0000   0.0000   0.0000     4.7474 f
  Xecutng_Instrn_21__UPF_LS/Y (LSDNSSX4_LVT)         0.0414   1.0000            0.1715     4.9189 f
  n358 (net)                   1   0.5424 
  U457/A4 (AO22X1_LVT)                      0.0000   0.0414   1.0000   0.0000   0.0000     4.9189 f
  U457/Y (AO22X1_LVT)                                0.0516   1.0000            0.0894     5.0084 f
  n335 (net)                   1   0.6268 
  U315/A (INVX1_HVT)                        0.0000   0.0516   1.0000   0.0000   0.0000     5.0084 f
  U315/Y (INVX1_HVT)                                 0.0574   1.0000            0.0688     5.0771 r
  n582 (net)                   1   0.4035 
  U460/A2 (NAND3X1_HVT)                     0.0000   0.0574   1.0000   0.0000   0.0000     5.0771 r
  U460/Y (NAND3X1_HVT)                               0.1668   1.0000            0.7128     5.7900 f
  n671 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_57_111/A (NBUFFX16_HVT)
                                            0.0000   0.1668   1.0000   0.0000   0.0000     5.7900 f
  I_PCI_TOP/HFSBUF_57_111/Y (NBUFFX16_HVT)           0.1225   1.0000            0.3055     6.0955 f
  I_PCI_TOP/HFSNET_27 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.0955 f
  data arrival time                                                                        6.0955

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1078     5.6588
  data required time                                                                       5.6588
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6588
  data arrival time                                                                       -6.0955
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4366


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0550   1.0000            0.3329     1.3717 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4469 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0550   1.0000   0.0000   0.0000     1.3717 f
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0486   1.0000            0.1511     1.5228 r
  I_PARSER/context_cmd[1] (net)
                               1   2.0613 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0486   1.0000   0.0000   0.0000     1.5228 r
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0480   1.0000            0.0930     1.6158 r
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  14.4086 
  I_CONTEXT_MEM/HFSINV_593_1718/A (INVX16_LVT)
                                            0.0000   0.0480   1.0000   0.0000   0.0000     1.6158 r
  I_CONTEXT_MEM/HFSINV_593_1718/Y (INVX16_LVT)       0.0226   1.0000            0.0164     1.6323 f
  I_CONTEXT_MEM/HFSNET_25 (net)
                               8   4.1259 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.0226   1.0000   0.0000   0.0000     1.6323 f
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.0705   1.0000            0.1258     1.7580 f
  I_CONTEXT_MEM/n237 (net)    12   5.1616 
  I_CONTEXT_MEM/U63/A2 (NAND3X2_RVT)        0.0000   0.0705   1.0000   0.0000   0.0000     1.7580 f
  I_CONTEXT_MEM/U63/Y (NAND3X2_RVT)                  0.0652   1.0000            0.3096     2.0676 r
  I_CONTEXT_MEM/n60 (net)      1   0.4440 
  I_CONTEXT_MEM/U304/A2 (AND4X4_LVT)        0.0000   0.0652   1.0000   0.0000   0.0000     2.0676 r
  I_CONTEXT_MEM/U304/Y (AND4X4_LVT)                  0.0298   1.0000            0.1990     2.2667 r
  I_CONTEXT_MEM/n202 (net)     1   0.5530 
  I_CONTEXT_MEM/U17/A2 (NAND2X2_LVT)        0.0000   0.0298   1.0000   0.0000   0.0000     2.2667 r
  I_CONTEXT_MEM/U17/Y (NAND2X2_LVT)                  0.0343   1.0000            0.1052     2.3719 f
  I_CONTEXT_MEM/pci_context_data[15] (net)
                               2   2.4735 
  I_RISC_CORE/Instrn_15__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0343   1.0000   0.0000   0.0000     2.3719 f
  I_RISC_CORE/Instrn_15__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2650     2.6369 f
  I_RISC_CORE/n[1345] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.6369 f
  data arrival time                                                                        2.6369

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFX1_HVT)                          3.4195 r
  library setup time                                          1.0000           -1.2088     2.2107
  data required time                                                                       2.2107
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2107
  data arrival time                                                                       -2.6369
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4262


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0713   1.0000            0.3898     1.4285 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5393 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0713   1.0000   0.0000   0.0000     1.4285 r
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0346   1.0000            0.1184     1.5469 f
  I_PARSER/context_cmd[1] (net)
                               1   1.8106 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.5469 f
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0474   1.0000            0.0956     1.6425 f
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  13.9296 
  I_CONTEXT_MEM/HFSINV_593_1718/A (INVX16_LVT)
                                            0.0000   0.0474   1.0000   0.0000   0.0000     1.6425 f
  I_CONTEXT_MEM/HFSINV_593_1718/Y (INVX16_LVT)       0.0252   1.0000            0.0328     1.6753 r
  I_CONTEXT_MEM/HFSNET_25 (net)
                               8   4.5777 
  I_CONTEXT_MEM/U31/A2 (NOR2X0_LVT)         0.0000   0.0252   1.0000   0.0000   0.0000     1.6753 r
  I_CONTEXT_MEM/U31/Y (NOR2X0_LVT)                   0.0294   1.0000            0.0885     1.7639 f
  I_CONTEXT_MEM/n130 (net)     2   1.1020 
  I_CONTEXT_MEM/U32/A2 (AND2X4_LVT)         0.0000   0.0294   1.0000   0.0000   0.0000     1.7639 f
  I_CONTEXT_MEM/U32/Y (AND2X4_LVT)                   0.0812   1.0000            0.1448     1.9087 f
  I_CONTEXT_MEM/n178 (net)    21  10.3749 
  I_CONTEXT_MEM/U165/A1 (NAND2X0_RVT)       0.0000   0.0812   1.0000   0.0000   0.0000     1.9087 f
  I_CONTEXT_MEM/U165/Y (NAND2X0_RVT)                 0.1921   1.0000            0.1612     2.0699 r
  I_CONTEXT_MEM/n148 (net)     1   1.4200 
  I_CONTEXT_MEM/ZBUF_2_inst_23532/A (NBUFFX8_LVT)
                                            0.0000   0.1921   1.0000   0.0000   0.0000     2.0699 r
  I_CONTEXT_MEM/ZBUF_2_inst_23532/Y (NBUFFX8_LVT)    0.0505   1.0000            0.1361     2.2059 r
  I_CONTEXT_MEM/ZBUF_2_81 (net)
                               1   0.5620 
  I_CONTEXT_MEM/U199/A2 (NAND3X0_LVT)       0.0000   0.0505   1.0000   0.0000   0.0000     2.2059 r
  I_CONTEXT_MEM/U199/Y (NAND3X0_LVT)                 0.1234   1.0000            0.1099     2.3158 f
  I_CONTEXT_MEM/pci_context_data[16] (net)
                               3   2.8858 
  I_RISC_CORE/Instrn_16__UPF_LS/A (LSUPX2_LVT)
                                            0.0000   0.1234   1.0000   0.0000   0.0000     2.3158 f
  I_RISC_CORE/Instrn_16__UPF_LS/Y (LSUPX2_LVT)       0.0295   1.0000            0.3193     2.6352 f
  I_RISC_CORE/n[1344] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/D (SDFFX1_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     2.6352 f
  data arrival time                                                                        2.6352

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)                          3.4195 r
  library setup time                                          1.0000           -1.2058     2.2137
  data required time                                                                       2.2137
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2137
  data arrival time                                                                       -2.6352
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4215


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/Q (SDFFX1_HVT)
                                                     0.1896   1.0000            1.1118     4.7461 f
  I_RISC_CORE/Xecutng_Instrn[15] (net)
                               1   1.9965 
  Xecutng_Instrn_15__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1896   1.0000   0.0000   0.0000     4.7461 f
  Xecutng_Instrn_15__UPF_LS/Y (LSDNSSX8_LVT)         0.0392   1.0000            0.1736     4.9197 f
  n364 (net)                   4   2.1477 
  I_PARSER/U742/A1 (AO22X1_HVT)             0.0000   0.0392   1.0000   0.0000   0.0000     4.9197 f
  I_PARSER/U742/Y (AO22X1_HVT)                       0.1591   1.0000            0.4869     5.4066 f
  I_PARSER/n501 (net)          1   0.4297 
  I_PARSER/i_reg_reg_16_/D (SDFFX1_RVT)     0.0000   0.1591   1.0000   0.0000   0.0000     5.4066 f
  data arrival time                                                                        5.4066

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_16_/CLK (SDFFX1_RVT)                                                  5.6387 r
  library setup time                                          1.0000           -0.6525     4.9863
  data required time                                                                       4.9863
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9863
  data arrival time                                                                       -5.4066
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4203


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0607     4.6951 f
  I_RISC_CORE/n796 (net)       1   0.4816 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     4.6951 f
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1270   1.0000            0.1698     4.8650 r
  I_RISC_CORE/ZINV_33_132 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_14_inst_54956/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     4.8650 r
  I_RISC_CORE/ZINV_14_inst_54956/Y (INVX0_HVT)       0.1445   1.0000            0.1702     5.0352 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               1   1.7541 
  Xecutng_Instrn_5__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.1445   1.0000   0.0000   0.0000     5.0352 f
  Xecutng_Instrn_5__UPF_LS/Y (LSDNSSX8_HVT)          0.0779   1.0000            0.2364     5.2716 f
  n374 (net)                   4   1.7694 
  U249/A2 (AO22X1_HVT)                      0.0000   0.0779   1.0000   0.0000   0.0000     5.2716 f
  U249/Y (AO22X1_HVT)                                0.1802   1.0000            0.5550     5.8266 f
  n749 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_89/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.8266 f
  I_SDRAM_TOP/HFSBUF_23_89/Y (NBUFFX8_HVT)           0.1100   1.0000            0.3007     6.1273 f
  I_SDRAM_TOP/HFSNET_21 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[5] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.1273 f
  data arrival time                                                                        6.1273

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1197     5.7200
  data required time                                                                       5.7200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7200
  data arrival time                                                                       -6.1273
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4073


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.2009   1.0000            1.2475     4.8818 f
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.3857 
  Xecutng_Instrn_4__UPF_LS/A (LSDNSSX4_HVT)
                                            0.0000   0.2009   1.0000   0.0000   0.0000     4.8818 f
  Xecutng_Instrn_4__UPF_LS/Y (LSDNSSX4_HVT)          0.1482   1.0000            0.3723     5.2542 f
  n375 (net)                   4   2.1362 
  I_PARSER/U750/A2 (AO22X1_LVT)             0.0000   0.1482   1.0000   0.0000   0.0000     5.2542 f
  I_PARSER/U750/Y (AO22X1_LVT)                       0.0389   1.0000            0.2000     5.4542 f
  I_PARSER/n498 (net)          1   0.4297 
  I_PARSER/i_reg_reg_5_/D (SDFFX1_RVT)      0.0000   0.0389   1.0000   0.0000   0.0000     5.4542 f
  data arrival time                                                                        5.4542

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_5_/CLK (SDFFX1_RVT)                                                   5.6387 r
  library setup time                                          1.0000           -0.5905     5.0483
  data required time                                                                       5.0483
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.0483
  data arrival time                                                                       -5.4542
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4059


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.2009   1.0000            1.2475     4.8818 f
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.3857 
  Xecutng_Instrn_4__UPF_LS/A (LSDNSSX4_HVT)
                                            0.0000   0.2009   1.0000   0.0000   0.0000     4.8818 f
  Xecutng_Instrn_4__UPF_LS/Y (LSDNSSX4_HVT)          0.1482   1.0000            0.3723     5.2542 f
  n375 (net)                   4   2.1362 
  I_PARSER/U751/A2 (AO22X1_LVT)             0.0000   0.1482   1.0000   0.0000   0.0000     5.2542 f
  I_PARSER/U751/Y (AO22X1_LVT)                       0.0389   1.0000            0.2000     5.4542 f
  I_PARSER/n477 (net)          1   0.4297 
  I_PARSER/i_reg_reg_6_/D (SDFFX1_RVT)      0.0000   0.0389   1.0000   0.0000   0.0000     5.4542 f
  data arrival time                                                                        5.4542

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9375     5.7375
  clock reconvergence pessimism                                                 0.0012     5.7387
  clock uncertainty                                                            -0.1000     5.6387
  I_PARSER/i_reg_reg_6_/CLK (SDFFX1_RVT)                                                   5.6387 r
  library setup time                                          1.0000           -0.5905     5.0483
  data required time                                                                       5.0483
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.0483
  data arrival time                                                                       -5.4542
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4059


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0713   1.0000            0.3898     1.4285 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5393 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0713   1.0000   0.0000   0.0000     1.4285 r
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0346   1.0000            0.1184     1.5469 f
  I_PARSER/context_cmd[1] (net)
                               1   1.8106 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.5469 f
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0474   1.0000            0.0956     1.6425 f
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  13.9296 
  I_CONTEXT_MEM/HFSINV_593_1718/A (INVX16_LVT)
                                            0.0000   0.0474   1.0000   0.0000   0.0000     1.6425 f
  I_CONTEXT_MEM/HFSINV_593_1718/Y (INVX16_LVT)       0.0252   1.0000            0.0328     1.6753 r
  I_CONTEXT_MEM/HFSNET_25 (net)
                               8   4.5777 
  I_CONTEXT_MEM/U31/A2 (NOR2X0_LVT)         0.0000   0.0252   1.0000   0.0000   0.0000     1.6753 r
  I_CONTEXT_MEM/U31/Y (NOR2X0_LVT)                   0.0294   1.0000            0.0885     1.7639 f
  I_CONTEXT_MEM/n130 (net)     2   1.1020 
  I_CONTEXT_MEM/U32/A2 (AND2X4_LVT)         0.0000   0.0294   1.0000   0.0000   0.0000     1.7639 f
  I_CONTEXT_MEM/U32/Y (AND2X4_LVT)                   0.0812   1.0000            0.1448     1.9087 f
  I_CONTEXT_MEM/n178 (net)    21  10.3749 
  I_CONTEXT_MEM/U181/A1 (NAND2X4_RVT)       0.0000   0.0812   1.0000   0.0000   0.0000     1.9087 f
  I_CONTEXT_MEM/U181/Y (NAND2X4_RVT)                 0.0633   1.0000            0.2563     2.1649 r
  I_CONTEXT_MEM/n163 (net)     1   0.4574 
  I_CONTEXT_MEM/U182/A3 (NAND3X4_LVT)       0.0000   0.0633   1.0000   0.0000   0.0000     2.1649 r
  I_CONTEXT_MEM/U182/Y (NAND3X4_LVT)                 0.0574   1.0000            0.1682     2.3332 f
  I_CONTEXT_MEM/pci_context_data[20] (net)
                               8   4.3691 
  I_RISC_CORE/Instrn_20__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0574   1.0000   0.0000   0.0000     2.3332 f
  I_RISC_CORE/Instrn_20__UPF_LS/Y (LSUPX4_LVT)       0.0372   1.0000            0.2810     2.6141 f
  I_RISC_CORE/n[1340] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/D (SDFFX1_HVT)
                                            0.0000   0.0372   1.0000   0.0000   0.0000     2.6141 f
  data arrival time                                                                        2.6141

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)                          3.4195 r
  library setup time                                          1.0000           -1.2088     2.2107
  data required time                                                                       2.2107
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2107
  data arrival time                                                                       -2.6141
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4034


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/QN (SDFFX1_HVT)
                                                     0.4396   1.0000            1.0165     4.6509 r
  I_RISC_CORE/n291 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_249_1791/A (INVX8_RVT)
                                            0.0000   0.4396   1.0000   0.0000   0.0000     4.6509 r
  I_RISC_CORE/HFSINV_249_1791/Y (INVX8_RVT)          0.1552   1.0000            0.0976     4.7485 f
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               8   2.0135 
  Xecutng_Instrn_20__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1552   1.0000   0.0000   0.0000     4.7485 f
  Xecutng_Instrn_20__UPF_LS/Y (LSDNSSX4_LVT)         0.0422   1.0000            0.1754     4.9239 f
  n359 (net)                   1   0.5424 
  U451/A4 (AO22X1_LVT)                      0.0000   0.0422   1.0000   0.0000   0.0000     4.9239 f
  U451/Y (AO22X1_LVT)                                0.0524   1.0000            0.0913     5.0152 f
  n330 (net)                   1   0.7595 
  U321/A (INVX1_LVT)                        0.0000   0.0524   1.0000   0.0000   0.0000     5.0152 f
  U321/Y (INVX1_LVT)                                 0.0312   1.0000            0.0441     5.0594 r
  n583 (net)                   1   0.4035 
  U454/A2 (NAND3X1_HVT)                     0.0000   0.0312   1.0000   0.0000   0.0000     5.0594 r
  U454/Y (NAND3X1_HVT)                               0.1668   1.0000            0.6971     5.7565 f
  n669 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_57_113/A (NBUFFX16_HVT)
                                            0.0000   0.1668   1.0000   0.0000   0.0000     5.7565 f
  I_PCI_TOP/HFSBUF_57_113/Y (NBUFFX16_HVT)           0.1225   1.0000            0.3055     6.0619 f
  I_PCI_TOP/HFSNET_29 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.0619 f
  data arrival time                                                                        6.0619

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1078     5.6588
  data required time                                                                       5.6588
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6588
  data arrival time                                                                       -6.0619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4031


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U224/A3 (AO22X2_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U224/Y (AO22X2_HVT)                    0.2888   1.0000            0.5820     3.3574 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_81_inst_23576/A (NBUFFX2_HVT)
                                            0.0000   0.2888   1.0000   0.0000   0.0000     3.3574 r
  I_RISC_CORE/ZBUF_81_inst_23576/Y (NBUFFX2_HVT)     0.1206   1.0000            0.3854     3.7428 r
  I_RISC_CORE/ZBUF_81_88 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1206   1.0000   0.0000   0.0000     3.7428 r
  data arrival time                                                                        3.7428

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0148     3.3461
  data required time                                                                       3.3461
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3461
  data arrival time                                                                       -3.7428
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3967


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U224/A3 (AO22X2_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U224/Y (AO22X2_HVT)                    0.2888   1.0000            0.5820     3.3574 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_81_inst_23576/A (NBUFFX2_HVT)
                                            0.0000   0.2888   1.0000   0.0000   0.0000     3.3574 r
  I_RISC_CORE/ZBUF_81_inst_23576/Y (NBUFFX2_HVT)     0.1206   1.0000            0.3854     3.7428 r
  I_RISC_CORE/ZBUF_81_88 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1206   1.0000   0.0000   0.0000     3.7428 r
  data arrival time                                                                        3.7428

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0148     3.3461
  data required time                                                                       3.3461
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3461
  data arrival time                                                                       -3.7428
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3967


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U224/A3 (AO22X2_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U224/Y (AO22X2_HVT)                    0.2888   1.0000            0.5820     3.3574 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_81_inst_23576/A (NBUFFX2_HVT)
                                            0.0000   0.2888   1.0000   0.0000   0.0000     3.3574 r
  I_RISC_CORE/ZBUF_81_inst_23576/Y (NBUFFX2_HVT)     0.1206   1.0000            0.3854     3.7428 r
  I_RISC_CORE/ZBUF_81_88 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1206   1.0000   0.0000   0.0000     3.7428 r
  data arrival time                                                                        3.7428

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0148     3.3461
  data required time                                                                       3.3461
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3461
  data arrival time                                                                       -3.7428
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3967


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U224/A3 (AO22X2_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U224/Y (AO22X2_HVT)                    0.2888   1.0000            0.5820     3.3574 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_81_inst_23576/A (NBUFFX2_HVT)
                                            0.0000   0.2888   1.0000   0.0000   0.0000     3.3574 r
  I_RISC_CORE/ZBUF_81_inst_23576/Y (NBUFFX2_HVT)     0.1206   1.0000            0.3854     3.7428 r
  I_RISC_CORE/ZBUF_81_88 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1206   1.0000   0.0000   0.0000     3.7428 r
  data arrival time                                                                        3.7428

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0148     3.3461
  data required time                                                                       3.3461
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3461
  data arrival time                                                                       -3.7428
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3967


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0713   1.0000            0.3898     1.4285 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5393 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0713   1.0000   0.0000   0.0000     1.4285 r
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0346   1.0000            0.1184     1.5469 f
  I_PARSER/context_cmd[1] (net)
                               1   1.8106 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.5469 f
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0474   1.0000            0.0956     1.6425 f
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  13.9296 
  I_CONTEXT_MEM/U24/A1 (AND2X1_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     1.6425 f
  I_CONTEXT_MEM/U24/Y (AND2X1_LVT)                   0.0393   1.0000            0.0918     1.7343 f
  I_CONTEXT_MEM/n129 (net)     3   1.6725 
  I_CONTEXT_MEM/U319/A1 (AND2X4_LVT)        0.0000   0.0393   1.0000   0.0000   0.0000     1.7343 f
  I_CONTEXT_MEM/U319/Y (AND2X4_LVT)                  0.0695   1.0000            0.1271     1.8614 f
  I_CONTEXT_MEM/n232 (net)    10   4.7040 
  I_CONTEXT_MEM/U72/A1 (AOI22X1_LVT)        0.0000   0.0695   1.0000   0.0000   0.0000     1.8614 f
  I_CONTEXT_MEM/U72/Y (AOI22X1_LVT)                  0.0318   1.0000            0.1755     2.0369 r
  I_CONTEXT_MEM/n71 (net)      1   0.7083 
  I_CONTEXT_MEM/ZBUF_2_inst_23559/A (NBUFFX4_RVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.0369 r
  I_CONTEXT_MEM/ZBUF_2_inst_23559/Y (NBUFFX4_RVT)    0.0559   1.0000            0.1006     2.1375 r
  I_CONTEXT_MEM/ZBUF_2_86 (net)
                               1   0.6798 
  I_CONTEXT_MEM/U76/A1 (NAND4X0_LVT)        0.0000   0.0559   1.0000   0.0000   0.0000     2.1375 r
  I_CONTEXT_MEM/U76/Y (NAND4X0_LVT)                  0.0918   1.0000            0.0751     2.2126 f
  I_CONTEXT_MEM/pci_context_data[11] (net)
                               1   1.2634 
  ZBUF_131_inst_54801/A (NBUFFX8_LVT)       0.0000   0.0918   1.0000   0.0000   0.0000     2.2126 f
  ZBUF_131_inst_54801/Y (NBUFFX8_LVT)                0.0406   1.0000            0.1221     2.3347 f
  ZBUF_131_113 (net)           6   3.6956 
  I_RISC_CORE/Instrn_11__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0406   1.0000   0.0000   0.0000     2.3347 f
  I_RISC_CORE/Instrn_11__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2693     2.6040 f
  I_RISC_CORE/n[1349] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/D (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.6040 f
  data arrival time                                                                        2.6040

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)                          3.4195 r
  library setup time                                          1.0000           -1.2088     2.2107
  data required time                                                                       2.2107
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2107
  data arrival time                                                                       -2.6040
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3933


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0550   1.0000            0.3329     1.3717 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4469 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0550   1.0000   0.0000   0.0000     1.3717 f
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0486   1.0000            0.1511     1.5228 r
  I_PARSER/context_cmd[1] (net)
                               1   2.0613 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0486   1.0000   0.0000   0.0000     1.5228 r
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0480   1.0000            0.0930     1.6158 r
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  14.4086 
  I_CONTEXT_MEM/HFSINV_593_1718/A (INVX16_LVT)
                                            0.0000   0.0480   1.0000   0.0000   0.0000     1.6158 r
  I_CONTEXT_MEM/HFSINV_593_1718/Y (INVX16_LVT)       0.0226   1.0000            0.0164     1.6323 f
  I_CONTEXT_MEM/HFSNET_25 (net)
                               8   4.1259 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.0226   1.0000   0.0000   0.0000     1.6323 f
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.0705   1.0000            0.1258     1.7580 f
  I_CONTEXT_MEM/n237 (net)    12   5.1616 
  I_CONTEXT_MEM/U87/A2 (AND2X2_LVT)         0.0000   0.0705   1.0000   0.0000   0.0000     1.7580 f
  I_CONTEXT_MEM/U87/Y (AND2X2_LVT)                   0.0481   1.0000            0.1255     1.8835 f
  I_CONTEXT_MEM/n177 (net)     2   1.7272 
  I_CONTEXT_MEM/ZBUF_251_inst_23273/A (NBUFFX8_LVT)
                                            0.0000   0.0481   1.0000   0.0000   0.0000     1.8835 f
  I_CONTEXT_MEM/ZBUF_251_inst_23273/Y (NBUFFX8_LVT)
                                                     0.0395   1.0000            0.0943     1.9778 f
  I_CONTEXT_MEM/ZBUF_251_61 (net)
                              10   4.6357 
  I_CONTEXT_MEM/U176/A1 (AOI22X2_LVT)       0.0000   0.0395   1.0000   0.0000   0.0000     1.9778 f
  I_CONTEXT_MEM/U176/Y (AOI22X2_LVT)                 0.0340   1.0000            0.1668     2.1446 r
  I_CONTEXT_MEM/n160 (net)     1   0.5620 
  I_CONTEXT_MEM/U178/A2 (NAND3X0_LVT)       0.0000   0.0340   1.0000   0.0000   0.0000     2.1446 r
  I_CONTEXT_MEM/U178/Y (NAND3X0_LVT)                 0.1244   1.0000            0.1047     2.2493 f
  I_CONTEXT_MEM/pci_context_data[19] (net)
                               3   2.9248 
  I_RISC_CORE/Instrn_19__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.1244   1.0000   0.0000   0.0000     2.2493 f
  I_RISC_CORE/Instrn_19__UPF_LS/Y (LSUPX4_LVT)       0.0372   1.0000            0.3301     2.5794 f
  I_RISC_CORE/n[1341] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/D (SDFFX2_HVT)
                                            0.0000   0.0372   1.0000   0.0000   0.0000     2.5794 f
  data arrival time                                                                        2.5794

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)                          3.4195 r
  library setup time                                          1.0000           -1.2292     2.1903
  data required time                                                                       2.1903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1903
  data arrival time                                                                       -2.5794
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3890


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0550   1.0000            0.3329     1.3717 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4469 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0550   1.0000   0.0000   0.0000     1.3717 f
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0486   1.0000            0.1511     1.5228 r
  I_PARSER/context_cmd[1] (net)
                               1   2.0613 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0486   1.0000   0.0000   0.0000     1.5228 r
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0480   1.0000            0.0930     1.6158 r
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  14.4086 
  I_CONTEXT_MEM/HFSINV_593_1718/A (INVX16_LVT)
                                            0.0000   0.0480   1.0000   0.0000   0.0000     1.6158 r
  I_CONTEXT_MEM/HFSINV_593_1718/Y (INVX16_LVT)       0.0226   1.0000            0.0164     1.6323 f
  I_CONTEXT_MEM/HFSNET_25 (net)
                               8   4.1259 
  I_CONTEXT_MEM/U325/A2 (AND2X4_LVT)        0.0000   0.0226   1.0000   0.0000   0.0000     1.6323 f
  I_CONTEXT_MEM/U325/Y (AND2X4_LVT)                  0.0705   1.0000            0.1258     1.7580 f
  I_CONTEXT_MEM/n237 (net)    12   5.1616 
  I_CONTEXT_MEM/U87/A2 (AND2X2_LVT)         0.0000   0.0705   1.0000   0.0000   0.0000     1.7580 f
  I_CONTEXT_MEM/U87/Y (AND2X2_LVT)                   0.0481   1.0000            0.1255     1.8835 f
  I_CONTEXT_MEM/n177 (net)     2   1.7272 
  I_CONTEXT_MEM/ZBUF_251_inst_23273/A (NBUFFX8_LVT)
                                            0.0000   0.0481   1.0000   0.0000   0.0000     1.8835 f
  I_CONTEXT_MEM/ZBUF_251_inst_23273/Y (NBUFFX8_LVT)
                                                     0.0395   1.0000            0.0943     1.9778 f
  I_CONTEXT_MEM/ZBUF_251_61 (net)
                              10   4.6357 
  I_CONTEXT_MEM/U160/A1 (AOI22X2_LVT)       0.0000   0.0395   1.0000   0.0000   0.0000     1.9778 f
  I_CONTEXT_MEM/U160/Y (AOI22X2_LVT)                 0.0340   1.0000            0.1668     2.1446 r
  I_CONTEXT_MEM/n145 (net)     1   0.5620 
  I_CONTEXT_MEM/U162/A2 (NAND3X0_LVT)       0.0000   0.0340   1.0000   0.0000   0.0000     2.1446 r
  I_CONTEXT_MEM/U162/Y (NAND3X0_LVT)                 0.0597   1.0000            0.0562     2.2009 f
  I_CONTEXT_MEM/pci_context_data[12] (net)
                               1   0.6574 
  HFSBUF_113_412/A (NBUFFX4_LVT)            0.0000   0.0597   1.0000   0.0000   0.0000     2.2009 f
  HFSBUF_113_412/Y (NBUFFX4_LVT)                     0.0416   1.0000            0.1043     2.3052 f
  HFSNET_123 (net)             2   1.8286 
  I_RISC_CORE/Instrn_12__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0416   1.0000   0.0000   0.0000     2.3052 f
  I_RISC_CORE/Instrn_12__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2700     2.5752 f
  I_RISC_CORE/n[1348] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/D (SDFFX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.5752 f
  data arrival time                                                                        2.5752

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX2_HVT)                          3.4195 r
  library setup time                                          1.0000           -1.2292     2.1903
  data required time                                                                       2.1903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1903
  data arrival time                                                                       -2.5752
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3849


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2038   1.0000            1.1903     2.4247 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   3.2457 
  I_RISC_CORE/ZBUF_1802_inst_22760/A (NBUFFX4_HVT)
                                            0.0000   0.2038   1.0000   0.0000   0.0000     2.4247 r
  I_RISC_CORE/ZBUF_1802_inst_22760/Y (NBUFFX4_HVT)   0.1505   1.0000            0.3556     2.7802 r
  I_RISC_CORE/ZBUF_1802_22 (net)
                               6   1.6612 
  I_RISC_CORE/U371/A2 (AO22X1_HVT)          0.0000   0.1505   1.0000   0.0000   0.0000     2.7802 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0000            0.5841     3.3643 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23515/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3643 r
  I_RISC_CORE/ZBUF_37_inst_23515/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.7007 r
  I_RISC_CORE/ZBUF_37_80 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.7007 r
  data arrival time                                                                        3.7007

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.7007
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3816


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2038   1.0000            1.1903     2.4247 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   3.2457 
  I_RISC_CORE/ZBUF_1802_inst_22760/A (NBUFFX4_HVT)
                                            0.0000   0.2038   1.0000   0.0000   0.0000     2.4247 r
  I_RISC_CORE/ZBUF_1802_inst_22760/Y (NBUFFX4_HVT)   0.1505   1.0000            0.3556     2.7802 r
  I_RISC_CORE/ZBUF_1802_22 (net)
                               6   1.6612 
  I_RISC_CORE/U371/A2 (AO22X1_HVT)          0.0000   0.1505   1.0000   0.0000   0.0000     2.7802 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0000            0.5841     3.3643 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23515/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3643 r
  I_RISC_CORE/ZBUF_37_inst_23515/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.7007 r
  I_RISC_CORE/ZBUF_37_80 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.7007 r
  data arrival time                                                                        3.7007

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.7007
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3816


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1402   1.0000            0.9800     2.2144 r
  I_RISC_CORE/n796 (net)       1   0.5252 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1402   1.0000   0.0000   0.0000     2.2144 r
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1044   1.0000            0.1545     2.3689 f
  I_RISC_CORE/ZINV_33_132 (net)
                               2   0.9641 
  I_RISC_CORE/ZINV_4_inst_54957/A (INVX0_HVT)
                                            0.0000   0.1044   1.0000   0.0000   0.0000     2.3689 f
  I_RISC_CORE/ZINV_4_inst_54957/Y (INVX0_HVT)        0.1275   1.0000            0.1423     2.5112 r
  I_RISC_CORE/ZINV_4_132 (net)
                               1   1.1433 
  I_RISC_CORE/ZBUF_1312_inst_23101/A (NBUFFX8_HVT)
                                            0.0000   0.1275   1.0000   0.0000   0.0000     2.5112 r
  I_RISC_CORE/ZBUF_1312_inst_23101/Y (NBUFFX8_HVT)   0.1305   1.0000            0.2786     2.7899 r
  I_RISC_CORE/ZBUF_1312_45 (net)
                               7   2.0396 
  I_RISC_CORE/U372/A2 (AO22X1_HVT)          0.0000   0.1305   1.0000   0.0000   0.0000     2.7899 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0000            0.5688     3.3587 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23535/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3587 r
  I_RISC_CORE/ZBUF_37_inst_23535/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6951 r
  I_RISC_CORE/ZBUF_37_82 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6951 r
  data arrival time                                                                        3.6951

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.6951
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3760


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1402   1.0000            0.9800     2.2144 r
  I_RISC_CORE/n796 (net)       1   0.5252 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1402   1.0000   0.0000   0.0000     2.2144 r
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1044   1.0000            0.1545     2.3689 f
  I_RISC_CORE/ZINV_33_132 (net)
                               2   0.9641 
  I_RISC_CORE/ZINV_4_inst_54957/A (INVX0_HVT)
                                            0.0000   0.1044   1.0000   0.0000   0.0000     2.3689 f
  I_RISC_CORE/ZINV_4_inst_54957/Y (INVX0_HVT)        0.1275   1.0000            0.1423     2.5112 r
  I_RISC_CORE/ZINV_4_132 (net)
                               1   1.1433 
  I_RISC_CORE/ZBUF_1312_inst_23101/A (NBUFFX8_HVT)
                                            0.0000   0.1275   1.0000   0.0000   0.0000     2.5112 r
  I_RISC_CORE/ZBUF_1312_inst_23101/Y (NBUFFX8_HVT)   0.1305   1.0000            0.2786     2.7899 r
  I_RISC_CORE/ZBUF_1312_45 (net)
                               7   2.0396 
  I_RISC_CORE/U372/A2 (AO22X1_HVT)          0.0000   0.1305   1.0000   0.0000   0.0000     2.7899 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0000            0.5688     3.3587 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23535/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3587 r
  I_RISC_CORE/ZBUF_37_inst_23535/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6951 r
  I_RISC_CORE/ZBUF_37_82 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6951 r
  data arrival time                                                                        3.6951

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.6951
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3760


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0713   1.0000            0.3898     1.4285 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5393 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0713   1.0000   0.0000   0.0000     1.4285 r
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0346   1.0000            0.1184     1.5469 f
  I_PARSER/context_cmd[1] (net)
                               1   1.8106 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.5469 f
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0474   1.0000            0.0956     1.6425 f
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  13.9296 
  I_CONTEXT_MEM/U24/A1 (AND2X1_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     1.6425 f
  I_CONTEXT_MEM/U24/Y (AND2X1_LVT)                   0.0393   1.0000            0.0918     1.7343 f
  I_CONTEXT_MEM/n129 (net)     3   1.6725 
  I_CONTEXT_MEM/U319/A1 (AND2X4_LVT)        0.0000   0.0393   1.0000   0.0000   0.0000     1.7343 f
  I_CONTEXT_MEM/U319/Y (AND2X4_LVT)                  0.0695   1.0000            0.1271     1.8614 f
  I_CONTEXT_MEM/n232 (net)    10   4.7040 
  I_CONTEXT_MEM/U82/A1 (AOI22X1_LVT)        0.0000   0.0695   1.0000   0.0000   0.0000     1.8614 f
  I_CONTEXT_MEM/U82/Y (AOI22X1_LVT)                  0.0321   1.0000            0.1758     2.0372 r
  I_CONTEXT_MEM/n82 (net)      1   0.7349 
  I_CONTEXT_MEM/ZBUF_2_inst_23592/A (NBUFFX4_LVT)
                                            0.0000   0.0321   1.0000   0.0000   0.0000     2.0372 r
  I_CONTEXT_MEM/ZBUF_2_inst_23592/Y (NBUFFX4_LVT)    0.0362   1.0000            0.0717     2.1089 r
  I_CONTEXT_MEM/ZBUF_2_90 (net)
                               1   0.6798 
  I_CONTEXT_MEM/U314/A1 (NAND4X0_LVT)       0.0000   0.0362   1.0000   0.0000   0.0000     2.1089 r
  I_CONTEXT_MEM/U314/Y (NAND4X0_LVT)                 0.0798   1.0000            0.0561     2.1650 f
  I_CONTEXT_MEM/pci_context_data[9] (net)
                               1   0.6574 
  HFSBUF_128_317/A (NBUFFX4_LVT)            0.0000   0.0798   1.0000   0.0000   0.0000     2.1650 f
  HFSBUF_128_317/Y (NBUFFX4_LVT)                     0.0470   1.0000            0.1237     2.2887 f
  HFSNET_108 (net)             6   3.6192 
  I_RISC_CORE/Instrn_9__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0470   1.0000   0.0000   0.0000     2.2887 f
  I_RISC_CORE/Instrn_9__UPF_LS/Y (LSUPX8_LVT)        0.0336   1.0000            0.2759     2.5646 f
  I_RISC_CORE/n[1351] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/D (SDFFX2_HVT)
                                            0.0000   0.0336   1.0000   0.0000   0.0000     2.5646 f
  data arrival time                                                                        2.5646

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)                           3.4195 r
  library setup time                                          1.0000           -1.2270     2.1924
  data required time                                                                       2.1924
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1924
  data arrival time                                                                       -2.5646
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3721


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0713   1.0000            0.3898     1.4285 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5393 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0713   1.0000   0.0000   0.0000     1.4285 r
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0346   1.0000            0.1184     1.5469 f
  I_PARSER/context_cmd[1] (net)
                               1   1.8106 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.5469 f
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0474   1.0000            0.0956     1.6425 f
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  13.9296 
  I_CONTEXT_MEM/U24/A1 (AND2X1_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     1.6425 f
  I_CONTEXT_MEM/U24/Y (AND2X1_LVT)                   0.0393   1.0000            0.0918     1.7343 f
  I_CONTEXT_MEM/n129 (net)     3   1.6725 
  I_CONTEXT_MEM/U319/A1 (AND2X4_LVT)        0.0000   0.0393   1.0000   0.0000   0.0000     1.7343 f
  I_CONTEXT_MEM/U319/Y (AND2X4_LVT)                  0.0695   1.0000            0.1271     1.8614 f
  I_CONTEXT_MEM/n232 (net)    10   4.7040 
  I_CONTEXT_MEM/U57/A1 (AOI22X1_LVT)        0.0000   0.0695   1.0000   0.0000   0.0000     1.8614 f
  I_CONTEXT_MEM/U57/Y (AOI22X1_LVT)                  0.0321   1.0000            0.1758     2.0372 r
  I_CONTEXT_MEM/n57 (net)      1   0.7349 
  I_CONTEXT_MEM/ZBUF_2_inst_23574/A (NBUFFX4_LVT)
                                            0.0000   0.0321   1.0000   0.0000   0.0000     2.0372 r
  I_CONTEXT_MEM/ZBUF_2_inst_23574/Y (NBUFFX4_LVT)    0.0362   1.0000            0.0717     2.1089 r
  I_CONTEXT_MEM/ZBUF_2_88 (net)
                               1   0.6798 
  I_CONTEXT_MEM/U61/A1 (NAND4X0_LVT)        0.0000   0.0362   1.0000   0.0000   0.0000     2.1089 r
  I_CONTEXT_MEM/U61/Y (NAND4X0_LVT)                  0.0722   1.0000            0.0561     2.1650 f
  I_CONTEXT_MEM/pci_context_data[8] (net)
                               1   0.6574 
  HFSBUF_101_405/A (NBUFFX4_LVT)            0.0000   0.0722   1.0000   0.0000   0.0000     2.1650 f
  HFSBUF_101_405/Y (NBUFFX4_LVT)                     0.0468   1.0000            0.1186     2.2836 f
  HFSNET_117 (net)             6   3.6633 
  I_RISC_CORE/Instrn_8__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0468   1.0000   0.0000   0.0000     2.2836 f
  I_RISC_CORE/Instrn_8__UPF_LS/Y (LSUPX4_LVT)        0.0373   1.0000            0.2736     2.5572 f
  I_RISC_CORE/n[1352] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/D (SDFFX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.5572 f
  data arrival time                                                                        2.5572

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)                           3.4195 r
  library setup time                                          1.0000           -1.2292     2.1903
  data required time                                                                       2.1903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1903
  data arrival time                                                                       -2.5572
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3669


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0550   1.0000            0.3329     1.3717 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.4469 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0550   1.0000   0.0000   0.0000     1.3717 f
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0486   1.0000            0.1511     1.5228 r
  I_PARSER/context_cmd[1] (net)
                               1   2.0613 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0486   1.0000   0.0000   0.0000     1.5228 r
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0480   1.0000            0.0930     1.6158 r
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  14.4086 
  I_CONTEXT_MEM/HFSINV_593_1718/A (INVX16_LVT)
                                            0.0000   0.0480   1.0000   0.0000   0.0000     1.6158 r
  I_CONTEXT_MEM/HFSINV_593_1718/Y (INVX16_LVT)       0.0226   1.0000            0.0164     1.6323 f
  I_CONTEXT_MEM/HFSNET_25 (net)
                               8   4.1259 
  I_CONTEXT_MEM/U26/A2 (AND2X4_LVT)         0.0000   0.0226   1.0000   0.0000   0.0000     1.6323 f
  I_CONTEXT_MEM/U26/Y (AND2X4_LVT)                   0.0694   1.0000            0.1242     1.7564 f
  I_CONTEXT_MEM/n132 (net)    10   4.6631 
  I_CONTEXT_MEM/U323/A1 (AND2X2_LVT)        0.0000   0.0694   1.0000   0.0000   0.0000     1.7564 f
  I_CONTEXT_MEM/U323/Y (AND2X2_LVT)                  0.0665   1.0000            0.1400     1.8964 f
  I_CONTEXT_MEM/n200 (net)    13   6.9116 
  I_CONTEXT_MEM/U28/A3 (AOI22X1_LVT)        0.0000   0.0665   1.0000   0.0000   0.0000     1.8964 f
  I_CONTEXT_MEM/U28/Y (AOI22X1_LVT)                  0.0409   1.0000            0.1373     2.0337 r
  I_CONTEXT_MEM/n216 (net)     1   1.4200 
  I_CONTEXT_MEM/ZBUF_2_inst_2188/A (NBUFFX8_LVT)
                                            0.0000   0.0409   1.0000   0.0000   0.0000     2.0337 r
  I_CONTEXT_MEM/ZBUF_2_inst_2188/Y (NBUFFX8_LVT)     0.0314   1.0000            0.0716     2.1054 r
  I_CONTEXT_MEM/ZBUF_2_5 (net)
                               1   0.6798 
  I_CONTEXT_MEM/U36/A1 (NAND4X0_LVT)        0.0000   0.0314   1.0000   0.0000   0.0000     2.1054 r
  I_CONTEXT_MEM/U36/Y (NAND4X0_LVT)                  0.0761   1.0000            0.0549     2.1603 f
  I_CONTEXT_MEM/pci_context_data[25] (net)
                               1   0.6574 
  HFSBUF_128_403/A (NBUFFX4_LVT)            0.0000   0.0761   1.0000   0.0000   0.0000     2.1603 f
  HFSBUF_128_403/Y (NBUFFX4_LVT)                     0.0467   1.0000            0.1210     2.2813 f
  HFSNET_116 (net)             6   3.5612 
  I_RISC_CORE/Instrn_25__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0467   1.0000   0.0000   0.0000     2.2813 f
  I_RISC_CORE/Instrn_25__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2735     2.5548 f
  I_RISC_CORE/n[1335] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/D (SDFFX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.5548 f
  data arrival time                                                                        2.5548

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)                          3.4195 r
  library setup time                                          1.0000           -1.2292     2.1903
  data required time                                                                       2.1903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1903
  data arrival time                                                                       -2.5548
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3645


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0713   1.0000            0.3898     1.4285 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5393 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0713   1.0000   0.0000   0.0000     1.4285 r
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0346   1.0000            0.1184     1.5469 f
  I_PARSER/context_cmd[1] (net)
                               1   1.8106 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.5469 f
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0474   1.0000            0.0956     1.6425 f
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  13.9296 
  I_CONTEXT_MEM/HFSINV_593_1718/A (INVX16_LVT)
                                            0.0000   0.0474   1.0000   0.0000   0.0000     1.6425 f
  I_CONTEXT_MEM/HFSINV_593_1718/Y (INVX16_LVT)       0.0252   1.0000            0.0328     1.6753 r
  I_CONTEXT_MEM/HFSNET_25 (net)
                               8   4.5777 
  I_CONTEXT_MEM/U31/A2 (NOR2X0_LVT)         0.0000   0.0252   1.0000   0.0000   0.0000     1.6753 r
  I_CONTEXT_MEM/U31/Y (NOR2X0_LVT)                   0.0294   1.0000            0.0885     1.7639 f
  I_CONTEXT_MEM/n130 (net)     2   1.1020 
  I_CONTEXT_MEM/U32/A2 (AND2X4_LVT)         0.0000   0.0294   1.0000   0.0000   0.0000     1.7639 f
  I_CONTEXT_MEM/U32/Y (AND2X4_LVT)                   0.0812   1.0000            0.1448     1.9087 f
  I_CONTEXT_MEM/n178 (net)    21  10.3749 
  I_CONTEXT_MEM/U157/A1 (NAND2X0_LVT)       0.0000   0.0812   1.0000   0.0000   0.0000     1.9087 f
  I_CONTEXT_MEM/U157/Y (NAND2X0_LVT)                 0.1079   1.0000            0.1106     2.0193 r
  I_CONTEXT_MEM/n138 (net)     1   1.3627 
  I_CONTEXT_MEM/ZBUF_2_inst_23591/A (NBUFFX8_RVT)
                                            0.0000   0.1079   1.0000   0.0000   0.0000     2.0193 r
  I_CONTEXT_MEM/ZBUF_2_inst_23591/Y (NBUFFX8_RVT)    0.0492   1.0000            0.1407     2.1600 r
  I_CONTEXT_MEM/ZBUF_2_89 (net)
                               1   0.4567 
  I_CONTEXT_MEM/U158/A3 (NAND3X2_LVT)       0.0000   0.0492   1.0000   0.0000   0.0000     2.1600 r
  I_CONTEXT_MEM/U158/Y (NAND3X2_LVT)                 0.0396   1.0000            0.1385     2.2985 f
  I_CONTEXT_MEM/pci_context_data[10] (net)
                               2   2.4735 
  I_RISC_CORE/Instrn_10__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0396   1.0000   0.0000   0.0000     2.2985 f
  I_RISC_CORE/Instrn_10__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2686     2.5672 f
  I_RISC_CORE/n[1350] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/D (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.5672 f
  data arrival time                                                                        2.5672

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)                          3.4195 r
  library setup time                                          1.0000           -1.2088     2.2107
  data required time                                                                       2.2107
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2107
  data arrival time                                                                       -2.5672
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3565


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[3] (SRAM2RW128x16)
                                                     0.0284   1.0000            0.0822     3.5135 r
  I_RISC_CORE/I_REG_FILE_data_out_A[3] (net)
                               1   0.4919 
  I_RISC_CORE/sram_fixcell_140/A (NBUFFX2_HVT)
                                            0.0000   0.0284   1.0000   0.0000   0.0000     3.5135 r
  I_RISC_CORE/sram_fixcell_140/Y (NBUFFX2_HVT)       0.1351   1.0000            0.2049     3.7184 r
  I_RISC_CORE/sram_fixnet_140 (net)
                               1   0.8843 
  I_RISC_CORE/U186/A0 (HADDX2_HVT)          0.0000   0.1351   1.0000   0.0000   0.0000     3.7184 r
  I_RISC_CORE/U186/SO (HADDX2_HVT)                   0.2905   1.0000            0.9454     4.6638 f
  I_RISC_CORE/RESULT_DATA[3] (net)
                               2   0.8868 
  RESULT_DATA_3__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2905   1.0000   0.0000   0.0000     4.6638 f
  RESULT_DATA_3__UPF_LS/Y (LSDNSSX4_RVT)             0.1434   1.0000            0.4463     5.1102 f
  n405 (net)                   2   0.8935 
  U269/A2 (AO22X1_HVT)                      0.0000   0.1434   1.0000   0.0000   0.0000     5.1102 f
  U269/Y (AO22X1_HVT)                                0.1948   1.0000            0.6244     5.7345 f
  n731 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_100/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.7345 f
  I_SDRAM_TOP/HFSBUF_23_100/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     6.0618 f
  I_SDRAM_TOP/HFSNET_32 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[19] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.0618 f
  data arrival time                                                                        6.0618

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -6.0618
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3473


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[12] (SRAM2RW128x16)
                                                     0.0284   1.0000            0.0822     3.5135 r
  I_RISC_CORE/I_REG_FILE_data_out_C[12] (net)
                               1   0.4919 
  I_RISC_CORE/sram_fixcell_155/A (NBUFFX2_HVT)
                                            0.0000   0.0284   1.0000   0.0000   0.0000     3.5135 r
  I_RISC_CORE/sram_fixcell_155/Y (NBUFFX2_HVT)       0.1351   1.0000            0.2049     3.7184 r
  I_RISC_CORE/sram_fixnet_155 (net)
                               1   0.8823 
  I_RISC_CORE/U197/B0 (HADDX2_HVT)          0.0000   0.1351   1.0000   0.0000   0.0000     3.7184 r
  I_RISC_CORE/U197/SO (HADDX2_HVT)                   0.3169   1.0000            0.9418     4.6602 f
  I_RISC_CORE/RESULT_DATA[12] (net)
                               2   2.2096 
  RESULT_DATA_12__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.3169   1.0000   0.0000   0.0000     4.6602 f
  RESULT_DATA_12__UPF_LS/Y (LSDNSSX8_HVT)            0.0773   1.0000            0.3788     5.0390 f
  n396 (net)                   2   0.8935 
  U350/A4 (AO22X1_RVT)                      0.0000   0.0773   1.0000   0.0000   0.0000     5.0390 f
  U350/Y (AO22X1_RVT)                                0.0826   1.0000            0.2004     5.2393 f
  n240 (net)                   1   0.6880 
  U396/A (INVX1_RVT)                        0.0000   0.0826   1.0000   0.0000   0.0000     5.2393 f
  U396/Y (INVX1_RVT)                                 0.0494   1.0000            0.0790     5.3183 r
  n599 (net)                   1   0.3942 
  U353/A2 (NAND3X2_HVT)                     0.0000   0.0494   1.0000   0.0000   0.0000     5.3183 r
  U353/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6767     5.9950 f
  n683 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.9950 f
  data arrival time                                                                        5.9950

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1025     5.6535
  data required time                                                                       5.6535
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6535
  data arrival time                                                                       -5.9950
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3415


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1945   1.0000            1.1787     2.4131 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.5508 
  I_RISC_CORE/ZBUF_328_inst_22748/A (NBUFFX8_HVT)
                                            0.0000   0.1945   1.0000   0.0000   0.0000     2.4131 r
  I_RISC_CORE/ZBUF_328_inst_22748/Y (NBUFFX8_HVT)    0.1267   1.0000            0.3249     2.7380 r
  I_RISC_CORE/ZBUF_328_20 (net)
                               5   1.2486 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0000   0.0000   0.0000     2.7380 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0000            0.5627     3.3007 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23621/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.3007 r
  I_RISC_CORE/ZINV_97_inst_23621/Y (INVX0_HVT)       0.1556   1.0000            0.2175     3.5182 f
  I_RISC_CORE/ZINV_97_92 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_6_inst_23620/A (INVX0_HVT)
                                            0.0000   0.1556   1.0000   0.0000   0.0000     3.5182 f
  I_RISC_CORE/ZINV_6_inst_23620/Y (INVX0_HVT)        0.0718   1.0000            0.1376     3.6558 r
  I_RISC_CORE/ZINV_6_92 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.0718   1.0000   0.0000   0.0000     3.6558 r
  data arrival time                                                                        3.6558

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0348     3.3439
  data required time                                                                       3.3439
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3439
  data arrival time                                                                       -3.6558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3120


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1927   1.0000            1.1766     2.4109 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               5   2.4196 
  I_RISC_CORE/ZBUF_284_inst_22751/A (NBUFFX2_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000     2.4109 r
  I_RISC_CORE/ZBUF_284_inst_22751/Y (NBUFFX2_HVT)    0.1462   1.0000            0.3340     2.7450 r
  I_RISC_CORE/ZBUF_284_20 (net)
                               3   1.4199 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1462   1.0000   0.0000   0.0000     2.7450 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1946   1.0000            0.5756     3.3206 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.4809 
  I_RISC_CORE/U430/A (NBUFFX2_HVT)          0.0000   0.1946   1.0000   0.0000   0.0000     3.3206 r
  I_RISC_CORE/U430/Y (NBUFFX2_HVT)                   0.1182   1.0000            0.3137     3.6342 r
  I_RISC_CORE/n1374 (net)      4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.6342 r
  data arrival time                                                                        3.6342

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0158     3.3248
  data required time                                                                       3.3248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3248
  data arrival time                                                                       -3.6342
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3094


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1927   1.0000            1.1766     2.4109 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               5   2.4196 
  I_RISC_CORE/ZBUF_284_inst_22751/A (NBUFFX2_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000     2.4109 r
  I_RISC_CORE/ZBUF_284_inst_22751/Y (NBUFFX2_HVT)    0.1462   1.0000            0.3340     2.7450 r
  I_RISC_CORE/ZBUF_284_20 (net)
                               3   1.4199 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1462   1.0000   0.0000   0.0000     2.7450 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1946   1.0000            0.5756     3.3206 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.4809 
  I_RISC_CORE/U430/A (NBUFFX2_HVT)          0.0000   0.1946   1.0000   0.0000   0.0000     3.3206 r
  I_RISC_CORE/U430/Y (NBUFFX2_HVT)                   0.1182   1.0000            0.3137     3.6342 r
  I_RISC_CORE/n1374 (net)      4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.6342 r
  data arrival time                                                                        3.6342

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0158     3.3248
  data required time                                                                       3.3248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3248
  data arrival time                                                                       -3.6342
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3094


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1927   1.0000            1.1766     2.4109 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               5   2.4196 
  I_RISC_CORE/ZBUF_284_inst_22751/A (NBUFFX2_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000     2.4109 r
  I_RISC_CORE/ZBUF_284_inst_22751/Y (NBUFFX2_HVT)    0.1462   1.0000            0.3340     2.7450 r
  I_RISC_CORE/ZBUF_284_20 (net)
                               3   1.4199 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1462   1.0000   0.0000   0.0000     2.7450 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1946   1.0000            0.5756     3.3206 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.4809 
  I_RISC_CORE/U430/A (NBUFFX2_HVT)          0.0000   0.1946   1.0000   0.0000   0.0000     3.3206 r
  I_RISC_CORE/U430/Y (NBUFFX2_HVT)                   0.1182   1.0000            0.3137     3.6342 r
  I_RISC_CORE/n1374 (net)      4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.6342 r
  data arrival time                                                                        3.6342

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0158     3.3248
  data required time                                                                       3.3248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3248
  data arrival time                                                                       -3.6342
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3094


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1927   1.0000            1.1766     2.4109 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               5   2.4196 
  I_RISC_CORE/ZBUF_284_inst_22751/A (NBUFFX2_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000     2.4109 r
  I_RISC_CORE/ZBUF_284_inst_22751/Y (NBUFFX2_HVT)    0.1462   1.0000            0.3340     2.7450 r
  I_RISC_CORE/ZBUF_284_20 (net)
                               3   1.4199 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1462   1.0000   0.0000   0.0000     2.7450 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1946   1.0000            0.5756     3.3206 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.4809 
  I_RISC_CORE/U430/A (NBUFFX2_HVT)          0.0000   0.1946   1.0000   0.0000   0.0000     3.3206 r
  I_RISC_CORE/U430/Y (NBUFFX2_HVT)                   0.1182   1.0000            0.3137     3.6342 r
  I_RISC_CORE/n1374 (net)      4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.6342 r
  data arrival time                                                                        3.6342

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0158     3.3248
  data required time                                                                       3.3248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3248
  data arrival time                                                                       -3.6342
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3094


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0595     4.6939 f
  I_RISC_CORE/n762 (net)       1   0.4533 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1423   1.0000   0.0000   0.0000     4.6939 f
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1833   1.0000            0.3404     5.0343 f
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   3.6680 
  Xecutng_Instrn_7__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1833   1.0000   0.0000   0.0000     5.0343 f
  Xecutng_Instrn_7__UPF_LS/Y (LSDNSSX8_LVT)          0.0384   1.0000            0.1698     5.2041 f
  n372 (net)                   4   2.1853 
  U248/A2 (AO22X1_HVT)                      0.0000   0.0384   1.0000   0.0000   0.0000     5.2041 f
  U248/Y (AO22X1_HVT)                                0.1798   1.0000            0.5234     5.7274 f
  n756 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_77/A (NBUFFX8_HVT)
                                            0.0000   0.1798   1.0000   0.0000   0.0000     5.7274 f
  I_SDRAM_TOP/HFSBUF_23_77/Y (NBUFFX8_HVT)           0.1100   1.0000            0.3004     6.0279 f
  I_SDRAM_TOP/HFSNET_9 (net)   1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[7] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.0279 f
  data arrival time                                                                        6.0279

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1197     5.7200
  data required time                                                                       5.7200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7200
  data arrival time                                                                       -6.0279
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3079


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1945   1.0000            1.1787     2.4131 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.5508 
  I_RISC_CORE/ZBUF_328_inst_22748/A (NBUFFX8_HVT)
                                            0.0000   0.1945   1.0000   0.0000   0.0000     2.4131 r
  I_RISC_CORE/ZBUF_328_inst_22748/Y (NBUFFX8_HVT)    0.1267   1.0000            0.3249     2.7380 r
  I_RISC_CORE/ZBUF_328_20 (net)
                               5   1.2486 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0000   0.0000   0.0000     2.7380 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0000            0.5627     3.3007 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23621/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.3007 r
  I_RISC_CORE/ZINV_97_inst_23621/Y (INVX0_HVT)       0.1556   1.0000            0.2175     3.5182 f
  I_RISC_CORE/ZINV_97_92 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_63_inst_23619/A (INVX2_HVT)
                                            0.0000   0.1556   1.0000   0.0000   0.0000     3.5182 f
  I_RISC_CORE/ZINV_63_inst_23619/Y (INVX2_HVT)       0.0730   1.0000            0.1293     3.6475 r
  I_RISC_CORE/ZINV_63_92 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.0730   1.0000   0.0000   0.0000     3.6475 r
  data arrival time                                                                        3.6475

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0344     3.3434
  data required time                                                                       3.3434
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3434
  data arrival time                                                                       -3.6475
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3041


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1945   1.0000            1.1787     2.4131 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.5508 
  I_RISC_CORE/ZBUF_328_inst_22748/A (NBUFFX8_HVT)
                                            0.0000   0.1945   1.0000   0.0000   0.0000     2.4131 r
  I_RISC_CORE/ZBUF_328_inst_22748/Y (NBUFFX8_HVT)    0.1267   1.0000            0.3249     2.7380 r
  I_RISC_CORE/ZBUF_328_20 (net)
                               5   1.2486 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0000   0.0000   0.0000     2.7380 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0000            0.5627     3.3007 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23621/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.3007 r
  I_RISC_CORE/ZINV_97_inst_23621/Y (INVX0_HVT)       0.1556   1.0000            0.2175     3.5182 f
  I_RISC_CORE/ZINV_97_92 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_63_inst_23619/A (INVX2_HVT)
                                            0.0000   0.1556   1.0000   0.0000   0.0000     3.5182 f
  I_RISC_CORE/ZINV_63_inst_23619/Y (INVX2_HVT)       0.0730   1.0000            0.1293     3.6475 r
  I_RISC_CORE/ZINV_63_92 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.0730   1.0000   0.0000   0.0000     3.6475 r
  data arrival time                                                                        3.6475

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0344     3.3434
  data required time                                                                       3.3434
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3434
  data arrival time                                                                       -3.6475
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3041


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1945   1.0000            1.1787     2.4131 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.5508 
  I_RISC_CORE/ZBUF_328_inst_22748/A (NBUFFX8_HVT)
                                            0.0000   0.1945   1.0000   0.0000   0.0000     2.4131 r
  I_RISC_CORE/ZBUF_328_inst_22748/Y (NBUFFX8_HVT)    0.1267   1.0000            0.3249     2.7380 r
  I_RISC_CORE/ZBUF_328_20 (net)
                               5   1.2486 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0000   0.0000   0.0000     2.7380 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0000            0.5627     3.3007 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23621/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.3007 r
  I_RISC_CORE/ZINV_97_inst_23621/Y (INVX0_HVT)       0.1556   1.0000            0.2175     3.5182 f
  I_RISC_CORE/ZINV_97_92 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_63_inst_23619/A (INVX2_HVT)
                                            0.0000   0.1556   1.0000   0.0000   0.0000     3.5182 f
  I_RISC_CORE/ZINV_63_inst_23619/Y (INVX2_HVT)       0.0730   1.0000            0.1293     3.6475 r
  I_RISC_CORE/ZINV_63_92 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.0730   1.0000   0.0000   0.0000     3.6475 r
  data arrival time                                                                        3.6475

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0344     3.3434
  data required time                                                                       3.3434
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3434
  data arrival time                                                                       -3.6475
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3041


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0595     4.6939 f
  I_RISC_CORE/aps_rename_20_ (net)
                               1   0.4533 
  I_RISC_CORE/ZBUF_41_inst_23807/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     4.6939 f
  I_RISC_CORE/ZBUF_41_inst_23807/Y (NBUFFX2_HVT)     0.1759   1.0000            0.3347     5.0285 f
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               4   3.2394 
  Xecutng_Instrn_11__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1759   1.0000   0.0000   0.0000     5.0285 f
  Xecutng_Instrn_11__UPF_LS/Y (LSDNSSX8_LVT)         0.0373   1.0000            0.1652     5.1937 f
  n368 (net)                   3   2.1637 
  U243/A2 (AO22X1_HVT)                      0.0000   0.0373   1.0000   0.0000   0.0000     5.1937 f
  U243/Y (AO22X1_HVT)                                0.1798   1.0000            0.5225     5.7162 f
  n753 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_79/A (NBUFFX8_HVT)   0.0000   0.1798   1.0000   0.0000   0.0000     5.7162 f
  I_SDRAM_TOP/HFSBUF_4_79/Y (NBUFFX8_HVT)            0.1100   1.0000            0.3004     6.0166 f
  I_SDRAM_TOP/HFSNET_11 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[11] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.0166 f
  data arrival time                                                                        6.0166

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1197     5.7200
  data required time                                                                       5.7200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7200
  data arrival time                                                                       -6.0166
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2966


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX2_HVT)
                                                     0.4131   1.0000            0.9181     4.5525 f
  I_RISC_CORE/n282 (net)       1   5.2803 
  I_RISC_CORE/HFSINV_252_1793/A (INVX8_LVT)
                                            0.0000   0.4131   1.0000   0.0000   0.0000     4.5525 f
  I_RISC_CORE/HFSINV_252_1793/Y (INVX8_LVT)          0.1513   1.0000            0.1286     4.6811 r
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   2.0078 
  Xecutng_Instrn_18__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1513   1.0000   0.0000   0.0000     4.6811 r
  Xecutng_Instrn_18__UPF_LS/Y (LSDNSSX4_LVT)         0.0423   1.0000            0.0961     4.7772 r
  n361 (net)                   1   0.4180 
  U283/A4 (AOI22X1_HVT)                     0.0000   0.0423   1.0000   0.0000   0.0000     4.7772 r
  U283/Y (AOI22X1_HVT)                               0.1279   1.0000            0.5791     5.3563 f
  n610 (net)                   1   0.4803 
  U329/A2 (NAND3X0_RVT)                     0.0000   0.1279   1.0000   0.0000   0.0000     5.3563 f
  U329/Y (NAND3X0_RVT)                               0.1651   1.0000            0.1785     5.5348 r
  n673 (net)                   1   1.6433 
  I_PCI_TOP/ZBUF_215_inst_23121/A (NBUFFX16_HVT)
                                            0.0000   0.1651   1.0000   0.0000   0.0000     5.5348 r
  I_PCI_TOP/ZBUF_215_inst_23121/Y (NBUFFX16_HVT)     0.1349   1.0000            0.3161     5.8508 r
  I_PCI_TOP/ZBUF_215_49 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1349   1.0000   0.0000   0.0000     5.8508 r
  data arrival time                                                                        5.8508

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.0093     5.5603
  data required time                                                                       5.5603
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.5603
  data arrival time                                                                       -5.8508
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2905


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[22] (in)                                  0.0428                     0.0074     2.6574 f
  sd_DQ_in[22] (net)           1   0.6574 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54856/A (NBUFFX4_LVT)
                                            0.0000   0.0428   1.0000   0.0000   0.0000     2.6574 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54856/Y (NBUFFX4_LVT)
                                                     0.0369   1.0000            0.0872     2.7445 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_121 (net)
                               1   0.3395 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54621/A (DELLN1X2_HVT)
                                            0.0000   0.0369   1.0000   0.0000   0.0000     2.7445 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54621/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6330     4.3775 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41669 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D (SDFFX2_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     4.3775 f
  data arrival time                                                                        4.3775

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.7532     4.8532
  clock reconvergence pessimism                                                 0.0000     4.8532
  clock uncertainty                                                            -0.1000     4.7532
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/CLK (SDFFX2_RVT)                                  4.7532 r
  library setup time                                          1.0000           -0.6617     4.0915
  data required time                                                                       4.0915
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.0915
  data arrival time                                                                       -4.3775
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2860


  Startpoint: sd_DQ_in[2]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[2] (in)                                   0.0428                     0.0074     2.6574 f
  sd_DQ_in[2] (net)            1   0.6574 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54858/A (NBUFFX4_LVT)
                                            0.0000   0.0428   1.0000   0.0000   0.0000     2.6574 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54858/Y (NBUFFX4_LVT)
                                                     0.0369   1.0000            0.0872     2.7445 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_123 (net)
                               1   0.3395 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54652/A (DELLN1X2_HVT)
                                            0.0000   0.0369   1.0000   0.0000   0.0000     2.7445 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54652/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6330     4.3775 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41700 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D (SDFFX2_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     4.3775 f
  data arrival time                                                                        4.3775

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.7532     4.8532
  clock reconvergence pessimism                                                 0.0000     4.8532
  clock uncertainty                                                            -0.1000     4.7532
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/CLK (SDFFX2_RVT)                                   4.7532 r
  library setup time                                          1.0000           -0.6617     4.0915
  data required time                                                                       4.0915
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.0915
  data arrival time                                                                       -4.3775
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2860


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[14] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[14] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_129/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_129/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_129 (net)
                               1   0.9037 
  I_RISC_CORE/U193/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U193/SO (HADDX1_HVT)                   0.2840   1.0000            0.8635     4.5989 f
  I_RISC_CORE/RESULT_DATA[14] (net)
                               2   2.2096 
  RESULT_DATA_14__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0000   0.0000   0.0000     4.5989 f
  RESULT_DATA_14__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0000            0.3509     4.9498 f
  n394 (net)                   2   0.8935 
  U320/A4 (AO22X1_RVT)                      0.0000   0.0749   1.0000   0.0000   0.0000     4.9498 f
  U320/Y (AO22X1_RVT)                                0.0798   1.0000            0.1946     5.1445 f
  n215 (net)                   1   0.4825 
  U422/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1445 f
  U422/Y (INVX0_HVT)                                 0.0719   1.0000            0.0973     5.2417 r
  n604 (net)                   1   0.3942 
  U323/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0000   0.0000   0.0000     5.2417 r
  U323/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6906     5.9323 f
  n682 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.9323 f
  data arrival time                                                                        5.9323

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1025     5.6535
  data required time                                                                       5.6535
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6535
  data arrival time                                                                       -5.9323
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2787


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[13] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[13] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_130/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_130/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_130 (net)
                               1   0.9037 
  I_RISC_CORE/U195/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U195/SO (HADDX1_HVT)                   0.2840   1.0000            0.8635     4.5989 f
  I_RISC_CORE/RESULT_DATA[13] (net)
                               2   2.2096 
  RESULT_DATA_13__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0000   0.0000   0.0000     4.5989 f
  RESULT_DATA_13__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0000            0.3509     4.9498 f
  n395 (net)                   2   0.8935 
  U332/A4 (AO22X1_RVT)                      0.0000   0.0749   1.0000   0.0000   0.0000     4.9498 f
  U332/Y (AO22X1_RVT)                                0.0798   1.0000            0.1946     5.1445 f
  n225 (net)                   1   0.4825 
  U410/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1445 f
  U410/Y (INVX0_HVT)                                 0.0719   1.0000            0.0973     5.2417 r
  n602 (net)                   1   0.3942 
  U335/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0000   0.0000   0.0000     5.2417 r
  U335/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6906     5.9323 f
  n685 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.9323 f
  data arrival time                                                                        5.9323

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1025     5.6535
  data required time                                                                       5.6535
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6535
  data arrival time                                                                       -5.9323
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2787


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1524   1.0000            1.0722     4.7066 f
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.7795 
  Xecutng_Instrn_10__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1524   1.0000   0.0000   0.0000     4.7066 f
  Xecutng_Instrn_10__UPF_LS/Y (LSDNSSX4_RVT)         0.1512   1.0000            0.3464     5.0529 f
  n369 (net)                   4   2.1853 
  U246/A2 (AO22X1_HVT)                      0.0000   0.1512   1.0000   0.0000   0.0000     5.0529 f
  U246/Y (AO22X1_HVT)                                0.1802   1.0000            0.6148     5.6677 f
  n758 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_76/A (NBUFFX8_HVT)   0.0000   0.1802   1.0000   0.0000   0.0000     5.6677 f
  I_SDRAM_TOP/HFSBUF_4_76/Y (NBUFFX8_HVT)            0.1100   1.0000            0.3007     5.9684 f
  I_SDRAM_TOP/HFSNET_8 (net)   1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[10] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.9684 f
  data arrival time                                                                        5.9684

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1197     5.7200
  data required time                                                                       5.7200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7200
  data arrival time                                                                       -5.9684
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2484


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.2205   1.0000            0.4703     3.2458 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   1.1433 
  I_RISC_CORE/ZBUF_81_inst_23395/A (NBUFFX8_HVT)
                                            0.0000   0.2205   1.0000   0.0000   0.0000     3.2458 r
  I_RISC_CORE/ZBUF_81_inst_23395/Y (NBUFFX8_HVT)     0.1210   1.0000            0.3383     3.5841 r
  I_RISC_CORE/ZBUF_81_69 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1210   1.0000   0.0000   0.0000     3.5841 r
  data arrival time                                                                        3.5841

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0146     3.3459
  data required time                                                                       3.3459
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3459
  data arrival time                                                                       -3.5841
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2382


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.2205   1.0000            0.4703     3.2458 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   1.1433 
  I_RISC_CORE/ZBUF_81_inst_23395/A (NBUFFX8_HVT)
                                            0.0000   0.2205   1.0000   0.0000   0.0000     3.2458 r
  I_RISC_CORE/ZBUF_81_inst_23395/Y (NBUFFX8_HVT)     0.1210   1.0000            0.3383     3.5841 r
  I_RISC_CORE/ZBUF_81_69 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1210   1.0000   0.0000   0.0000     3.5841 r
  data arrival time                                                                        3.5841

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0146     3.3459
  data required time                                                                       3.3459
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3459
  data arrival time                                                                       -3.5841
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2382


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.2205   1.0000            0.4703     3.2458 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   1.1433 
  I_RISC_CORE/ZBUF_81_inst_23395/A (NBUFFX8_HVT)
                                            0.0000   0.2205   1.0000   0.0000   0.0000     3.2458 r
  I_RISC_CORE/ZBUF_81_inst_23395/Y (NBUFFX8_HVT)     0.1210   1.0000            0.3383     3.5841 r
  I_RISC_CORE/ZBUF_81_69 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1210   1.0000   0.0000   0.0000     3.5841 r
  data arrival time                                                                        3.5841

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0146     3.3459
  data required time                                                                       3.3459
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3459
  data arrival time                                                                       -3.5841
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2382


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.2205   1.0000            0.4703     3.2458 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   1.1433 
  I_RISC_CORE/ZBUF_81_inst_23395/A (NBUFFX8_HVT)
                                            0.0000   0.2205   1.0000   0.0000   0.0000     3.2458 r
  I_RISC_CORE/ZBUF_81_inst_23395/Y (NBUFFX8_HVT)     0.1210   1.0000            0.3383     3.5841 r
  I_RISC_CORE/ZBUF_81_69 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1210   1.0000   0.0000   0.0000     3.5841 r
  data arrival time                                                                        3.5841

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0146     3.3459
  data required time                                                                       3.3459
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3459
  data arrival time                                                                       -3.5841
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2382


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[12] (SRAM2RW128x16)
                                                     0.0284   1.0000            0.0822     3.5135 r
  I_RISC_CORE/I_REG_FILE_data_out_C[12] (net)
                               1   0.4919 
  I_RISC_CORE/sram_fixcell_155/A (NBUFFX2_HVT)
                                            0.0000   0.0284   1.0000   0.0000   0.0000     3.5135 r
  I_RISC_CORE/sram_fixcell_155/Y (NBUFFX2_HVT)       0.1351   1.0000            0.2049     3.7184 r
  I_RISC_CORE/sram_fixnet_155 (net)
                               1   0.8823 
  I_RISC_CORE/U197/B0 (HADDX2_HVT)          0.0000   0.1351   1.0000   0.0000   0.0000     3.7184 r
  I_RISC_CORE/U197/SO (HADDX2_HVT)                   0.3169   1.0000            0.9418     4.6602 f
  I_RISC_CORE/RESULT_DATA[12] (net)
                               2   2.2096 
  RESULT_DATA_12__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.3169   1.0000   0.0000   0.0000     4.6602 f
  RESULT_DATA_12__UPF_LS/Y (LSDNSSX8_HVT)            0.0773   1.0000            0.3788     5.0390 f
  n396 (net)                   2   0.8935 
  U260/A2 (AO22X1_HVT)                      0.0000   0.0773   1.0000   0.0000   0.0000     5.0390 f
  U260/Y (AO22X1_HVT)                                0.1948   1.0000            0.5704     5.6094 f
  n732 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_101/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.6094 f
  I_SDRAM_TOP/HFSBUF_23_101/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.9367 f
  I_SDRAM_TOP/HFSNET_33 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[28] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9367 f
  data arrival time                                                                        5.9367

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -5.9367
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2221


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U230/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23548/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23548/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_84 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U230/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23548/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23548/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_84 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U230/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23548/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23548/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_84 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U230/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23548/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23548/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_84 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U229/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23514/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23514/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_80 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23534/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23534/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_82 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U229/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23514/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23514/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_80 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23534/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23534/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_82 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U229/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23514/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23514/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_80 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23534/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23534/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_82 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U229/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23514/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23514/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_80 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23534/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23534/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_82 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23475/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23475/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_74 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23475/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23475/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_74 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23475/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23475/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_74 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23475/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23475/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_74 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U218/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23120/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23120/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_49 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U218/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23120/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23120/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_49 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U218/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23120/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23120/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_49 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U218/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23120/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23120/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_49 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23495/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23495/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_77 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23495/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23495/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_77 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23495/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23495/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_77 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23495/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_81_inst_23495/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_81_77 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2214


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U88/A3 (AO22X1_HVT)           0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U88/Y (AO22X1_HVT)                     0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/n244 (net)       1   0.6018 
  I_RISC_CORE/U596/A (NBUFFX4_HVT)          0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/U596/Y (NBUFFX4_HVT)                   0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/n1470 (net)      3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[8] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2213


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U89/A3 (AO22X1_HVT)           0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_23594/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_52_inst_23594/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_52_90 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2213


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U88/A3 (AO22X1_HVT)           0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U88/Y (AO22X1_HVT)                     0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/n244 (net)       1   0.6018 
  I_RISC_CORE/U596/A (NBUFFX4_HVT)          0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/U596/Y (NBUFFX4_HVT)                   0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/n1470 (net)      3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[8] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2213


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U89/A3 (AO22X1_HVT)           0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_23594/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_52_inst_23594/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_52_90 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2213


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U88/A3 (AO22X1_HVT)           0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U88/Y (AO22X1_HVT)                     0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/n244 (net)       1   0.6018 
  I_RISC_CORE/U596/A (NBUFFX4_HVT)          0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/U596/Y (NBUFFX4_HVT)                   0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/n1470 (net)      3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[8] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2213


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U89/A3 (AO22X1_HVT)           0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_23594/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_52_inst_23594/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.5627 r
  I_RISC_CORE/ZBUF_52_90 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.5627 r
  data arrival time                                                                        3.5627

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5627
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2213


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U217/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U217/Y (AO22X1_HVT)                    0.1994   1.0000            0.4507     3.2262 r
  I_RISC_CORE/n319 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_23_inst_23561/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2262 r
  I_RISC_CORE/ZBUF_23_inst_23561/Y (NBUFFX4_HVT)     0.1327   1.0000            0.3363     3.5626 r
  I_RISC_CORE/ZBUF_23_86 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[8] (SRAM2RW128x16)
                                            0.0000   0.1327   1.0000   0.0000   0.0000     3.5626 r
  data arrival time                                                                        3.5626

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0101     3.3414
  data required time                                                                       3.3414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3414
  data arrival time                                                                       -3.5626
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2211


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0000            0.3659     1.6003 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0000   0.0000   0.0000     1.6003 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0000            0.1319     1.7321 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0000   0.0000   0.0000     1.7321 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0000            0.1041     1.8363 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0000   0.0000   0.0000     1.8363 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0000            0.6482     2.4844 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0000   0.0000   0.0000     2.4844 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0000            0.1849     2.6694 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U377/A1 (AO22X1_HVT)          0.0000   0.1291   1.0000   0.0000   0.0000     2.6694 r
  I_RISC_CORE/U377/Y (AO22X1_HVT)                    0.1994   1.0000            0.5308     3.2002 r
  I_RISC_CORE/Addr_A[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_63_inst_23496/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2002 r
  I_RISC_CORE/ZBUF_63_inst_23496/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5366 r
  I_RISC_CORE/ZBUF_63_77 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5366 r
  data arrival time                                                                        3.5366

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.5366
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2174


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0000            0.3659     1.6003 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0000   0.0000   0.0000     1.6003 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0000            0.1319     1.7321 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0000   0.0000   0.0000     1.7321 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0000            0.1041     1.8363 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0000   0.0000   0.0000     1.8363 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0000            0.6482     2.4844 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0000   0.0000   0.0000     2.4844 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0000            0.1849     2.6694 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U377/A1 (AO22X1_HVT)          0.0000   0.1291   1.0000   0.0000   0.0000     2.6694 r
  I_RISC_CORE/U377/Y (AO22X1_HVT)                    0.1994   1.0000            0.5308     3.2002 r
  I_RISC_CORE/Addr_A[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_63_inst_23496/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2002 r
  I_RISC_CORE/ZBUF_63_inst_23496/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5366 r
  I_RISC_CORE/ZBUF_63_77 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5366 r
  data arrival time                                                                        3.5366

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.5366
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2174


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0000            0.3659     1.6003 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0000   0.0000   0.0000     1.6003 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0000            0.1319     1.7321 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0000   0.0000   0.0000     1.7321 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0000            0.1041     1.8363 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0000   0.0000   0.0000     1.8363 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0000            0.6482     2.4844 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0000   0.0000   0.0000     2.4844 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0000            0.1849     2.6694 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U375/A1 (AO22X1_HVT)          0.0000   0.1291   1.0000   0.0000   0.0000     2.6694 r
  I_RISC_CORE/U375/Y (AO22X1_HVT)                    0.1994   1.0000            0.5308     3.2002 r
  I_RISC_CORE/n791 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23442/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2002 r
  I_RISC_CORE/ZBUF_37_inst_23442/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5365 r
  I_RISC_CORE/ZBUF_37_72 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[2] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5365 r
  data arrival time                                                                        3.5365

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.5365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2174


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0000            0.3659     1.6003 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0000   0.0000   0.0000     1.6003 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0000            0.1319     1.7321 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0000   0.0000   0.0000     1.7321 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0000            0.1041     1.8363 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0000   0.0000   0.0000     1.8363 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0000            0.6482     2.4844 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0000   0.0000   0.0000     2.4844 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0000            0.1849     2.6694 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U375/A1 (AO22X1_HVT)          0.0000   0.1291   1.0000   0.0000   0.0000     2.6694 r
  I_RISC_CORE/U375/Y (AO22X1_HVT)                    0.1994   1.0000            0.5308     3.2002 r
  I_RISC_CORE/n791 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23442/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2002 r
  I_RISC_CORE/ZBUF_37_inst_23442/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5365 r
  I_RISC_CORE/ZBUF_37_72 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[2] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5365 r
  data arrival time                                                                        3.5365

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.5365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2174


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0000            0.3659     1.6003 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0000   0.0000   0.0000     1.6003 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0000            0.1319     1.7321 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0000   0.0000   0.0000     1.7321 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0000            0.1041     1.8363 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0000   0.0000   0.0000     1.8363 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0000            0.6482     2.4844 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0000   0.0000   0.0000     2.4844 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0000            0.1849     2.6694 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U374/A1 (AO22X1_HVT)          0.0000   0.1291   1.0000   0.0000   0.0000     2.6694 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0000            0.5308     3.2002 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23396/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2002 r
  I_RISC_CORE/ZBUF_37_inst_23396/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5365 r
  I_RISC_CORE/ZBUF_37_69 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5365 r
  data arrival time                                                                        3.5365

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.5365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2174


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0000            0.3659     1.6003 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0000   0.0000   0.0000     1.6003 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0000            0.1319     1.7321 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0000   0.0000   0.0000     1.7321 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0000            0.1041     1.8363 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0000   0.0000   0.0000     1.8363 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0000            0.6482     2.4844 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0000   0.0000   0.0000     2.4844 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0000            0.1849     2.6694 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U373/A1 (AO22X1_HVT)          0.0000   0.1291   1.0000   0.0000   0.0000     2.6694 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0000            0.5308     3.2002 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23474/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2002 r
  I_RISC_CORE/ZBUF_37_inst_23474/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5365 r
  I_RISC_CORE/ZBUF_37_74 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5365 r
  data arrival time                                                                        3.5365

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.5365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2174


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0000            0.3659     1.6003 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0000   0.0000   0.0000     1.6003 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0000            0.1319     1.7321 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0000   0.0000   0.0000     1.7321 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0000            0.1041     1.8363 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0000   0.0000   0.0000     1.8363 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0000            0.6482     2.4844 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0000   0.0000   0.0000     2.4844 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0000            0.1849     2.6694 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U374/A1 (AO22X1_HVT)          0.0000   0.1291   1.0000   0.0000   0.0000     2.6694 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0000            0.5308     3.2002 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23396/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2002 r
  I_RISC_CORE/ZBUF_37_inst_23396/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5365 r
  I_RISC_CORE/ZBUF_37_69 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5365 r
  data arrival time                                                                        3.5365

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.5365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2174


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0000            0.3659     1.6003 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0000   0.0000   0.0000     1.6003 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0000            0.1319     1.7321 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0000   0.0000   0.0000     1.7321 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0000            0.1041     1.8363 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0000   0.0000   0.0000     1.8363 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0000            0.6482     2.4844 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0000   0.0000   0.0000     2.4844 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0000            0.1849     2.6694 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U373/A1 (AO22X1_HVT)          0.0000   0.1291   1.0000   0.0000   0.0000     2.6694 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0000            0.5308     3.2002 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23474/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2002 r
  I_RISC_CORE/ZBUF_37_inst_23474/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5365 r
  I_RISC_CORE/ZBUF_37_74 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5365 r
  data arrival time                                                                        3.5365

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.5365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2174


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0000            0.3659     1.6003 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0000   0.0000   0.0000     1.6003 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0000            0.1319     1.7321 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0000   0.0000   0.0000     1.7321 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0000            0.1041     1.8363 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0000   0.0000   0.0000     1.8363 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0000            0.6482     2.4844 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0000   0.0000   0.0000     2.4844 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0000            0.1849     2.6694 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U376/A1 (AO22X1_HVT)          0.0000   0.1291   1.0000   0.0000   0.0000     2.6694 r
  I_RISC_CORE/U376/Y (AO22X1_HVT)                    0.1994   1.0000            0.5308     3.2002 r
  I_RISC_CORE/Addr_A[1] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_56_inst_23308/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2002 r
  I_RISC_CORE/ZBUF_56_inst_23308/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5365 r
  I_RISC_CORE/ZBUF_56_63 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5365 r
  data arrival time                                                                        3.5365

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.5365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2174


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0000            0.3659     1.6003 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0000   0.0000   0.0000     1.6003 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0000            0.1319     1.7321 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0000   0.0000   0.0000     1.7321 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0000            0.1041     1.8363 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0000   0.0000   0.0000     1.8363 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0000            0.6482     2.4844 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0000   0.0000   0.0000     2.4844 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0000            0.1849     2.6694 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U376/A1 (AO22X1_HVT)          0.0000   0.1291   1.0000   0.0000   0.0000     2.6694 r
  I_RISC_CORE/U376/Y (AO22X1_HVT)                    0.1994   1.0000            0.5308     3.2002 r
  I_RISC_CORE/Addr_A[1] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_56_inst_23308/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2002 r
  I_RISC_CORE/ZBUF_56_inst_23308/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5365 r
  I_RISC_CORE/ZBUF_56_63 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5365 r
  data arrival time                                                                        3.5365

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.0101     3.3191
  data required time                                                                       3.3191
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3191
  data arrival time                                                                       -3.5365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2174


  Startpoint: sd_DQ_in[2]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[2] (in)                                   0.0428                     0.0074     0.6074 f
  sd_DQ_in[2] (net)            1   0.6574 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54858/A (NBUFFX4_LVT)
                                            0.0000   0.0428   1.0000   0.0000   0.0000     0.6074 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54858/Y (NBUFFX4_LVT)
                                                     0.0369   1.0000            0.0872     0.6945 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_123 (net)
                               1   0.3395 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54652/A (DELLN1X2_HVT)
                                            0.0000   0.0369   1.0000   0.0000   0.0000     0.6945 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54652/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6330     2.3275 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41700 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D (SDFFNX2_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     2.3275 f
  data arrival time                                                                        2.3275

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              0.8973     2.9473
  clock reconvergence pessimism                                                 0.0000     2.9473
  clock uncertainty                                                            -0.1000     2.8473
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK (SDFFNX2_RVT)                                  2.8473 f
  library setup time                                          1.0000           -0.7334     2.1138
  data required time                                                                       2.1138
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1138
  data arrival time                                                                       -2.3275
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2137


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1993   1.0000            1.2453     4.8797 f
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               5   2.2781 
  Xecutng_Instrn_3__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1993   1.0000   0.0000   0.0000     4.8797 f
  Xecutng_Instrn_3__UPF_LS/Y (LSDNSSX4_LVT)          0.0532   1.0000            0.2161     5.0958 f
  n376 (net)                   4   2.2195 
  U251/A2 (AO22X1_HVT)                      0.0000   0.0532   1.0000   0.0000   0.0000     5.0958 f
  U251/Y (AO22X1_HVT)                                0.1800   1.0000            0.5351     5.6309 f
  n757 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_78/A (NBUFFX8_HVT)   0.0000   0.1800   1.0000   0.0000   0.0000     5.6309 f
  I_SDRAM_TOP/HFSBUF_4_78/Y (NBUFFX8_HVT)            0.1100   1.0000            0.3006     5.9316 f
  I_SDRAM_TOP/HFSNET_10 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[3] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.9316 f
  data arrival time                                                                        5.9316

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1197     5.7200
  data required time                                                                       5.7200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7200
  data arrival time                                                                       -5.9316
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2115


  Startpoint: sd_DQ_in[21]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[21] (in)                                  0.0360                     0.0038     2.6538 f
  sd_DQ_in[21] (net)           1   0.3405 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54671/A (DELLN1X2_HVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.6538 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54671/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6323     4.2861 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41713 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D (SDFFX2_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     4.2861 f
  data arrival time                                                                        4.2861

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.7477     4.8477
  clock reconvergence pessimism                                                 0.0000     4.8477
  clock uncertainty                                                            -0.1000     4.7477
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/CLK (SDFFX2_RVT)                                  4.7477 r
  library setup time                                          1.0000           -0.6666     4.0811
  data required time                                                                       4.0811
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.0811
  data arrival time                                                                       -4.2861
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2050


  Startpoint: sd_DQ_in[23]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[23] (in)                                  0.0360                     0.0038     2.6538 f
  sd_DQ_in[23] (net)           1   0.3405 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54653/A (DELLN1X2_HVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.6538 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54653/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6323     4.2861 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41701 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D (SDFFX2_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     4.2861 f
  data arrival time                                                                        4.2861

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.7477     4.8477
  clock reconvergence pessimism                                                 0.0000     4.8477
  clock uncertainty                                                            -0.1000     4.7477
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/CLK (SDFFX2_RVT)                                  4.7477 r
  library setup time                                          1.0000           -0.6666     4.0811
  data required time                                                                       4.0811
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.0811
  data arrival time                                                                       -4.2861
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2050


  Startpoint: sd_DQ_in[27]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[27] (in)                                  0.0360                     0.0038     2.6538 f
  sd_DQ_in[27] (net)           1   0.3405 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54659/A (DELLN1X2_HVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.6538 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54659/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6323     4.2861 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41707 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D (SDFFX2_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     4.2861 f
  data arrival time                                                                        4.2861

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.7477     4.8477
  clock reconvergence pessimism                                                 0.0000     4.8477
  clock uncertainty                                                            -0.1000     4.7477
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/CLK (SDFFX2_RVT)                                  4.7477 r
  library setup time                                          1.0000           -0.6666     4.0811
  data required time                                                                       4.0811
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.0811
  data arrival time                                                                       -4.2861
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2050


  Startpoint: sd_DQ_in[4]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[4] (in)                                   0.0360                     0.0038     2.6538 f
  sd_DQ_in[4] (net)            1   0.3405 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54628/A (DELLN1X2_HVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.6538 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54628/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6323     4.2861 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41676 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/D (SDFFX2_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     4.2861 f
  data arrival time                                                                        4.2861

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.7477     4.8477
  clock reconvergence pessimism                                                 0.0000     4.8477
  clock uncertainty                                                            -0.1000     4.7477
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/CLK (SDFFX2_RVT)                                   4.7477 r
  library setup time                                          1.0000           -0.6666     4.0811
  data required time                                                                       4.0811
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.0811
  data arrival time                                                                       -4.2861
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2050


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1925   1.0000            1.2356     4.8700 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.8433 
  Xecutng_Instrn_2__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1925   1.0000   0.0000   0.0000     4.8700 f
  Xecutng_Instrn_2__UPF_LS/Y (LSDNSSX4_LVT)          0.0523   1.0000            0.2111     5.0811 f
  n377 (net)                   4   2.1998 
  U254/A2 (AO22X1_HVT)                      0.0000   0.0523   1.0000   0.0000   0.0000     5.0811 f
  U254/Y (AO22X1_HVT)                                0.1800   1.0000            0.5344     5.6155 f
  n733 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_103/A (NBUFFX8_HVT)
                                            0.0000   0.1800   1.0000   0.0000   0.0000     5.6155 f
  I_SDRAM_TOP/HFSBUF_4_103/Y (NBUFFX8_HVT)           0.1100   1.0000            0.3006     5.9161 f
  I_SDRAM_TOP/HFSNET_35 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[2] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.9161 f
  data arrival time                                                                        5.9161

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1197     5.7200
  data required time                                                                       5.7200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7200
  data arrival time                                                                       -5.9161
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1961


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[0] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[0] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_143/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_143/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_143 (net)
                               1   0.9037 
  I_RISC_CORE/U184/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U184/SO (HADDX1_HVT)                   0.2425   1.0000            0.8176     4.5530 f
  I_RISC_CORE/RESULT_DATA[0] (net)
                               2   0.8868 
  RESULT_DATA_0__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2425   1.0000   0.0000   0.0000     4.5530 f
  RESULT_DATA_0__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4063     4.9593 f
  n408 (net)                   2   0.8460 
  U272/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9593 f
  U272/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5830 f
  n743 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_66_88/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5830 f
  I_SDRAM_TOP/HFSBUF_66_88/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     5.9103 f
  I_SDRAM_TOP/HFSNET_20 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[16] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9103 f
  data arrival time                                                                        5.9103

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -5.9103
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1957


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[1] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[1] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_142/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_142/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_142 (net)
                               1   0.9037 
  I_RISC_CORE/U188/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U188/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5530 f
  I_RISC_CORE/RESULT_DATA[1] (net)
                               2   0.8868 
  RESULT_DATA_1__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0000   0.0000   0.0000     4.5530 f
  RESULT_DATA_1__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4063     4.9592 f
  n407 (net)                   2   0.8460 
  U271/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9592 f
  U271/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5829 f
  n752 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_66_81/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5829 f
  I_SDRAM_TOP/HFSBUF_66_81/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     5.9102 f
  I_SDRAM_TOP/HFSNET_13 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[17] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9102 f
  data arrival time                                                                        5.9102

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -5.9102
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1957


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[4] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[4] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_139/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_139/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_139 (net)
                               1   0.9037 
  I_RISC_CORE/U189/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U189/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5530 f
  I_RISC_CORE/RESULT_DATA[4] (net)
                               2   0.8868 
  RESULT_DATA_4__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0000   0.0000   0.0000     4.5530 f
  RESULT_DATA_4__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4063     4.9592 f
  n404 (net)                   2   0.8460 
  U268/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9592 f
  U268/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5829 f
  n742 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_66_91/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5829 f
  I_SDRAM_TOP/HFSBUF_66_91/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     5.9102 f
  I_SDRAM_TOP/HFSNET_23 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[20] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9102 f
  data arrival time                                                                        5.9102

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -5.9102
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1957


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/Q (SDFFX2_HVT)
                                                     0.2137   1.0000            1.2646     4.8990 f
  I_RISC_CORE/Xecutng_Instrn[12] (net)
                               4   3.2394 
  Xecutng_Instrn_12__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.2137   1.0000   0.0000   0.0000     4.8990 f
  Xecutng_Instrn_12__UPF_LS/Y (LSDNSSX8_LVT)         0.0427   1.0000            0.1885     5.0876 f
  n367 (net)                   3   2.1637 
  U242/A2 (AO22X1_HVT)                      0.0000   0.0427   1.0000   0.0000   0.0000     5.0876 f
  U242/Y (AO22X1_HVT)                                0.1799   1.0000            0.5268     5.6144 f
  n759 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_128/A (NBUFFX8_HVT)
                                            0.0000   0.1799   1.0000   0.0000   0.0000     5.6144 f
  I_SDRAM_TOP/HFSBUF_4_128/Y (NBUFFX8_HVT)           0.1100   1.0000            0.3005     5.9149 f
  I_SDRAM_TOP/HFSNET_47 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[12] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.9149 f
  data arrival time                                                                        5.9149

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1197     5.7200
  data required time                                                                       5.7200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7200
  data arrival time                                                                       -5.9149
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1949


  Startpoint: sd_DQ_in[6]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[6] (in)                                   0.0360                     0.0038     2.6538 f
  sd_DQ_in[6] (net)            1   0.3405 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54622/A (DELLN1X2_HVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.6538 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54622/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6323     4.2861 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41670 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/D (SDFFX2_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     4.2861 f
  data arrival time                                                                        4.2861

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.7532     4.8532
  clock reconvergence pessimism                                                 0.0000     4.8532
  clock uncertainty                                                            -0.1000     4.7532
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/CLK (SDFFX2_RVT)                                   4.7532 r
  library setup time                                          1.0000           -0.6617     4.0915
  data required time                                                                       4.0915
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.0915
  data arrival time                                                                       -4.2861
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1946


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[5] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[5] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_138/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_138/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_138 (net)
                               1   0.9037 
  I_RISC_CORE/U190/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U190/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5481 f
  I_RISC_CORE/RESULT_DATA[5] (net)
                               2   0.7793 
  RESULT_DATA_5__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5481 f
  RESULT_DATA_5__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9515 f
  n403 (net)                   2   0.8460 
  U267/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9515 f
  U267/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5752 f
  n746 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_66_84/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5752 f
  I_SDRAM_TOP/HFSBUF_66_84/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     5.9025 f
  I_SDRAM_TOP/HFSNET_16 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[21] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9025 f
  data arrival time                                                                        5.9025

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -5.9025
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1879


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[6] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[6] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_137/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_137/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_137 (net)
                               1   0.9037 
  I_RISC_CORE/U191/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U191/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5481 f
  I_RISC_CORE/RESULT_DATA[6] (net)
                               2   0.7793 
  RESULT_DATA_6__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5481 f
  RESULT_DATA_6__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9515 f
  n402 (net)                   2   0.8460 
  U266/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9515 f
  U266/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5752 f
  n736 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_60_99/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5752 f
  I_SDRAM_TOP/HFSBUF_60_99/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     5.9025 f
  I_SDRAM_TOP/HFSNET_31 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[22] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9025 f
  data arrival time                                                                        5.9025

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -5.9025
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1879


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[7] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[7] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_136/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_136/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_136 (net)
                               1   0.9037 
  I_RISC_CORE/U187/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U187/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5481 f
  I_RISC_CORE/RESULT_DATA[7] (net)
                               2   0.7793 
  RESULT_DATA_7__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5481 f
  RESULT_DATA_7__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9515 f
  n401 (net)                   2   0.8460 
  U265/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9515 f
  U265/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5752 f
  n735 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_96/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5752 f
  I_SDRAM_TOP/HFSBUF_23_96/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     5.9025 f
  I_SDRAM_TOP/HFSNET_28 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[23] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9025 f
  data arrival time                                                                        5.9025

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -5.9025
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1879


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0313     1.0313
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0377                     0.0000     1.0313 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0000            0.8064     1.8377 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0000   0.0000   0.0000     1.8377 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0000            0.4449     2.2825 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0000   0.0000   0.0000     2.2825 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0000            0.2857     2.5682 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0000   0.0000   0.0000     2.5682 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0000            0.2072     2.7755 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U216/A3 (AO22X1_HVT)          0.0000   0.1265   1.0000   0.0000   0.0000     2.7755 r
  I_RISC_CORE/U216/Y (AO22X1_HVT)                    0.1946   1.0000            0.4460     3.2215 r
  I_RISC_CORE/RegPort_C_9 (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_23_inst_23606/A (NBUFFX2_HVT)
                                            0.0000   0.1946   1.0000   0.0000   0.0000     3.2215 r
  I_RISC_CORE/ZBUF_23_inst_23606/Y (NBUFFX2_HVT)     0.1179   1.0000            0.3134     3.5349 r
  I_RISC_CORE/ZBUF_23_91 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1179   1.0000   0.0000   0.0000     3.5349 r
  data arrival time                                                                        3.5349

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0983     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3313 r
  library setup time                                          1.0000            0.0159     3.3472
  data required time                                                                       3.3472
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3472
  data arrival time                                                                       -3.5349
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1877


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[22] (in)                                  0.0428                     0.0074     0.6074 f
  sd_DQ_in[22] (net)           1   0.6574 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54856/A (NBUFFX4_LVT)
                                            0.0000   0.0428   1.0000   0.0000   0.0000     0.6074 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54856/Y (NBUFFX4_LVT)
                                                     0.0369   1.0000            0.0872     0.6945 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_121 (net)
                               1   0.3395 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54621/A (DELLN1X2_HVT)
                                            0.0000   0.0369   1.0000   0.0000   0.0000     0.6945 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54621/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6330     2.3275 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41669 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D (SDFFNX1_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     2.3275 f
  data arrival time                                                                        2.3275

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              0.8973     2.9473
  clock reconvergence pessimism                                                 0.0000     2.9473
  clock uncertainty                                                            -0.1000     2.8473
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK (SDFFNX1_RVT)                                 2.8473 f
  library setup time                                          1.0000           -0.7070     2.1403
  data required time                                                                       2.1403
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1403
  data arrival time                                                                       -2.3275
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1872


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2096   1.0000            1.2592     4.8935 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   2.9678 
  Xecutng_Instrn_6__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.2096   1.0000   0.0000   0.0000     4.8935 f
  Xecutng_Instrn_6__UPF_LS/Y (LSDNSSX8_LVT)          0.0421   1.0000            0.1860     5.0795 f
  n373 (net)                   4   2.1477 
  U252/A2 (AO22X1_HVT)                      0.0000   0.0421   1.0000   0.0000   0.0000     5.0795 f
  U252/Y (AO22X1_HVT)                                0.1799   1.0000            0.5263     5.6059 f
  n729 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_104/A (NBUFFX8_HVT)
                                            0.0000   0.1799   1.0000   0.0000   0.0000     5.6059 f
  I_SDRAM_TOP/HFSBUF_23_104/Y (NBUFFX8_HVT)          0.1100   1.0000            0.3005     5.9064 f
  I_SDRAM_TOP/HFSNET_36 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[6] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.9064 f
  data arrival time                                                                        5.9064

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1197     5.7200
  data required time                                                                       5.7200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7200
  data arrival time                                                                       -5.9064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1863


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4606 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/D (SDFFX1_HVT)
                                            0.0000   0.1910   1.0000   0.0000   0.0000     2.4606 r
  data arrival time                                                                        2.4606

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.1999     2.2928
  data required time                                                                       2.2928
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2928
  data arrival time                                                                       -2.4606
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1678


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2159     1.2159
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.2159 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1539   1.0000            1.0755     2.2914 f
  I_RISC_CORE/PopDataOut_10_ (net)
                               2   0.8275 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/D (SDFFARX1_HVT)
                                            0.0000   0.1539   1.0000   0.0000   0.0000     2.2914 f
  data arrival time                                                                        2.2914

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1139     3.5139
  clock reconvergence pessimism                                                 0.0864     3.6003
  clock uncertainty                                                            -0.1000     3.5003
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/CLK (SDFFARX1_HVT)                                  3.5003 r
  library setup time                                          1.0000           -1.3700     2.1303
  data required time                                                                       2.1303
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1303
  data arrival time                                                                       -2.2914
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1611


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[9] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[9] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_134/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_134/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7352 r
  I_RISC_CORE/sram_fixnet_134 (net)
                               1   0.8843 
  I_RISC_CORE/U185/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7352 r
  I_RISC_CORE/U185/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7275 f
  I_RISC_CORE/RESULT_DATA[9] (net)
                               2   2.4520 
  RESULT_DATA_9__UPF_LS/A (LSDNSSX8_LVT)    0.0000   0.3209   1.0000   0.0000   0.0000     4.7275 f
  RESULT_DATA_9__UPF_LS/Y (LSDNSSX8_LVT)             0.0556   1.0000            0.2428     4.9703 f
  n399 (net)                   2   0.8935 
  U263/A2 (AO22X1_HVT)                      0.0000   0.0556   1.0000   0.0000   0.0000     4.9703 f
  U263/Y (AO22X1_HVT)                                0.1948   1.0000            0.5531     5.5234 f
  n744 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_86/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5234 f
  I_SDRAM_TOP/HFSBUF_23_86/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     5.8506 f
  I_SDRAM_TOP/HFSNET_18 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[25] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8506 f
  data arrival time                                                                        5.8506

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -5.8506
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1361


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[10] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[10] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_133/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_133/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7352 r
  I_RISC_CORE/sram_fixnet_133 (net)
                               1   0.8843 
  I_RISC_CORE/U198/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7352 r
  I_RISC_CORE/U198/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7275 f
  I_RISC_CORE/RESULT_DATA[10] (net)
                               2   2.4520 
  RESULT_DATA_10__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7275 f
  RESULT_DATA_10__UPF_LS/Y (LSDNSSX8_LVT)            0.0556   1.0000            0.2428     4.9703 f
  n398 (net)                   2   0.8935 
  U262/A2 (AO22X1_HVT)                      0.0000   0.0556   1.0000   0.0000   0.0000     4.9703 f
  U262/Y (AO22X1_HVT)                                0.1948   1.0000            0.5531     5.5234 f
  n738 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_94/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5234 f
  I_SDRAM_TOP/HFSBUF_23_94/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     5.8506 f
  I_SDRAM_TOP/HFSNET_26 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[26] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8506 f
  data arrival time                                                                        5.8506

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -5.8506
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1361


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[8] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[8] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_135/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_135/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7352 r
  I_RISC_CORE/sram_fixnet_135 (net)
                               1   0.8843 
  I_RISC_CORE/U194/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7352 r
  I_RISC_CORE/U194/SO (HADDX2_HVT)                   0.2930   1.0000            0.9547     4.6899 f
  I_RISC_CORE/RESULT_DATA[8] (net)
                               2   0.9925 
  RESULT_DATA_8__UPF_LS/A (LSDNSSX4_LVT)    0.0000   0.2930   1.0000   0.0000   0.0000     4.6899 f
  RESULT_DATA_8__UPF_LS/Y (LSDNSSX4_LVT)             0.0626   1.0000            0.2711     4.9611 f
  n400 (net)                   2   0.8935 
  U264/A2 (AO22X1_HVT)                      0.0000   0.0626   1.0000   0.0000   0.0000     4.9611 f
  U264/Y (AO22X1_HVT)                                0.1948   1.0000            0.5586     5.5197 f
  n741 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_90/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5197 f
  I_SDRAM_TOP/HFSBUF_23_90/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     5.8469 f
  I_SDRAM_TOP/HFSNET_22 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[24] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8469 f
  data arrival time                                                                        5.8469

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -5.8469
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1324


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[13] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[13] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_130/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_130/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_130 (net)
                               1   0.9037 
  I_RISC_CORE/U195/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U195/SO (HADDX1_HVT)                   0.2840   1.0000            0.8635     4.5989 f
  I_RISC_CORE/RESULT_DATA[13] (net)
                               2   2.2096 
  RESULT_DATA_13__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0000   0.0000   0.0000     4.5989 f
  RESULT_DATA_13__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0000            0.3509     4.9498 f
  n395 (net)                   2   0.8935 
  U259/A2 (AO22X1_HVT)                      0.0000   0.0749   1.0000   0.0000   0.0000     4.9498 f
  U259/Y (AO22X1_HVT)                                0.1948   1.0000            0.5685     5.5183 f
  n739 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_95/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5183 f
  I_SDRAM_TOP/HFSBUF_23_95/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     5.8456 f
  I_SDRAM_TOP/HFSNET_27 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[29] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8456 f
  data arrival time                                                                        5.8456

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -5.8456
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1310


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[14] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[14] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_129/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_129/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_129 (net)
                               1   0.9037 
  I_RISC_CORE/U193/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U193/SO (HADDX1_HVT)                   0.2840   1.0000            0.8635     4.5989 f
  I_RISC_CORE/RESULT_DATA[14] (net)
                               2   2.2096 
  RESULT_DATA_14__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0000   0.0000   0.0000     4.5989 f
  RESULT_DATA_14__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0000            0.3509     4.9498 f
  n394 (net)                   2   0.8935 
  U258/A2 (AO22X1_HVT)                      0.0000   0.0749   1.0000   0.0000   0.0000     4.9498 f
  U258/Y (AO22X1_HVT)                                0.1948   1.0000            0.5685     5.5183 f
  n730 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_102/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5183 f
  I_SDRAM_TOP/HFSBUF_23_102/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8456 f
  I_SDRAM_TOP/HFSNET_34 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[30] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8456 f
  data arrival time                                                                        5.8456

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -5.8456
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1310


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[2] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[2] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_141/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_141/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_141 (net)
                               1   0.9037 
  I_RISC_CORE/U199/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U199/SO (HADDX1_HVT)                   0.2840   1.0000            0.8635     4.5989 f
  I_RISC_CORE/RESULT_DATA[2] (net)
                               2   2.2096 
  RESULT_DATA_2__UPF_LS/A (LSDNSSX8_HVT)    0.0000   0.2840   1.0000   0.0000   0.0000     4.5989 f
  RESULT_DATA_2__UPF_LS/Y (LSDNSSX8_HVT)             0.0746   1.0000            0.3506     4.9495 f
  n406 (net)                   2   0.8460 
  U270/A2 (AO22X1_HVT)                      0.0000   0.0746   1.0000   0.0000   0.0000     4.9495 f
  U270/Y (AO22X1_HVT)                                0.1948   1.0000            0.5682     5.5178 f
  n740 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_66_92/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5178 f
  I_SDRAM_TOP/HFSBUF_66_92/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     5.8451 f
  I_SDRAM_TOP/HFSNET_24 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[18] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8451 f
  data arrival time                                                                        5.8451

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1142     5.7145
  data required time                                                                       5.7145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7145
  data arrival time                                                                       -5.8451
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1305


  Startpoint: sd_DQ_in[21]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[21] (in)                                  0.0360                     0.0038     0.6038 f
  sd_DQ_in[21] (net)           1   0.3405 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54671/A (DELLN1X2_HVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.6038 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54671/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6323     2.2361 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41713 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/D (SDFFNX2_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     2.2361 f
  data arrival time                                                                        2.2361

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              0.8927     2.9427
  clock reconvergence pessimism                                                 0.0000     2.9427
  clock uncertainty                                                            -0.1000     2.8427
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK (SDFFNX2_RVT)                                 2.8427 f
  library setup time                                          1.0000           -0.7356     2.1071
  data required time                                                                       2.1071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1071
  data arrival time                                                                       -2.2361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1291


  Startpoint: sd_DQ_in[23]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[23] (in)                                  0.0360                     0.0038     0.6038 f
  sd_DQ_in[23] (net)           1   0.3405 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54653/A (DELLN1X2_HVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.6038 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54653/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6323     2.2361 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41701 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/D (SDFFNX2_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     2.2361 f
  data arrival time                                                                        2.2361

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              0.8927     2.9427
  clock reconvergence pessimism                                                 0.0000     2.9427
  clock uncertainty                                                            -0.1000     2.8427
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK (SDFFNX2_RVT)                                 2.8427 f
  library setup time                                          1.0000           -0.7356     2.1071
  data required time                                                                       2.1071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1071
  data arrival time                                                                       -2.2361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1291


  Startpoint: sd_DQ_in[27]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[27] (in)                                  0.0360                     0.0038     0.6038 f
  sd_DQ_in[27] (net)           1   0.3405 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54659/A (DELLN1X2_HVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.6038 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54659/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6323     2.2361 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41707 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D (SDFFNX2_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     2.2361 f
  data arrival time                                                                        2.2361

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              0.8927     2.9427
  clock reconvergence pessimism                                                 0.0000     2.9427
  clock uncertainty                                                            -0.1000     2.8427
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK (SDFFNX2_RVT)                                 2.8427 f
  library setup time                                          1.0000           -0.7356     2.1071
  data required time                                                                       2.1071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1071
  data arrival time                                                                       -2.2361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1291


  Startpoint: sd_DQ_in[4]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[4] (in)                                   0.0360                     0.0038     0.6038 f
  sd_DQ_in[4] (net)            1   0.3405 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54628/A (DELLN1X2_HVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.6038 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54628/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6323     2.2361 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41676 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/D (SDFFNX2_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     2.2361 f
  data arrival time                                                                        2.2361

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              0.8927     2.9427
  clock reconvergence pessimism                                                 0.0000     2.9427
  clock uncertainty                                                            -0.1000     2.8427
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK (SDFFNX2_RVT)                                  2.8427 f
  library setup time                                          1.0000           -0.7356     2.1071
  data required time                                                                       2.1071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1071
  data arrival time                                                                       -2.2361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1291


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/CLK (SDFFX1_RVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/Q (SDFFX1_RVT)
                                                     0.0865   1.0000            0.4841     4.1185 r
  I_RISC_CORE/Xecutng_Instrn[23] (net)
                               2   1.1559 
  Xecutng_Instrn_23__UPF_LS/A (LSDNSSX2_LVT)
                                            0.0000   0.0865   1.0000   0.0000   0.0000     4.1185 r
  Xecutng_Instrn_23__UPF_LS/Y (LSDNSSX2_LVT)         0.0347   1.0000            0.0751     4.1936 r
  n356 (net)                   1   0.4180 
  U300/A4 (AOI22X1_HVT)                     0.0000   0.0347   1.0000   0.0000   0.0000     4.1936 r
  U300/Y (AOI22X1_HVT)                               0.1248   1.0000            0.5695     4.7631 f
  n614 (net)                   1   0.3845 
  U472/A2 (NAND3X1_HVT)                     0.0000   0.1248   1.0000   0.0000   0.0000     4.7631 f
  U472/Y (NAND3X1_HVT)                               0.1633   1.0000            0.6059     5.3690 r
  n672 (net)                   1   1.6433 
  I_PCI_TOP/HFSBUF_203_112/A (NBUFFX16_HVT)
                                            0.0000   0.1633   1.0000   0.0000   0.0000     5.3690 r
  I_PCI_TOP/HFSBUF_203_112/Y (NBUFFX16_HVT)          0.1349   1.0000            0.3147     5.6837 r
  I_PCI_TOP/HFSNET_28 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1349   1.0000   0.0000   0.0000     5.6837 r
  data arrival time                                                                        5.6837

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.0093     5.5603
  data required time                                                                       5.5603
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.5603
  data arrival time                                                                       -5.6837
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1234


  Startpoint: sd_DQ_in[6]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 f
  sd_DQ_in[6] (in)                                   0.0360                     0.0038     0.6038 f
  sd_DQ_in[6] (net)            1   0.3405 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54622/A (DELLN1X2_HVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.6038 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54622/Y (DELLN1X2_HVT)
                                                     0.1575   1.0000            1.6323     2.2361 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41670 (net)
                               2   0.8546 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D (SDFFNX2_RVT)
                                            0.0000   0.1575   1.0000   0.0000   0.0000     2.2361 f
  data arrival time                                                                        2.2361

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              0.8973     2.9473
  clock reconvergence pessimism                                                 0.0000     2.9473
  clock uncertainty                                                            -0.1000     2.8473
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK (SDFFNX2_RVT)                                  2.8473 f
  library setup time                                          1.0000           -0.7334     2.1138
  data required time                                                                       2.1138
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1138
  data arrival time                                                                       -2.2361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1223


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0285 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0285 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1972   1.0000            0.2918     2.3203 f
  I_RISC_CORE/PSW[9] (net)    12   4.9074 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0000   0.1972   1.0000   0.0000   0.0000     2.3203 f
  data arrival time                                                                        2.3203

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2938     2.1989
  data required time                                                                       2.1989
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1989
  data arrival time                                                                       -2.3203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1214


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0285 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0285 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1972   1.0000            0.2918     2.3203 f
  I_RISC_CORE/PSW[9] (net)    12   4.9074 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0000   0.1972   1.0000   0.0000   0.0000     2.3203 f
  data arrival time                                                                        2.3203

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2938     2.1989
  data required time                                                                       2.1989
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1989
  data arrival time                                                                       -2.3203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1214


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0285 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0285 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1972   1.0000            0.2918     2.3203 f
  I_RISC_CORE/PSW[9] (net)    12   4.9074 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0000   0.1972   1.0000   0.0000   0.0000     2.3203 f
  data arrival time                                                                        2.3203

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2938     2.1989
  data required time                                                                       2.1989
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1989
  data arrival time                                                                       -2.3203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1214


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0285 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0285 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1972   1.0000            0.2918     2.3203 f
  I_RISC_CORE/PSW[9] (net)    12   4.9074 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0000   0.1972   1.0000   0.0000   0.0000     2.3203 f
  data arrival time                                                                        2.3203

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2938     2.1989
  data required time                                                                       2.1989
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1989
  data arrival time                                                                       -2.3203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1214


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0285 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0285 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1972   1.0000            0.2918     2.3203 f
  I_RISC_CORE/PSW[9] (net)    12   4.9074 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0000   0.1972   1.0000   0.0000   0.0000     2.3203 f
  data arrival time                                                                        2.3203

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2938     2.1989
  data required time                                                                       2.1989
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1989
  data arrival time                                                                       -2.3203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1214


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0285 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0285 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1972   1.0000            0.2918     2.3203 f
  I_RISC_CORE/PSW[9] (net)    12   4.9074 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0000   0.1972   1.0000   0.0000   0.0000     2.3203 f
  data arrival time                                                                        2.3203

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2938     2.1989
  data required time                                                                       2.1989
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1989
  data arrival time                                                                       -2.3203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1214


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0285 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0285 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1972   1.0000            0.2918     2.3203 f
  I_RISC_CORE/PSW[9] (net)    12   4.9074 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0000   0.1972   1.0000   0.0000   0.0000     2.3203 f
  data arrival time                                                                        2.3203

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2938     2.1989
  data required time                                                                       2.1989
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1989
  data arrival time                                                                       -2.3203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1214


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1442     1.1442
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0826                     0.0000     1.1442 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0285 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0285 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1972   1.0000            0.2918     2.3203 f
  I_RISC_CORE/PSW[9] (net)    12   4.9074 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0000   0.1972   1.0000   0.0000   0.0000     2.3203 f
  data arrival time                                                                        2.3203

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1063     3.5063
  clock reconvergence pessimism                                                 0.0864     3.5927
  clock uncertainty                                                            -0.1000     3.4927
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.4927 r
  library setup time                                          1.0000           -1.2938     2.1989
  data required time                                                                       2.1989
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1989
  data arrival time                                                                       -2.3203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1214


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0607     2.2951 f
  I_RISC_CORE/n796 (net)       1   0.4816 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2951 f
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4650 r
  I_RISC_CORE/ZINV_33_132 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_4_inst_54957/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4650 r
  I_RISC_CORE/ZINV_4_inst_54957/Y (INVX0_HVT)        0.1078   1.0000            0.1495     2.6145 f
  I_RISC_CORE/ZINV_4_132 (net)
                               1   1.0981 
  I_RISC_CORE/ZBUF_1312_inst_23101/A (NBUFFX8_HVT)
                                            0.0000   0.1078   1.0000   0.0000   0.0000     2.6145 f
  I_RISC_CORE/ZBUF_1312_inst_23101/Y (NBUFFX8_HVT)   0.1214   1.0000            0.2561     2.8706 f
  I_RISC_CORE/ZBUF_1312_45 (net)
                               7   2.0099 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1214   1.0000   0.0000   0.0000     2.8706 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5767     3.4473 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23657/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4473 f
  I_RISC_CORE/ZINV_97_inst_23657/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5560 r
  I_RISC_CORE/ZINV_97_96 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_6_inst_23656/A (INVX1_LVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5560 r
  I_RISC_CORE/ZINV_6_inst_23656/Y (INVX1_LVT)        0.0353   1.0000            0.0176     3.5736 f
  I_RISC_CORE/ZINV_6_96 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0353   1.0000   0.0000   0.0000     3.5736 f
  data arrival time                                                                        3.5736

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.1488     3.4578
  data required time                                                                       3.4578
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4578
  data arrival time                                                                       -3.5736
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1158


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2096   1.0000            1.2592     2.4935 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   2.9678 
  I_RISC_CORE/ZBUF_1802_inst_22760/A (NBUFFX4_HVT)
                                            0.0000   0.2096   1.0000   0.0000   0.0000     2.4935 f
  I_RISC_CORE/ZBUF_1802_inst_22760/Y (NBUFFX4_HVT)   0.1414   1.0000            0.3581     2.8516 f
  I_RISC_CORE/ZBUF_1802_22 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1414   1.0000   0.0000   0.0000     2.8516 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1696   1.0000            0.5932     3.4448 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23648/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4448 f
  I_RISC_CORE/ZINV_97_inst_23648/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5535 r
  I_RISC_CORE/ZINV_97_95 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_6_inst_23647/A (INVX1_LVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5535 r
  I_RISC_CORE/ZINV_6_inst_23647/Y (INVX1_LVT)        0.0353   1.0000            0.0176     3.5711 f
  I_RISC_CORE/ZINV_6_95 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.0353   1.0000   0.0000   0.0000     3.5711 f
  data arrival time                                                                        3.5711

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.1488     3.4578
  data required time                                                                       3.4578
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4578
  data arrival time                                                                       -3.5711
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1133


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFX2_RVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFX2_RVT)
                                                     0.0976   1.0000            0.5180     4.1524 f
  I_RISC_CORE/Xecutng_Instrn[24] (net)
                              10   4.5290 
  Xecutng_Instrn_24__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.0976   1.0000   0.0000   0.0000     4.1524 f
  Xecutng_Instrn_24__UPF_LS/Y (LSDNSSX4_LVT)         0.0371   1.0000            0.1327     4.2852 f
  n355 (net)                   1   0.4372 
  U427/A4 (AO22X1_HVT)                      0.0000   0.0371   1.0000   0.0000   0.0000     4.2852 f
  U427/Y (AO22X1_HVT)                                0.1638   1.0000            0.3422     4.6274 f
  n310 (net)                   1   0.5771 
  U345/A (INVX0_LVT)                        0.0000   0.1638   1.0000   0.0000   0.0000     4.6274 f
  U345/Y (INVX0_LVT)                                 0.0762   1.0000            0.0971     4.7245 r
  n587 (net)                   1   0.4035 
  U430/A2 (NAND3X1_HVT)                     0.0000   0.0762   1.0000   0.0000   0.0000     4.7245 r
  U430/Y (NAND3X1_HVT)                               0.1669   1.0000            0.7248     5.4493 f
  n670 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_106_114/A (NBUFFX16_HVT)
                                            0.0000   0.1669   1.0000   0.0000   0.0000     5.4493 f
  I_PCI_TOP/HFSBUF_106_114/Y (NBUFFX16_HVT)          0.1225   1.0000            0.3056     5.7549 f
  I_PCI_TOP/HFSNET_30 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     5.7549 f
  data arrival time                                                                        5.7549

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1078     5.6588
  data required time                                                                       5.6588
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6588
  data arrival time                                                                       -5.7549
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0960


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2344     1.2344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     1.2344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1925   1.0000            1.2356     2.4700 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.8433 
  I_RISC_CORE/ZBUF_197_inst_23135/A (NBUFFX2_HVT)
                                            0.0000   0.1925   1.0000   0.0000   0.0000     2.4700 f
  I_RISC_CORE/ZBUF_197_inst_23135/Y (NBUFFX2_HVT)    0.1515   1.0000            0.3549     2.8250 f
  I_RISC_CORE/ZBUF_197_50 (net)
                               4   1.7684 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1515   1.0000   0.0000   0.0000     2.8250 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6015     3.4264 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23637/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.4264 f
  I_RISC_CORE/ZINV_97_inst_23637/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.5351 r
  I_RISC_CORE/ZINV_97_93 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_6_inst_23636/A (INVX1_LVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.5351 r
  I_RISC_CORE/ZINV_6_inst_23636/Y (INVX1_LVT)        0.0353   1.0000            0.0176     3.5527 f
  I_RISC_CORE/ZINV_6_93 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.0353   1.0000   0.0000   0.0000     3.5527 f
  data arrival time                                                                        3.5527

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9330     3.3330
  clock reconvergence pessimism                                                 0.0760     3.4090
  clock uncertainty                                                            -0.1000     3.3090
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3090 r
  library setup time                                          1.0000            0.1488     3.4578
  data required time                                                                       3.4578
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4578
  data arrival time                                                                       -3.5527
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0949


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[0] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[0] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_143/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_143/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_143 (net)
                               1   0.9037 
  I_RISC_CORE/U184/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U184/SO (HADDX1_HVT)                   0.2425   1.0000            0.8176     4.5530 f
  I_RISC_CORE/RESULT_DATA[0] (net)
                               2   0.8868 
  RESULT_DATA_0__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2425   1.0000   0.0000   0.0000     4.5530 f
  RESULT_DATA_0__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4063     4.9593 f
  n408 (net)                   2   0.8460 
  U374/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9593 f
  U374/Y (AO22X1_HVT)                                0.1673   1.0000            0.4097     5.3690 f
  n260 (net)                   1   0.6880 
  U387/A (INVX1_RVT)                        0.0000   0.1673   1.0000   0.0000   0.0000     5.3690 f
  U387/Y (INVX1_RVT)                                 0.0840   1.0000            0.1318     5.5008 r
  n595 (net)                   1   0.4777 
  U377/A2 (NAND3X2_RVT)                     0.0000   0.0840   1.0000   0.0000   0.0000     5.5008 r
  U377/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2786     5.7793 f
  n681 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[0] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7793 f
  data arrival time                                                                        5.7793

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1360     5.6870
  data required time                                                                       5.6870
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6870
  data arrival time                                                                       -5.7793
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0923


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[15] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[15] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell/Y (NBUFFX4_HVT)           0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet (net)
                               1   0.9037 
  I_RISC_CORE/U192/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U192/SO (HADDX1_HVT)                   0.2461   1.0000            0.8224     4.5578 f
  I_RISC_CORE/RESULT_DATA[15] (net)
                               2   0.9925 
  RESULT_DATA_15__UPF_LS/A (LSDNSSX4_LVT)   0.0000   0.2461   1.0000   0.0000   0.0000     4.5578 f
  RESULT_DATA_15__UPF_LS/Y (LSDNSSX4_LVT)            0.0558   1.0000            0.2421     4.7999 f
  n393 (net)                   2   0.8946 
  U294/A4 (AOI22X1_RVT)                     0.0000   0.0558   1.0000   0.0000   0.0000     4.7999 f
  U294/Y (AOI22X1_RVT)                               0.0546   1.0000            0.2413     5.0411 r
  n195 (net)                   1   0.3942 
  U297/A2 (NAND3X2_HVT)                     0.0000   0.0546   1.0000   0.0000   0.0000     5.0411 r
  U297/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6798     5.7209 f
  n684 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.7209 f
  data arrival time                                                                        5.7209

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1025     5.6535
  data required time                                                                       5.6535
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6535
  data arrival time                                                                       -5.7209
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0674


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[1] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[1] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_142/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_142/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_142 (net)
                               1   0.9037 
  I_RISC_CORE/U188/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U188/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5530 f
  I_RISC_CORE/RESULT_DATA[1] (net)
                               2   0.8868 
  RESULT_DATA_1__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0000   0.0000   0.0000     4.5530 f
  RESULT_DATA_1__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4063     4.9592 f
  n407 (net)                   2   0.8460 
  U380/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9592 f
  U380/Y (AO22X1_HVT)                                0.1696   1.0000            0.4125     5.3718 f
  n267 (net)                   1   0.7595 
  U384/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3718 f
  U384/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4647 r
  n594 (net)                   1   0.4777 
  U383/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4647 r
  U383/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.7402 f
  n680 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[1] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7402 f
  data arrival time                                                                        5.7402

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1360     5.6870
  data required time                                                                       5.6870
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6870
  data arrival time                                                                       -5.7402
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0532


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[4] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[4] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_139/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_139/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_139 (net)
                               1   0.9037 
  I_RISC_CORE/U189/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U189/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5530 f
  I_RISC_CORE/RESULT_DATA[4] (net)
                               2   0.8868 
  RESULT_DATA_4__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0000   0.0000   0.0000     4.5530 f
  RESULT_DATA_4__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4063     4.9592 f
  n404 (net)                   2   0.8460 
  U403/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9592 f
  U403/Y (AO22X1_HVT)                                0.1696   1.0000            0.4125     5.3718 f
  n290 (net)                   1   0.7595 
  U369/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3718 f
  U369/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4647 r
  n591 (net)                   1   0.4777 
  U406/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4647 r
  U406/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.7402 f
  n659 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[0] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7402 f
  data arrival time                                                                        5.7402

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1360     5.6870
  data required time                                                                       5.6870
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6870
  data arrival time                                                                       -5.7402
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0532


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2218   1.0000            1.2754     4.9098 f
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   3.7759 
  Xecutng_Instrn_25__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.2218   1.0000   0.0000   0.0000     4.9098 f
  Xecutng_Instrn_25__UPF_LS/Y (LSDNSSX4_LVT)         0.0515   1.0000            0.2221     5.1319 f
  n354 (net)                   1   0.4858 
  U299/A4 (AOI22X1_RVT)                     0.0000   0.0515   1.0000   0.0000   0.0000     5.1319 f
  U299/Y (AOI22X1_RVT)                               0.0582   1.0000            0.2418     5.3737 r
  n613 (net)                   1   0.5627 
  U436/A2 (NAND3X0_LVT)                     0.0000   0.0582   1.0000   0.0000   0.0000     5.3737 r
  U436/Y (NAND3X0_LVT)                               0.0958   1.0000            0.0849     5.4587 f
  n668 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_169_145/A (NBUFFX16_HVT)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     5.4587 f
  I_PCI_TOP/HFSBUF_169_145/Y (NBUFFX16_HVT)          0.1231   1.0000            0.2509     5.7096 f
  I_PCI_TOP/HFSNET_36 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1231   1.0000   0.0000   0.0000     5.7096 f
  data arrival time                                                                        5.7096

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1074     5.6584
  data required time                                                                       5.6584
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6584
  data arrival time                                                                       -5.7096
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0512


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[7] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[7] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_136/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_136/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_136 (net)
                               1   0.9037 
  I_RISC_CORE/U187/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U187/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5481 f
  I_RISC_CORE/RESULT_DATA[7] (net)
                               2   0.7793 
  RESULT_DATA_7__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5481 f
  RESULT_DATA_7__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9515 f
  n401 (net)                   2   0.8460 
  U356/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9515 f
  U356/Y (AO22X1_HVT)                                0.1696   1.0000            0.4125     5.3640 f
  n245 (net)                   1   0.7595 
  U393/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3640 f
  U393/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4570 r
  n598 (net)                   1   0.4777 
  U359/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4570 r
  U359/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.7325 f
  n662 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[3] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7325 f
  data arrival time                                                                        5.7325

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1360     5.6870
  data required time                                                                       5.6870
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6870
  data arrival time                                                                       -5.7325
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0455


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[5] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[5] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_138/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_138/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_138 (net)
                               1   0.9037 
  I_RISC_CORE/U190/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U190/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5481 f
  I_RISC_CORE/RESULT_DATA[5] (net)
                               2   0.7793 
  RESULT_DATA_5__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5481 f
  RESULT_DATA_5__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9515 f
  n403 (net)                   2   0.8460 
  U344/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9515 f
  U344/Y (AO22X1_HVT)                                0.1696   1.0000            0.4125     5.3640 f
  n235 (net)                   1   0.7595 
  U398/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3640 f
  U398/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4570 r
  n600 (net)                   1   0.4777 
  U347/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4570 r
  U347/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.7325 f
  n658 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[1] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7325 f
  data arrival time                                                                        5.7325

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1360     5.6870
  data required time                                                                       5.6870
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6870
  data arrival time                                                                       -5.7325
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0455


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[6] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[6] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_137/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_137/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_137 (net)
                               1   0.9037 
  I_RISC_CORE/U191/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U191/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5481 f
  I_RISC_CORE/RESULT_DATA[6] (net)
                               2   0.7793 
  RESULT_DATA_6__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5481 f
  RESULT_DATA_6__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9515 f
  n402 (net)                   2   0.8460 
  U286/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9515 f
  U286/Y (AO22X1_HVT)                                0.1696   1.0000            0.4125     5.3640 f
  n186 (net)                   1   0.7595 
  U452/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3640 f
  U452/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4570 r
  n609 (net)                   1   0.4777 
  U291/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4570 r
  U291/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.7325 f
  n661 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7325 f
  data arrival time                                                                        5.7325

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1360     5.6870
  data required time                                                                       5.6870
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6870
  data arrival time                                                                       -5.7325
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0455


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2344     3.6344
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFX1_HVT)
                                                     0.0538                     0.0000     3.6344 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/Q (SDFFX1_HVT)
                                                     0.1896   1.0000            1.1118     4.7461 f
  I_RISC_CORE/Xecutng_Instrn[15] (net)
                               1   1.9965 
  Xecutng_Instrn_15__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1896   1.0000   0.0000   0.0000     4.7461 f
  Xecutng_Instrn_15__UPF_LS/Y (LSDNSSX8_LVT)         0.0392   1.0000            0.1736     4.9197 f
  n364 (net)                   4   2.1477 
  U239/A2 (AO22X1_HVT)                      0.0000   0.0392   1.0000   0.0000   0.0000     4.9197 f
  U239/Y (AO22X1_HVT)                                0.1798   1.0000            0.5240     5.4438 f
  n755 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_80/A (NBUFFX8_HVT)   0.0000   0.1798   1.0000   0.0000   0.0000     5.4438 f
  I_SDRAM_TOP/HFSBUF_4_80/Y (NBUFFX8_HVT)            0.1100   1.0000            0.3004     5.7442 f
  I_SDRAM_TOP/HFSNET_12 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[15] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.7442 f
  data arrival time                                                                        5.7442

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8991     5.6991
  clock reconvergence pessimism                                                 0.0012     5.7003
  clock uncertainty                                                            -0.1000     5.6003
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6003 r
  library setup time                                          1.0000            0.1197     5.7200
  data required time                                                                       5.7200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7200
  data arrival time                                                                       -5.7442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0656                     0.0000     1.0388 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0713   1.0000            0.3898     1.4285 r
  I_PARSER/risc_Instrn_lo[5] (net)
                               3   1.5393 
  I_PARSER/U777/A1 (NOR2X1_LVT)             0.0000   0.0713   1.0000   0.0000   0.0000     1.4285 r
  I_PARSER/U777/Y (NOR2X1_LVT)                       0.0346   1.0000            0.1184     1.5469 f
  I_PARSER/context_cmd[1] (net)
                               1   1.8106 
  I_CONTEXT_MEM/ZBUF_172_inst_23069/A (NBUFFX16_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.5469 f
  I_CONTEXT_MEM/ZBUF_172_inst_23069/Y (NBUFFX16_LVT)
                                                     0.0474   1.0000            0.0956     1.6425 f
  I_CONTEXT_MEM/ZBUF_172_43 (net)
                               8  13.9296 
  I_CONTEXT_MEM/U24/A1 (AND2X1_LVT)         0.0000   0.0474   1.0000   0.0000   0.0000     1.6425 f
  I_CONTEXT_MEM/U24/Y (AND2X1_LVT)                   0.0393   1.0000            0.0918     1.7343 f
  I_CONTEXT_MEM/n129 (net)     3   1.6725 
  I_CONTEXT_MEM/U316/A1 (AND2X2_LVT)        0.0000   0.0393   1.0000   0.0000   0.0000     1.7343 f
  I_CONTEXT_MEM/U316/Y (AND2X2_LVT)                  0.0593   1.0000            0.1129     1.8472 f
  I_CONTEXT_MEM/n231 (net)    11   4.8566 
  I_CONTEXT_MEM/U191/A1 (AOI22X1_RVT)       0.0000   0.0593   1.0000   0.0000   0.0000     1.8472 f
  I_CONTEXT_MEM/U191/Y (AOI22X1_RVT)                 0.0775   1.0000            0.3406     2.1877 r
  I_CONTEXT_MEM/n228 (net)     1   1.4200 
  I_CONTEXT_MEM/ZBUF_2_inst_23489/A (NBUFFX8_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0000     2.1877 r
  I_CONTEXT_MEM/ZBUF_2_inst_23489/Y (NBUFFX8_LVT)    0.0336   1.0000            0.0908     2.2785 r
  I_CONTEXT_MEM/ZBUF_2_76 (net)
                               1   0.6221 
  I_CONTEXT_MEM/U194/A1 (NAND3X0_LVT)       0.0000   0.0336   1.0000   0.0000   0.0000     2.2785 r
  I_CONTEXT_MEM/U194/Y (NAND3X0_LVT)                 0.1080   1.0000            0.0851     2.3636 f
  I_CONTEXT_MEM/pci_context_data[30] (net)
                               2   2.3999 
  I_RISC_CORE/Instrn_30__UPF_LS/A (LSUPX4_RVT)
                                            0.0000   0.1080   1.0000   0.0000   0.0000     2.3636 f
  I_RISC_CORE/Instrn_30__UPF_LS/Y (LSUPX4_RVT)       0.0570   1.0000            0.4655     2.8291 f
  I_RISC_CORE/n[1330] (net)    1   0.4278 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/D (SDFFX1_RVT)
                                            0.0000   0.0570   1.0000   0.0000   0.0000     2.8291 f
  data arrival time                                                                        2.8291

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1182     3.5182
  clock reconvergence pessimism                                                 0.0012     3.5195
  clock uncertainty                                                            -0.1000     3.4195
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)                          3.4195 r
  library setup time                                          1.0000           -0.6047     2.8148
  data required time                                                                       2.8148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8148
  data arrival time                                                                       -2.8291
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0143


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0313     3.4313
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0377                     0.0000     3.4313 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[2] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5147 r
  I_RISC_CORE/I_REG_FILE_data_out_A[2] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_141/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5147 r
  I_RISC_CORE/sram_fixcell_141/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7354 r
  I_RISC_CORE/sram_fixnet_141 (net)
                               1   0.9037 
  I_RISC_CORE/U199/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7354 r
  I_RISC_CORE/U199/SO (HADDX1_HVT)                   0.2840   1.0000            0.8635     4.5989 f
  I_RISC_CORE/RESULT_DATA[2] (net)
                               2   2.2096 
  RESULT_DATA_2__UPF_LS/A (LSDNSSX8_HVT)    0.0000   0.2840   1.0000   0.0000   0.0000     4.5989 f
  RESULT_DATA_2__UPF_LS/Y (LSDNSSX8_HVT)             0.0746   1.0000            0.3506     4.9495 f
  n406 (net)                   2   0.8460 
  U362/A4 (AO22X1_HVT)                      0.0000   0.0746   1.0000   0.0000   0.0000     4.9495 f
  U362/Y (AO22X1_HVT)                                0.1696   1.0000            0.3715     5.3210 f
  n250 (net)                   1   0.7595 
  U390/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3210 f
  U390/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4140 r
  n597 (net)                   1   0.4777 
  U365/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4140 r
  U365/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.6895 f
  n678 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.6895 f
  data arrival time                                                                        5.6895

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8498     5.6498
  clock reconvergence pessimism                                                 0.0012     5.6510
  clock uncertainty                                                            -0.1000     5.5510
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)                              5.5510 r
  library setup time                                          1.0000            0.1360     5.6870
  data required time                                                                       5.6870
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6870
  data arrival time                                                                       -5.6895
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0025


1
