$date
	Thu Jan 01 23:40:01 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_exp_01 $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var wire 1 $ w $end
$var wire 1 % v $end
$var wire 1 & u $end
$var wire 1 ' t $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$var reg 1 * clk $end
$scope module any $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 ' t $end
$var wire 1 & u $end
$var wire 1 % v $end
$var wire 1 $ w $end
$var wire 1 # x $end
$var wire 1 " y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5000
0$
1#
0!
0'
1&
1%
1"
1)
0(
1*
#10000
0*
#15000
0#
1!
1'
0%
0"
1(
1*
#20000
0*
#25000
1*
#30000
0*
#35000
1#
0!
0'
1"
0)
1*
#40000
0*
#45000
0#
1!
1'
0"
1)
1*
#50000
0*
#55000
1#
0!
0'
1%
1"
0(
1*
#60000
0*
#65000
0%
0)
1(
1*
#70000
0*
#75000
1*
#80000
0*
#85000
1*
#90000
0*
#95000
0#
1!
1'
0"
1)
1*
#100000
0*
