<module name="DISPC_VP1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DISPC_VP1_CONFIG" acronym="DISPC_VP1_CONFIG" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FULLRANGE" width="1" begin="25" end="25" resetval="0x0" description="Color Space Conversion full range setting. 0h (R/W) = Limited range selected. 1h (R/W) = Full range selected." range="" rwaccess="RW"/>
    <bitfield id="COLORCONVENABLE" width="1" begin="24" end="24" resetval="0x0" description="Enable the color space conversion. It shall be reset when CPR bit-field is set to 0x1. 0h (R/W) = Disable Color Space Conversion RGB to YUV 1h (R/W) = Enable Color Space Conversion RGB to YUV" range="" rwaccess="RW"/>
    <bitfield id="FIDFIRST" width="1" begin="23" end="23" resetval="0x0" description="Selects the first field to output in case of interlace mode. In case of progressive mode, the value is not used. 0h (R/W) = First field is even. 1h (R/W) = Odd field is first." range="" rwaccess="RW"/>
    <bitfield id="OUTPUTMODEENABLE" width="1" begin="22" end="22" resetval="0x0" description="Selects between progressive and interlace mode for the VP output. 0h (R/W) = Progressive mode selected. 1h (R/W) = Interlace mode selected." range="" rwaccess="RW"/>
    <bitfield id="BT1120ENABLE" width="1" begin="21" end="21" resetval="0x0" description="Selects BT-1120 format on the VP output. It is not posssible to enable BT656 and BT1120 at the same time on the same VP output. 0h (R/W) = BT-1120 is disabled. 1h (R/W) = BT-1120 is enabled." range="" rwaccess="RW"/>
    <bitfield id="BT656ENABLE" width="1" begin="20" end="20" resetval="0x0" description="Selects BT-656 format on the VP output. It is not posssible to enable BT656 and BT1120 at the same time on the same VP output. 0h (R/W) = BT-656 is disabled. 1h (R/W) = BT-656 is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BUFFERHANDSHAKE" width="1" begin="16" end="16" resetval="0x0" description="Controls the handshake between DMA buffer and STALL signal in order to prevent from underflow. The bit shall be set to 0 when the module is not in STALL mode. 0h (R/W) = Only the STALL signal (generated by RFBI) is used regardless of the DMA buffer fullness information in order to provide data to the RFBI module. 1h (R/W) = The STALL signal (generated by RFBI) is used in combination with the DMA buffer fullness information in order to provide data to the RFBI module only when it does not generated buffer underflow." range="" rwaccess="RW"/>
    <bitfield id="CPR" width="1" begin="15" end="15" resetval="0x0" description="Color Phase Rotation Control VP output). It shall be reset when ColorConvEnable bit-field is set to 1. Shadow bit-field. 0h (R/W) = Color Phase Rotation Disabled 1h (R/W) = Color Phase Rotation Enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="EXTERNALSYNCEN" width="1" begin="8" end="8" resetval="0x0" description="Selects between external sync and internal sync mode for the VP output. 0h (R/W) = Internal sync mode selected 1h (R/W) = External sync mode selected." range="" rwaccess="RW"/>
    <bitfield id="VSYNCGATED" width="1" begin="7" end="7" resetval="0x0" description="VSYNC Gated Enabled (VP output) Shadow bit-field. 0h (R/W) = VSYNC Gated Disabled 1h (R/W) = VSYNC Gated Enabled" range="" rwaccess="RW"/>
    <bitfield id="HSYNCGATED" width="1" begin="6" end="6" resetval="0x0" description="HSYNC Gated Enabled (VP output) Shadow bit-field. 0h (R/W) = HSYNC Gated Disabled 1h (R/W) = HSYNC Gated Enabled" range="" rwaccess="RW"/>
    <bitfield id="PIXELCLOCKGATED" width="1" begin="5" end="5" resetval="0x0" description="Pixel Clock Gated Enabled (VP output) Shadow bit-field. 0h (R/W) = Pixel Clock Gated Disabled 1h (R/W) = Pixel Clock Gated Enabled" range="" rwaccess="RW"/>
    <bitfield id="PIXELDATAGATED" width="1" begin="4" end="4" resetval="0x0" description="Pixel Data Gated Enabled (VP output) Shadow bit-field. 0h (R/W) = Pixel Data Gated Disabled 1h (R/W) = Pixel Data Gated Enabled" range="" rwaccess="RW"/>
    <bitfield id="HDMIMODE" width="1" begin="3" end="3" resetval="0x0" description="Configures the timing generator in HDMI compatible mode to generate same timings as HDMI wrapper timings. 0h (R/W) = Disable HDMI mode. 1h (R/W) = Enable HDMI mode timings: - vertical FSM starts with the VFP period (instead of VSYNC) - last frame ends with the last pixel of data state." range="" rwaccess="RW"/>
    <bitfield id="GAMMAENABLE" width="1" begin="2" end="2" resetval="0x0" description="Enable the gamma Shadow bit-field. 0h (R/W) = Gamma disabled 1h (R/W) = Gamma enabled" range="" rwaccess="RW"/>
    <bitfield id="DATAENABLEGATED" width="1" begin="1" end="1" resetval="0x0" description="DE Gated Enable Shadow bit-field. 0h (R/W) = DE signal is not gated 1h (R/W) = DE signal is gated." range="" rwaccess="RW"/>
    <bitfield id="PIXELGATED" width="1" begin="0" end="0" resetval="0x0" description="Pixel Gated Enable Shadow bit-field. 0h (R/W) = Pixel clock always toggles (only in TFT mode) 1h (R/W) = Pixel clock only toggles when there is valid data to display. (only in TFT mode)" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VP1_CONTROL" acronym="DISPC_VP1_CONTROL" offset="0x4" width="32" description="">
    <bitfield id="SPATIALTEMPORALDITHERINGFRAMES" width="2" begin="31" end="30" resetval="0x0" description="Spatial/Temporal dithering number of frames for the VP output. Shadow bit-field. 0h (R/W) = Spatial only 1h (R/W) = Spatial and temporal over 2 frames 2h (R/W) = Spatial and temporal over 4 frames 3h (R/W) = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="TDMUNUSEDBITS" width="2" begin="26" end="25" resetval="0x0" description="State of unused bits (TDM mode only) for the VP output. Shadow bit-field. 0h (R/W) = low level (0) 1h (R/W) = high level (1) 2h (R/W) = unchanged from previous state 3h (R/W) = reserved" range="" rwaccess="RW"/>
    <bitfield id="TDMCYCLEFORMAT" width="2" begin="24" end="23" resetval="0x0" description="Cycle format (TDM mode only) for the VP output. Shadow bit-field. 0h (R/W) = 1 cycle for 1 pixel 1h (R/W) = 2 cycles for 1 pixel 2h (R/W) = 3 cycles for 1 pixel 3h (R/W) = 3 cycles for 2 pixels" range="" rwaccess="RW"/>
    <bitfield id="TDMPARALLELMODE" width="2" begin="22" end="21" resetval="0x0" description="Output Interface width (TDM mode only) for the VP output. Shadow bit-field. 0h (R/W) = 8-bit parallel output interface selected 1h (R/W) = 9-bit parallel output interface selected 2h (R/W) = 12-bit parallel output interface selected 3h (R/W) = 16-bit parallel output interface selected" range="" rwaccess="RW"/>
    <bitfield id="TDMENABLE" width="1" begin="20" end="20" resetval="0x0" description="Enable the multiple cycle format for the VP output. Shadow bit-field. 0h (R/W) = TDM disabled 1h (R/W) = TDM enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HT" width="3" begin="16" end="14" resetval="0x0" description="Hold Time for VP output. Shadow bit-field. Encoded value (from 1 to 8) to specify the number of external digital clock periods to hold the data (programmed value = value minus one)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STALLMODE" width="1" begin="11" end="11" resetval="0x0" description="STALL Mode for the VP output. Shadow bit-field. 0h (R/W) = Normal mode selected 1h (R/W) = STALL mode selected. The Display Controller sends the data without considering the VSYNC/HSYNC. The VP output is disabled at the end of the transfer of the frame. The S/W has to re-enable the VP output in order to generate a new frame." range="" rwaccess="RW"/>
    <bitfield id="DATALINES" width="3" begin="10" end="8" resetval="0x0" description="Width of the data bus on VP output. Shadow bit-field. 0h (R/W) = 12-bit output aligned on the LSB of the pixel data interface 1h (R/W) = 16-bit output aligned on the LSB of the pixel data interface 2h (R/W) = 18-bit output aligned on the LSB of the pixel data interface 3h (R/W) = 24-bit output aligned on the LSB of the pixel data interface 4h (R/W) = 30-bit output aligned on the LSB of the pixel data interface 5h (R/W) = 36-bit output aligned on the LSB of the pixel data interface" range="" rwaccess="RW"/>
    <bitfield id="STDITHERENABLE" width="1" begin="7" end="7" resetval="0x0" description="Spatial Temporal dithering enable for the VP output Shadow bit-field. 0h (R/W) = Spatial/Temporal dithering logic disabled 1h (R/W) = Spatial/Temporal dithering logic enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GOBIT" width="1" begin="5" end="5" resetval="0x0" description="GO Command for the VP output. It is used to synchronized the pipelines associated with the VP output. wr:immediate 0h (R/W) = The hardware has finished updating the internal shadow registers of the pipeline(s) connected to the VP output using the user values. The hardware resets the bit when the update is completed. 1h (R/W) = The user has finished to program the shadow registers of the pipeline(s) associated with the VP output and the hardware can update the internal registers at the VFP start period" range="" rwaccess="RW"/>
    <bitfield id="M8B" width="1" begin="4" end="4" resetval="0x0" description="Mono 8-bit mode of the primary LCD 0h (R/W) = Pixel data [3:0] is used to output four pixel values to the panel at each pixel clock transition. (only in Passive Mono 1h (R/W) = Pixel data [7:0] is used to output eight pixel values to the panel each pixel clock transition. (only in Passive Mono" range="" rwaccess="RW"/>
    <bitfield id="STN" width="1" begin="3" end="3" resetval="0x0" description="LCD Display type of the primary LCD 0h (R/W) = Passive or STN display operation disabled. 1h (R/W) = Passive or STN display operation enabled. STN dither logic is enabled." range="" rwaccess="RW"/>
    <bitfield id="MONOCOLOR" width="1" begin="2" end="2" resetval="0x0" description="Monochrome/Color selection for the primary LCD 0h (R/W) = Color operation enabled (STN mode only) 1h (R/W) = Monochrome operation enabled (STN mode only)" range="" rwaccess="RW"/>
    <bitfield id="VPPROGLINENUMBERMODULO" width="1" begin="1" end="1" resetval="0x0" description="Enable the modulo of the line number interrupt generation 0h (R/W) = Disable modulo 1h (R/W) = Enable Modulo" range="" rwaccess="RW"/>
    <bitfield id="VPENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable the video port output wr:immediate 0h (R/W) = VP output disabled (at the end of the frame when the bit is reset) 1h (R/W) = VP output enabled" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VP1_CPR_COEF_B" acronym="DISPC_VP1_CPR_COEF_B" offset="0x8" width="32" description="">
    <bitfield id="BR" width="10" begin="31" end="22" resetval="0x0" description="BR Coefficient Encoded signed value (from -512 to 511)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BG" width="10" begin="20" end="11" resetval="0x0" description="BG Coefficient Encoded signed value (from -512 to 511)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BB" width="10" begin="9" end="0" resetval="0x0" description="BB Coefficient Encoded signed value (from -512 to 511)." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VP1_CPR_COEF_G" acronym="DISPC_VP1_CPR_COEF_G" offset="0xC" width="32" description="">
    <bitfield id="GR" width="10" begin="31" end="22" resetval="0x0" description="GR Coefficient Encoded signed value (from -512 to 511)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="GG" width="10" begin="20" end="11" resetval="0x0" description="GG Coefficient Encoded signed value (from -512 to 511)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="GB" width="10" begin="9" end="0" resetval="0x0" description="GB Coefficient Encoded signed value (from -512 to 511)." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VP1_CPR_COEF_R" acronym="DISPC_VP1_CPR_COEF_R" offset="0x10" width="32" description="">
    <bitfield id="RR" width="10" begin="31" end="22" resetval="0x0" description="RR Coefficient Encoded signed value (from -512 to 511)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="RG" width="10" begin="20" end="11" resetval="0x0" description="RG Coefficient Encoded signed value (from -512 to 511)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="RB" width="10" begin="9" end="0" resetval="0x0" description="RB Coefficient Encoded signed value (from -512 to 511)." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VP1_DATA_CYCLE_0" acronym="DISPC_VP1_DATA_CYCLE_0" offset="0x13" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment Alignment of the bits from pixel#2 on the output interface" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits Number of bits from the pixel #2 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment Alignment of the bits from pixel#1 on the output interface" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits Number of bits from the pixel #1 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VP1_DATA_CYCLE_1" acronym="DISPC_VP1_DATA_CYCLE_1" offset="0x17" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment Alignment of the bits from pixel#2 on the output interface" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits Number of bits from the pixel #2 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment Alignment of the bits from pixel#1 on the output interface" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits Number of bits from the pixel #1 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VP1_GAMMA_TABLE" acronym="DISPC_VP1_GAMMA_TABLE" offset="0x20" width="32" description="">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-field VALUE is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit value used to defined the value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit value used to defined the value to be stored in the gamma table" range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit value used to defined the value to be stored in the gamma table" range="" rwaccess="W"/>
  </register>
  <register id="DISPC_VP1_IRQENABLE" acronym="DISPC_VP1_IRQENABLE" offset="0x3C" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero 0h (R/W) = ACBIASCOUNTSTATUS for the primary LCD output is masked 1h (R/W) = ACBIASCOUNTSTATUS for the primary LCD output generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port. 0h (R/W) = SyncLost for the primary VP output is masked 1h (R/W) = SyncLost for the primary VP output generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number. 0h (R/W) = ProgrammedLineNumber is masked 1h (R/W) = ProgrammedLineNumber generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only. 0h (R/W) = EVSYNC_ODD for the VP output is masked 1h (R/W) = EVSYNC_ODD for the VP output generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP. 0h (R/W) = VSYNC for the primary VP output is masked 1h (R/W) = VSYNC for the primary VP output generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent. 0h (R/W) = FrameDone for the primary VP output is masked 1h (R/W) = FrameDone for the primary VP output generates an interrupt when it occurs" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VP1_IRQSTATUS" acronym="DISPC_VP1_IRQSTATUS" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero 0h (R/W) = READS: Event is false. WRITES: Status bit unchanged. 1h (R/W) = READS: Event is true (pending). WRITES: Status bit is reset." range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output. 0h (R/W) = READS: Event is false. WRITES: Status bit unchanged. 1h (R/W) = READS: Event is true (pending). WRITES: Status bit is reset." range="" rwaccess="RW1C"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number. 0h (R/W) = READS: Event is false. WRITES: Status bit unchanged. 1h (R/W) = READS: Event is true (pending). WRITES: Status bit is reset." range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only. 0h (R/W) = READS: Event is false. WRITES: Status bit unchanged. 1h (R/W) = READS: Event is true (pending). WRITES: Status bit is reset." range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode. 0h (R/W) = READS: Event is false. WRITES: Status bit unchanged. 1h (R/W) = READS: Event is true (pending). WRITES: Status bit is reset." range="" rwaccess="RW1C"/>
    <bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user. All the data have been sent. 0h (R/W) = READS: Event is false. WRITES: Status bit unchanged. 1h (R/W) = READS: Event is true (pending). WRITES: Status bit is reset." range="" rwaccess="RW1C"/>
  </register>
  <register id="DISPC_VP1_LINE_NUMBER" acronym="DISPC_VP1_LINE_NUMBER" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LINENUMBER" width="12" begin="11" end="0" resetval="0x0" description="Display panel line number programming. Line number defines the line on which the programmable interrupt is generated and the DMA request occurs." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VP1_POL_FREQ" acronym="DISPC_VP1_POL_FREQ" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="ALIGN" width="1" begin="18" end="18" resetval="0x0" description="Defines the alignment betwwen HSYNC and VSYNC assertion. 0h (R/W) = VSYNC and HSYNC are not aligned 1h (R/W) = VSYNC and HSYNC assertions are aligned." range="" rwaccess="RW"/>
    <bitfield id="ONOFF" width="1" begin="17" end="17" resetval="0x0" description="HSYNC/VSYNC Pixel clock Control On/Off 0h (R/W) = HSYNC and VSYNC are driven on opposite edges of pixel clock than pixel data 1h (R/W) = HSYNC and VSYNC are driven according to bit 16" range="" rwaccess="RW"/>
    <bitfield id="RF" width="1" begin="16" end="16" resetval="0x0" description="Program HSYNC/VSYNC Rise or Fall 0h (R/W) = HSYNC and VSYNC are driven on falling edge of pixel clock (if bit 17 set to 1) 1h (R/W) = HSYNC and VSYNC are driven on rising edge of pixel clock (if bit 17 set to 1)" range="" rwaccess="RW"/>
    <bitfield id="IEO" width="1" begin="15" end="15" resetval="0x0" description="Invert output enable 0h (R/W) = Ac-bias is active high (active display mode) 1h (R/W) = Ac-bias is active low (active display mode)" range="" rwaccess="RW"/>
    <bitfield id="IPC" width="1" begin="14" end="14" resetval="0x0" description="Invert pixel clock 0h (R/W) = Data is driven on the VP data lines on the rising-edge of the pixel clock 1h (R/W) = Data is driven on the VP data lines on the falling-edge of the pixel clock" range="" rwaccess="RW"/>
    <bitfield id="IHS" width="1" begin="13" end="13" resetval="0x0" description="Invert HSYNC 0h (R/W) = Line clock pin is active high and inactive low 1h (R/W) = Line clock pin is active low and inactive high" range="" rwaccess="RW"/>
    <bitfield id="IVS" width="1" begin="12" end="12" resetval="0x0" description="Invert VSYNC 0h (R/W) = Frame clock pin is active high and inactive low 1h (R/W) = Frame clock pin is active low and inactive high" range="" rwaccess="RW"/>
    <bitfield id="ACBI" width="4" begin="11" end="8" resetval="0x0" description="AC Bias Pin transitions per interrupt 0h (R/W) = Line clock pin is active high and inactive low 1h (R/W) = Line clock pin is active low and inactive high" range="" rwaccess="RW"/>
    <bitfield id="ACB" width="8" begin="7" end="0" resetval="0x0" description="AC Bias Pin Frequency 0h (R/W) = Line clock pin is active high and inactive low 1h (R/W) = Line clock pin is active low and inactive high" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VP1_SIZE_SCREEN" acronym="DISPC_VP1_SIZE_SCREEN" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LPP" width="12" begin="27" end="16" resetval="0x0" description="Lines per panel Encoded value (from 1 to 4096) to specify the number of lines per panel (program to value minus one)." range="" rwaccess="RW"/>
    <bitfield id="DELTA_LPP" width="2" begin="15" end="14" resetval="0x0" description="Indicates the delta size value of the odd field compared to the even field 0h (R/W) = same size 1h (R/W) = odd size = even size +1 2h (R/W) = Odd size = even size -1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PPL" width="12" begin="11" end="0" resetval="0x0" description="Pixels per line Encoded value (from 1 to 4096) to specify the number of pixels contains within each line on the display (program to value minus one). In STALL mode, any value is valid. In non STALL mode, only values multiple of 8 pixels are valiid." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VP1_TIMING_H" acronym="DISPC_VP1_TIMING_H" offset="0x54" width="32" description="">
    <bitfield id="HBP" width="12" begin="31" end="20" resetval="0x0" description="Horizontal Back Porch. Encoded value (from 1 to 4096) to specify the number of pixel clock periods to add to the beginning of a line transmission before the first set of pixels is output to the displaydisplay (program to value minus one). When in BT mode and interlaced, this field corresponds to the vertical field blanking No 2 for Even Field." range="" rwaccess="RW"/>
    <bitfield id="HFP" width="12" begin="19" end="8" resetval="0x0" description="Horizontal front porch. Encoded value (from 1 to 4096) to specify the number of pixel clock periods to add to the end of a line transmission before line clock is asserted display (program to value minus one). When in BT mode and interlaced, this field corresponds to the vertical field blanking No 1 for Even Field." range="" rwaccess="RW"/>
    <bitfield id="HSW" width="8" begin="7" end="0" resetval="0x0" description="Horizontal synchronization pulse width Encoded value (from 1 to 256) to specify the number of pixel clock periods to pulse the line clock at the end of each line display (program to value minus one). When in BT mode, this field corresponds to the LSB 8-bits of the 12-bit horizontal blanking(BT_HBLANK[11:0]= {VSW[3:0],HSW[7:0]})." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VP1_TIMING_V" acronym="DISPC_VP1_TIMING_V" offset="0x58" width="32" description="">
    <bitfield id="VBP" width="12" begin="31" end="20" resetval="0x0" description="Vertical back porch Encoded value (from 0 to 4095) to specify the number of line clock periods to add to the beginning of a frame. When in BT mode and interlaced, this field corresponds to the vertical field blanking No 2 for Odd Field. When in BT and in progressive mode, this field corresponds to the Vertical frame blanking No 2 . before the first set of pixels is output to the display." range="" rwaccess="RW"/>
    <bitfield id="VFP" width="12" begin="19" end="8" resetval="0x0" description="Vertical front porch Encoded value (from 0 to 4095) to specify the number of line clock periods to add to the end of each frame. When in BT mode and interlaced, this field corresponds to the vertical field blanking No 1 for Odd Field. When in BT and in progressive mode, this field corresponds to the Vertical frame blanking No 2 ." range="" rwaccess="RW"/>
    <bitfield id="VSW" width="8" begin="7" end="0" resetval="0x0" description="Vertical synchronization pulse width Encoded value (from 1 to 256) to specify the number of line clock periods to pulse the frame clock (VSYNC) pin at the end of each frame after the end of frame wait (VFP) period elapses. Frame clock uses as VSYNC signal in active mode. When in BT mode, the lsb 4-bits of this field (VSW[3:0]) corresponds to the MSB 4-bits of the 12-bit horizontal blanking(BT_HBLANK= {VSW[3:0],HSW[7:0]})." range="" rwaccess="RW"/>
  </register>
</module>
