#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr  3 19:58:09 2024
# Process ID: 3968
# Current directory: C:/Users/xjqia/OneDrive/Desktop/verilog_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5112 C:\Users\xjqia\OneDrive\Desktop\verilog_final\verilog_final.xpr
# Log file: C:/Users/xjqia/OneDrive/Desktop/verilog_final/vivado.log
# Journal file: C:/Users/xjqia/OneDrive/Desktop/verilog_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/xjqia/OneDrive/Desktop/verilog_final/verilog_final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 829.738 ; gain = 101.031
update_compile_order -fileset sources_1
archive_project C:/Users/xjqia/OneDrive/Desktop/verilog_final.xpr.zip -temp_dir C:/Users/xjqia/OneDrive/Desktop/verilog_final/.Xil/Vivado-3968-DESKTOP-MVNDR3N -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/xjqia/OneDrive/Desktop/verilog_final/.Xil/Vivado-3968-DESKTOP-MVNDR3N' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/xjqia/OneDrive/Desktop/verilog_final/.Xil/Vivado-3968-DESKTOP-MVNDR3N/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
