// if_id_register.v
module if_id_register (
    input wire clk,
    input wire reset,
    input wire [31:0] if_instr_in,
    input wire [31:0] if_pc_plus_4_in, // Or just pc_in if you prefer

    output reg [31:0] id_instr_out,
    output reg [31:0] id_pc_plus_4_out
);

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            id_instr_out <= 32'h00000013; // NOP instruction
            id_pc_plus_4_out <= 32'b0;
        end else begin
            // You might add a stall signal here later
            id_instr_out <= if_instr_in;
            id_pc_plus_4_out <= if_pc_plus_4_in;
        end
    end

endmodule