inst_rom.v,verilog,xil_defaultlib,../../../../7_multi_cycle_cpu.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
