// Seed: 2660994862
module module_0 ();
  localparam id_1 = -1;
  assign id_2 = -1;
  rtran (.id_0(id_1), .id_1(-1), .id_2(-1), .id_3(id_3), .id_4(1), .id_5(id_3), .id_6(id_1[-1]));
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    input tri1 id_2,
    output wand id_3,
    input tri0 id_4,
    output wand id_5,
    output tri0 id_6,
    input supply0 id_7,
    output wire id_8,
    input uwire id_9,
    input wor id_10,
    output wor id_11,
    input uwire id_12,
    output tri0 id_13,
    output tri id_14,
    input tri0 id_15,
    output supply1 id_16,
    input tri1 id_17,
    input wor id_18,
    inout logic id_19,
    input tri id_20,
    output wire id_21,
    input uwire id_22,
    input wand id_23,
    input tri0 id_24,
    output tri0 id_25,
    input tri0 id_26,
    output wor id_27,
    input wand id_28,
    output tri0 id_29,
    input wire id_30,
    output wor id_31,
    input wor id_32,
    input supply0 id_33,
    input wor id_34,
    output wor id_35,
    inout supply0 id_36,
    output tri1 id_37,
    input supply1 id_38,
    input tri0 id_39,
    input uwire id_40,
    output tri1 id_41,
    input wire id_42,
    input supply1 id_43,
    id_50,
    input wor id_44,
    input wor id_45,
    input supply1 id_46,
    input tri0 id_47,
    input wor id_48
);
  always_latch id_19 <= -1;
  generate
    parameter id_51 = 1;
    wire id_52;
  endgenerate
  module_0 modCall_1 ();
  wire id_53;
  assign id_16 = id_39;
endmodule
