v 20110115 2
C 48600 44900 1 90 0 resistor-1.sym
{
T 48200 45200 5 10 0 0 90 0 1
device=RESISTOR
}
C 48600 44000 1 90 0 resistor-1.sym
{
T 48200 44300 5 10 0 0 90 0 1
device=RESISTOR
}
C 48100 44900 1 90 0 resistor-1.sym
{
T 47700 45200 5 10 0 0 90 0 1
device=RESISTOR
}
C 46900 44000 1 0 0 kvoltageVertical.sym
{
T 46900 45000 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 48400 43700 1 0 0 gnd-1.sym
C 48300 46800 1 0 0 voltageSource.sym
C 48500 45900 1 270 0 vcc-3.sym
N 48500 46800 48500 46600 4
N 48500 44000 47100 44000 4
C 47100 46000 1 0 0 capacitor-1.sym
{
T 47300 46700 5 10 0 0 0 0 1
device=CAPACITOR
T 47300 46900 5 10 0 0 0 0 1
symversion=0.1
}
N 48000 45800 48000 46200 4
N 48000 44900 48500 44900 4
N 47100 46200 47100 44900 4
C 45000 44900 1 90 0 resistor-1.sym
{
T 44600 45200 5 10 0 0 90 0 1
device=RESISTOR
}
C 45000 44000 1 90 0 resistor-1.sym
{
T 44600 44300 5 10 0 0 90 0 1
device=RESISTOR
}
C 44600 45000 1 180 0 resistor-1.sym
{
T 44300 44600 5 10 0 0 180 0 1
device=RESISTOR
}
C 41900 44000 1 0 0 kvoltageVertical.sym
{
T 41900 45000 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 44800 43700 1 0 0 gnd-1.sym
C 44900 45900 1 270 0 vcc-3.sym
N 44900 46600 44900 47000 4
N 44900 44000 42100 44000 4
N 44600 44900 44900 44900 4
N 42100 46200 42100 44900 4
N 44400 46200 42100 46200 4
C 43200 44000 1 0 0 kvoltageVertical.sym
{
T 43200 45000 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
N 43700 44900 43400 44900 4
L 43400 44900 42100 44900 3 0 0 2 100 100
B 41500 43200 8200 4400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 45200 46700 1 0 0 gnd-1.sym
N 44900 47000 45300 47000 4
C 48000 45800 1 0 0 nmosDepletionA.sym
{
T 48700 46600 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 48700 46800 5 10 0 0 0 0 1
symversion=0.1
}
C 44400 45800 1 0 0 nmosDepletionA.sym
{
T 45100 46600 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45100 46800 5 10 0 0 0 0 1
symversion=0.1
}
