--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 196300787 paths analyzed, 511 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.394ns.
--------------------------------------------------------------------------------
Slack:                  0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.395ns (Levels of Logic = 14)
  Clock Path Skew:      0.036ns (0.661 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.B6      net (fanout=14)       0.597   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.395ns (7.560ns logic, 11.835ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.365ns (Levels of Logic = 14)
  Clock Path Skew:      0.034ns (0.659 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X18Y52.D3      net (fanout=14)       0.591   testALU/M_state_q_M_clock_d<0>6
    SLICE_X18Y52.CLK     Tas                   0.349   testALU/M_clock_q[25]
                                                       testALU/M_state_q_M_clock_d<25>1
                                                       testALU/M_clock_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.365ns (7.536ns logic, 11.829ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.345ns (Levels of Logic = 14)
  Clock Path Skew:      0.036ns (0.661 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.A4      net (fanout=14)       0.547   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<3>1
                                                       testALU/M_clock_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.345ns (7.560ns logic, 11.785ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.296ns (Levels of Logic = 14)
  Clock Path Skew:      0.029ns (0.654 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y54.D5      net (fanout=14)       0.498   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y54.CLK     Tas                   0.373   testALU/M_clock_q[2]
                                                       testALU/M_state_q_M_clock_d<2>1
                                                       testALU/M_clock_q_2
    -------------------------------------------------  ---------------------------
    Total                                     19.296ns (7.560ns logic, 11.736ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.276ns (Levels of Logic = 15)
  Clock Path Skew:      0.036ns (0.661 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X12Y55.A6      net (fanout=3)        1.147   testALU/alu/n0030[0]
    SLICE_X12Y55.A       Tilo                  0.254   testALU/N248
                                                       testALU/alu/Mmux_aluOut311
    SLICE_X9Y52.C2       net (fanout=17)       1.587   M_testALU_sum[0]
    SLICE_X9Y52.C        Tilo                  0.259   testALU/M_adder_aluOut[6]
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1_SW1
    SLICE_X9Y51.A4       net (fanout=1)        0.482   testALU/N179
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd54
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C6      net (fanout=5)        0.757   testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D5      net (fanout=1)        0.234   testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.B6      net (fanout=14)       0.597   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.276ns (7.847ns logic, 11.429ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.270ns (Levels of Logic = 14)
  Clock Path Skew:      0.032ns (0.657 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y53.A5      net (fanout=14)       0.472   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y53.CLK     Tas                   0.373   testALU/M_clock_q[19]
                                                       testALU/M_state_q_M_clock_d<7>1
                                                       testALU/M_clock_q_7
    -------------------------------------------------  ---------------------------
    Total                                     19.270ns (7.560ns logic, 11.710ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.246ns (Levels of Logic = 15)
  Clock Path Skew:      0.034ns (0.659 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X12Y55.A6      net (fanout=3)        1.147   testALU/alu/n0030[0]
    SLICE_X12Y55.A       Tilo                  0.254   testALU/N248
                                                       testALU/alu/Mmux_aluOut311
    SLICE_X9Y52.C2       net (fanout=17)       1.587   M_testALU_sum[0]
    SLICE_X9Y52.C        Tilo                  0.259   testALU/M_adder_aluOut[6]
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1_SW1
    SLICE_X9Y51.A4       net (fanout=1)        0.482   testALU/N179
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd54
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C6      net (fanout=5)        0.757   testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D5      net (fanout=1)        0.234   testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X18Y52.D3      net (fanout=14)       0.591   testALU/M_state_q_M_clock_d<0>6
    SLICE_X18Y52.CLK     Tas                   0.349   testALU/M_clock_q[25]
                                                       testALU/M_state_q_M_clock_d<25>1
                                                       testALU/M_clock_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.246ns (7.823ns logic, 11.423ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.248ns (Levels of Logic = 14)
  Clock Path Skew:      0.036ns (0.661 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.C5      net (fanout=14)       0.450   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<5>1
                                                       testALU/M_clock_q_5
    -------------------------------------------------  ---------------------------
    Total                                     19.248ns (7.560ns logic, 11.688ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.234ns (Levels of Logic = 14)
  Clock Path Skew:      0.032ns (0.657 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y53.C5      net (fanout=14)       0.436   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y53.CLK     Tas                   0.373   testALU/M_clock_q[19]
                                                       testALU/M_state_q_M_clock_d<9>1
                                                       testALU/M_clock_q_9
    -------------------------------------------------  ---------------------------
    Total                                     19.234ns (7.560ns logic, 11.674ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.226ns (Levels of Logic = 15)
  Clock Path Skew:      0.036ns (0.661 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X12Y55.A6      net (fanout=3)        1.147   testALU/alu/n0030[0]
    SLICE_X12Y55.A       Tilo                  0.254   testALU/N248
                                                       testALU/alu/Mmux_aluOut311
    SLICE_X9Y52.C2       net (fanout=17)       1.587   M_testALU_sum[0]
    SLICE_X9Y52.C        Tilo                  0.259   testALU/M_adder_aluOut[6]
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1_SW1
    SLICE_X9Y51.A4       net (fanout=1)        0.482   testALU/N179
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd54
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C6      net (fanout=5)        0.757   testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D5      net (fanout=1)        0.234   testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.A4      net (fanout=14)       0.547   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<3>1
                                                       testALU/M_clock_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.226ns (7.847ns logic, 11.379ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.202ns (Levels of Logic = 14)
  Clock Path Skew:      0.034ns (0.659 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y52.B4      net (fanout=14)       0.404   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y52.CLK     Tas                   0.373   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<20>1
                                                       testALU/M_clock_q_20
    -------------------------------------------------  ---------------------------
    Total                                     19.202ns (7.560ns logic, 11.642ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd47_2 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.174ns (Levels of Logic = 14)
  Clock Path Skew:      0.010ns (0.661 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd47_2 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   testALU/M_state_q_FSM_FFd47_2
                                                       testALU/M_state_q_FSM_FFd47_2
    SLICE_X8Y45.A3       net (fanout=1)        0.545   testALU/M_state_q_FSM_FFd47_2
    SLICE_X8Y45.A        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>_SW0
    SLICE_X8Y45.B2       net (fanout=1)        1.107   testALU/N68
    SLICE_X8Y45.B        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>
    SLICE_X6Y45.BX       net (fanout=2)        0.850   testALU/Mmux__n0609_rs_A[15]
    SLICE_X6Y45.COUT     Tbxcy                 0.197   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.B6      net (fanout=14)       0.597   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.174ns (7.477ns logic, 11.697ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  0.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.197ns (Levels of Logic = 14)
  Clock Path Skew:      0.036ns (0.661 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.CX       net (fanout=2)        0.899   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.B6      net (fanout=14)       0.597   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.197ns (7.369ns logic, 11.828ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.193ns (Levels of Logic = 15)
  Clock Path Skew:      0.036ns (0.661 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M8       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y56.C5       net (fanout=2)        0.652   testALU/alu/n0030[8]
    SLICE_X8Y56.C        Tilo                  0.255   testALU/alu/N139
                                                       testALU/alu/Mmux_aluOut3010
    SLICE_X13Y54.A3      net (fanout=4)        1.715   M_testALU_sum[8]
    SLICE_X13Y54.A       Tilo                  0.259   testALU/N169
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>111
    SLICE_X9Y51.A6       net (fanout=10)       0.765   testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>11
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd54
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C6      net (fanout=5)        0.757   testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D5      net (fanout=1)        0.234   testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.B6      net (fanout=14)       0.597   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.193ns (7.848ns logic, 11.345ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd47_2 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.165ns (Levels of Logic = 14)
  Clock Path Skew:      0.010ns (0.661 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd47_2 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   testALU/M_state_q_FSM_FFd47_2
                                                       testALU/M_state_q_FSM_FFd47_2
    SLICE_X8Y45.A3       net (fanout=1)        0.545   testALU/M_state_q_FSM_FFd47_2
    SLICE_X8Y45.A        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>_SW0
    SLICE_X8Y45.B2       net (fanout=1)        1.107   testALU/N68
    SLICE_X8Y45.B        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>
    SLICE_X6Y45.B4       net (fanout=2)        0.590   testALU/Mmux__n0609_rs_A[15]
    SLICE_X6Y45.COUT     Topcyb                0.448   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<1>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.B6      net (fanout=14)       0.597   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.165ns (7.728ns logic, 11.437ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.190ns (Levels of Logic = 14)
  Clock Path Skew:      0.036ns (0.661 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.D6      net (fanout=14)       0.392   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<6>1
                                                       testALU/M_clock_q_6
    -------------------------------------------------  ---------------------------
    Total                                     19.190ns (7.560ns logic, 11.630ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  0.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.189ns (Levels of Logic = 15)
  Clock Path Skew:      0.036ns (0.661 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M14      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X13Y57.A6      net (fanout=2)        1.073   testALU/alu/n0030[14]
    SLICE_X13Y57.A       Tilo                  0.259   testALU/alu/M_adder_aluOut[11]
                                                       testALU/alu/Mmux_n61
    SLICE_X9Y58.A6       net (fanout=1)        0.871   testALU/alu/M_adder_aluOut[14]
    SLICE_X9Y58.A        Tilo                  0.259   testALU/alu/N144
                                                       testALU/alu/Mmux_z12
    SLICE_X14Y52.A1      net (fanout=1)        1.630   testALU/alu/Mmux_z11
    SLICE_X14Y52.A       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/alu/Mmux_z15
    SLICE_X14Y52.D3      net (fanout=5)        0.351   M_testALU_setz
    SLICE_X14Y52.D       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y52.C4      net (fanout=1)        0.489   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y52.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X19Y54.A4      net (fanout=2)        0.785   testALU/M_state_q_M_clock_d<0>66
    SLICE_X19Y54.A       Tilo                  0.259   testALU/M_clock_q[2]
                                                       testALU/M_state_q_M_clock_d<0>615_1
    SLICE_X20Y53.D6      net (fanout=12)       0.829   testALU/M_state_q_M_clock_d<0>615
    SLICE_X20Y53.CLK     Tas                   0.339   testALU/M_clock_q[14]
                                                       testALU/M_state_q_M_clock_d<14>1
                                                       testALU/M_clock_q_14
    -------------------------------------------------  ---------------------------
    Total                                     19.189ns (7.746ns logic, 11.443ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.183ns (Levels of Logic = 14)
  Clock Path Skew:      0.032ns (0.657 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y53.B6      net (fanout=14)       0.385   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y53.CLK     Tas                   0.373   testALU/M_clock_q[19]
                                                       testALU/M_state_q_M_clock_d<8>1
                                                       testALU/M_clock_q_8
    -------------------------------------------------  ---------------------------
    Total                                     19.183ns (7.560ns logic, 11.623ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  0.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.177ns (Levels of Logic = 15)
  Clock Path Skew:      0.029ns (0.654 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X12Y55.A6      net (fanout=3)        1.147   testALU/alu/n0030[0]
    SLICE_X12Y55.A       Tilo                  0.254   testALU/N248
                                                       testALU/alu/Mmux_aluOut311
    SLICE_X9Y52.C2       net (fanout=17)       1.587   M_testALU_sum[0]
    SLICE_X9Y52.C        Tilo                  0.259   testALU/M_adder_aluOut[6]
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1_SW1
    SLICE_X9Y51.A4       net (fanout=1)        0.482   testALU/N179
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd54
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C6      net (fanout=5)        0.757   testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D5      net (fanout=1)        0.234   testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y54.D5      net (fanout=14)       0.498   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y54.CLK     Tas                   0.373   testALU/M_clock_q[2]
                                                       testALU/M_state_q_M_clock_d<2>1
                                                       testALU/M_clock_q_2
    -------------------------------------------------  ---------------------------
    Total                                     19.177ns (7.847ns logic, 11.330ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.174ns (Levels of Logic = 15)
  Clock Path Skew:      0.036ns (0.661 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M1       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X5Y56.C1       net (fanout=2)        1.186   testALU/alu/n0030[1]
    SLICE_X5Y56.C        Tilo                  0.259   testALU/alu/M_adder_aluOut[1]
                                                       testALU/alu/Mmux_n81
    SLICE_X9Y58.A5       net (fanout=1)        0.743   testALU/alu/M_adder_aluOut[1]
    SLICE_X9Y58.A        Tilo                  0.259   testALU/alu/N144
                                                       testALU/alu/Mmux_z12
    SLICE_X14Y52.A1      net (fanout=1)        1.630   testALU/alu/Mmux_z11
    SLICE_X14Y52.A       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/alu/Mmux_z15
    SLICE_X14Y52.D3      net (fanout=5)        0.351   M_testALU_setz
    SLICE_X14Y52.D       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y52.C4      net (fanout=1)        0.489   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y52.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X19Y54.A4      net (fanout=2)        0.785   testALU/M_state_q_M_clock_d<0>66
    SLICE_X19Y54.A       Tilo                  0.259   testALU/M_clock_q[2]
                                                       testALU/M_state_q_M_clock_d<0>615_1
    SLICE_X20Y53.D6      net (fanout=12)       0.829   testALU/M_state_q_M_clock_d<0>615
    SLICE_X20Y53.CLK     Tas                   0.339   testALU/M_clock_q[14]
                                                       testALU/M_state_q_M_clock_d<14>1
                                                       testALU/M_clock_q_14
    -------------------------------------------------  ---------------------------
    Total                                     19.174ns (7.746ns logic, 11.428ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  0.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd25_2 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.145ns (Levels of Logic = 14)
  Clock Path Skew:      0.008ns (0.661 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd25_2 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_FSM_FFd25_2
    SLICE_X8Y45.A2       net (fanout=1)        0.516   testALU/M_state_q_FSM_FFd25_2
    SLICE_X8Y45.A        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>_SW0
    SLICE_X8Y45.B2       net (fanout=1)        1.107   testALU/N68
    SLICE_X8Y45.B        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>
    SLICE_X6Y45.BX       net (fanout=2)        0.850   testALU/Mmux__n0609_rs_A[15]
    SLICE_X6Y45.COUT     Tbxcy                 0.197   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.B6      net (fanout=14)       0.597   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.145ns (7.477ns logic, 11.668ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  0.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd47_2 (FF)
  Destination:          testALU/M_clock_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.144ns (Levels of Logic = 14)
  Clock Path Skew:      0.008ns (0.659 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd47_2 to testALU/M_clock_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   testALU/M_state_q_FSM_FFd47_2
                                                       testALU/M_state_q_FSM_FFd47_2
    SLICE_X8Y45.A3       net (fanout=1)        0.545   testALU/M_state_q_FSM_FFd47_2
    SLICE_X8Y45.A        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>_SW0
    SLICE_X8Y45.B2       net (fanout=1)        1.107   testALU/N68
    SLICE_X8Y45.B        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>
    SLICE_X6Y45.BX       net (fanout=2)        0.850   testALU/Mmux__n0609_rs_A[15]
    SLICE_X6Y45.COUT     Tbxcy                 0.197   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X18Y52.D3      net (fanout=14)       0.591   testALU/M_state_q_M_clock_d<0>6
    SLICE_X18Y52.CLK     Tas                   0.349   testALU/M_clock_q[25]
                                                       testALU/M_state_q_M_clock_d<25>1
                                                       testALU/M_clock_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.144ns (7.453ns logic, 11.691ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_alufntemp_q_1 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.145ns (Levels of Logic = 14)
  Clock Path Skew:      0.012ns (0.661 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_alufntemp_q_1 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.430   testALU/M_alufntemp_q[5]
                                                       testALU/M_alufntemp_q_1
    SLICE_X8Y45.A6       net (fanout=8)        0.611   testALU/M_alufntemp_q[1]
    SLICE_X8Y45.A        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>_SW0
    SLICE_X8Y45.B2       net (fanout=1)        1.107   testALU/N68
    SLICE_X8Y45.B        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>
    SLICE_X6Y45.BX       net (fanout=2)        0.850   testALU/Mmux__n0609_rs_A[15]
    SLICE_X6Y45.COUT     Tbxcy                 0.197   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.B6      net (fanout=14)       0.597   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.145ns (7.382ns logic, 11.763ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  0.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.167ns (Levels of Logic = 14)
  Clock Path Skew:      0.034ns (0.659 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.CX       net (fanout=2)        0.899   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X18Y52.D3      net (fanout=14)       0.591   testALU/M_state_q_M_clock_d<0>6
    SLICE_X18Y52.CLK     Tas                   0.349   testALU/M_clock_q[25]
                                                       testALU/M_state_q_M_clock_d<25>1
                                                       testALU/M_clock_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.167ns (7.345ns logic, 11.822ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 14)
  Clock Path Skew:      0.034ns (0.659 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X18Y52.B6      net (fanout=14)       0.392   testALU/M_state_q_M_clock_d<0>6
    SLICE_X18Y52.CLK     Tas                   0.349   testALU/M_clock_q[25]
                                                       testALU/M_state_q_M_clock_d<23>1
                                                       testALU/M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (7.536ns logic, 11.630ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  0.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.163ns (Levels of Logic = 15)
  Clock Path Skew:      0.034ns (0.659 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M8       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y56.C5       net (fanout=2)        0.652   testALU/alu/n0030[8]
    SLICE_X8Y56.C        Tilo                  0.255   testALU/alu/N139
                                                       testALU/alu/Mmux_aluOut3010
    SLICE_X13Y54.A3      net (fanout=4)        1.715   M_testALU_sum[8]
    SLICE_X13Y54.A       Tilo                  0.259   testALU/N169
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>111
    SLICE_X9Y51.A6       net (fanout=10)       0.765   testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>11
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd54
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C6      net (fanout=5)        0.757   testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D5      net (fanout=1)        0.234   testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X18Y52.D3      net (fanout=14)       0.591   testALU/M_state_q_M_clock_d<0>6
    SLICE_X18Y52.CLK     Tas                   0.349   testALU/M_clock_q[25]
                                                       testALU/M_state_q_M_clock_d<25>1
                                                       testALU/M_clock_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.163ns (7.824ns logic, 11.339ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd25_2 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.136ns (Levels of Logic = 14)
  Clock Path Skew:      0.008ns (0.661 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd25_2 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_FSM_FFd25_2
    SLICE_X8Y45.A2       net (fanout=1)        0.516   testALU/M_state_q_FSM_FFd25_2
    SLICE_X8Y45.A        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>_SW0
    SLICE_X8Y45.B2       net (fanout=1)        1.107   testALU/N68
    SLICE_X8Y45.B        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>
    SLICE_X6Y45.B4       net (fanout=2)        0.590   testALU/Mmux__n0609_rs_A[15]
    SLICE_X6Y45.COUT     Topcyb                0.448   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<1>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.B6      net (fanout=14)       0.597   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.136ns (7.728ns logic, 11.408ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  0.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd47_2 (FF)
  Destination:          testALU/M_clock_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.135ns (Levels of Logic = 14)
  Clock Path Skew:      0.008ns (0.659 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd47_2 to testALU/M_clock_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   testALU/M_state_q_FSM_FFd47_2
                                                       testALU/M_state_q_FSM_FFd47_2
    SLICE_X8Y45.A3       net (fanout=1)        0.545   testALU/M_state_q_FSM_FFd47_2
    SLICE_X8Y45.A        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>_SW0
    SLICE_X8Y45.B2       net (fanout=1)        1.107   testALU/N68
    SLICE_X8Y45.B        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>
    SLICE_X6Y45.B4       net (fanout=2)        0.590   testALU/Mmux__n0609_rs_A[15]
    SLICE_X6Y45.COUT     Topcyb                0.448   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<1>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X18Y52.D3      net (fanout=14)       0.591   testALU/M_state_q_M_clock_d<0>6
    SLICE_X18Y52.CLK     Tas                   0.349   testALU/M_clock_q[25]
                                                       testALU/M_state_q_M_clock_d<25>1
                                                       testALU/M_clock_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.135ns (7.704ns logic, 11.431ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  0.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_alufntemp_q_1 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.136ns (Levels of Logic = 14)
  Clock Path Skew:      0.012ns (0.661 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_alufntemp_q_1 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.430   testALU/M_alufntemp_q[5]
                                                       testALU/M_alufntemp_q_1
    SLICE_X8Y45.A6       net (fanout=8)        0.611   testALU/M_alufntemp_q[1]
    SLICE_X8Y45.A        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>_SW0
    SLICE_X8Y45.B2       net (fanout=1)        1.107   testALU/N68
    SLICE_X8Y45.B        Tilo                  0.254   testALU/M_state_q_FSM_FFd54_2
                                                       testALU/M_state_q_Mmux__n0609_rs_A<15>
    SLICE_X6Y45.B4       net (fanout=2)        0.590   testALU/Mmux__n0609_rs_A[15]
    SLICE_X6Y45.COUT     Topcyb                0.448   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<1>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M12      Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X8Y58.A6       net (fanout=2)        0.985   testALU/alu/n0030[12]
    SLICE_X8Y58.A        Tilo                  0.254   testALU/alu/M_adder_aluOut[13]
                                                       testALU/alu/Mmux_aluOut911
    SLICE_X14Y53.B3      net (fanout=14)       1.983   M_testALU_sum[12]
    SLICE_X14Y53.B       Tilo                  0.235   testALU/N121
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_149_o<15>11_SW2
    SLICE_X12Y49.C5      net (fanout=1)        0.786   testALU/N241
    SLICE_X12Y49.C       Tilo                  0.255   testALU/M_state_q_FSM_FFd42
                                                       testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o<15>1
    SLICE_X13Y54.D3      net (fanout=5)        0.859   testALU/M_alu_aluOut[15]_PWR_8_o_equal_79_o
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y51.B6      net (fanout=14)       0.597   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y51.CLK     Tas                   0.373   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.136ns (7.633ns logic, 11.503ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  0.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.151ns (Levels of Logic = 15)
  Clock Path Skew:      0.032ns (0.657 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.DMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd22
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A1      net (fanout=18)       1.313   testALU/M_state_q_FSM_FFd21
    SLICE_X10Y44.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>_SW0
    SLICE_X10Y44.B4      net (fanout=1)        0.421   testALU/N66
    SLICE_X10Y44.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd49_1
                                                       testALU/M_state_q_Mmux__n0609_rs_A<14>
    SLICE_X6Y45.C4       net (fanout=2)        0.906   testALU/Mmux__n0609_rs_A[14]
    SLICE_X6Y45.COUT     Topcyc                0.325   testALU/Mmux__n0609_rs_cy[3]
                                                       testALU/Mmux__n0609_rs_lut<2>
                                                       testALU/Mmux__n0609_rs_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[3]
    SLICE_X6Y46.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[7]
                                                       testALU/Mmux__n0609_rs_cy<7>
    SLICE_X6Y47.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[7]
    SLICE_X6Y47.COUT     Tbyp                  0.091   testALU/Mmux__n0609_rs_cy[11]
                                                       testALU/Mmux__n0609_rs_cy<11>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   testALU/Mmux__n0609_rs_cy[11]
    SLICE_X6Y48.BMUX     Tcinb                 0.277   testALU/_n0609[1]
                                                       testALU/Mmux__n0609_rs_xor<15>
    SLICE_X7Y52.C4       net (fanout=4)        1.542   testALU/_n0609[3]
    SLICE_X7Y52.C        Tilo                  0.259   testALU/M_alu_a[7]
                                                       testALU/Mmux_M_alu_a31
    DSP48_X0Y14.B13      net (fanout=14)       1.224   testALU/M_alu_a[13]
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X12Y55.A6      net (fanout=3)        1.147   testALU/alu/n0030[0]
    SLICE_X12Y55.A       Tilo                  0.254   testALU/N248
                                                       testALU/alu/Mmux_aluOut311
    SLICE_X9Y52.C2       net (fanout=17)       1.587   M_testALU_sum[0]
    SLICE_X9Y52.C        Tilo                  0.259   testALU/M_adder_aluOut[6]
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1_SW1
    SLICE_X9Y51.A4       net (fanout=1)        0.482   testALU/N179
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd54
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C6      net (fanout=5)        0.757   testALU/M_alu_aluOut[15]_GND_8_o_equal_185_o<15>1
    SLICE_X13Y54.C       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D5      net (fanout=1)        0.234   testALU/M_state_q_M_clock_d<0>611
    SLICE_X13Y54.D       Tilo                  0.259   testALU/N169
                                                       testALU/M_state_q_M_clock_d<0>615_SW1
    SLICE_X19Y52.C2      net (fanout=2)        1.210   testALU/N169
    SLICE_X19Y52.C       Tilo                  0.259   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X19Y53.A5      net (fanout=14)       0.472   testALU/M_state_q_M_clock_d<0>6
    SLICE_X19Y53.CLK     Tas                   0.373   testALU/M_clock_q[19]
                                                       testALU/M_state_q_M_clock_d<7>1
                                                       testALU/M_clock_q_7
    -------------------------------------------------  ---------------------------
    Total                                     19.151ns (7.847ns logic, 11.304ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd39/CLK
  Logical resource: testALU/M_state_q_FSM_FFd34/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd39/CLK
  Logical resource: testALU/M_state_q_FSM_FFd35/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: testALU/M_state_q_FSM_FFd39/SR
  Logical resource: testALU/M_state_q_FSM_FFd35/SR
  Location pin: SLICE_X8Y43.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd39/CLK
  Logical resource: testALU/M_state_q_FSM_FFd36/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd39/CLK
  Logical resource: testALU/M_state_q_FSM_FFd38/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: testALU/M_state_q_FSM_FFd39/SR
  Logical resource: testALU/M_state_q_FSM_FFd38/SR
  Location pin: SLICE_X8Y43.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd39/CLK
  Logical resource: testALU/M_state_q_FSM_FFd37/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd39/CLK
  Logical resource: testALU/M_state_q_FSM_FFd39/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd47_2/CLK
  Logical resource: testALU/M_state_q_FSM_FFd47_1/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd47_2/CLK
  Logical resource: testALU/M_state_q_FSM_FFd47_2/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd54_2/CLK
  Logical resource: testALU/M_state_q_FSM_FFd25_1/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.394|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 196300787 paths, 0 nets, and 2835 connections

Design statistics:
   Minimum period:  19.394ns{1}   (Maximum frequency:  51.562MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 06 11:19:40 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4559 MB



