

================================================================
== Vitis HLS Report for 'set3DFloatArray_2'
================================================================
* Date:           Sun Dec 24 00:39:59 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.158 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5412|     5412|  54.120 us|  54.120 us|  5412|  5412|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                         Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- set3DFloatArray1_set3DFloatArray1_2_set3DFloatArray1_3  |     5410|     5410|         4|          1|          1|  5408|       yes|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../src/hls/cnn.cpp:8]   --->   Operation 7 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i13 0, void %.lr.ph11, i13 %add_ln8, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 8 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %.lr.ph11, i4 %mul7_mid2_v_v, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void %.lr.ph11, i10 %select_ln10_12, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.97ns)   --->   "%add_ln8 = add i13 %indvar_flatten17, i13 1" [../src/hls/cnn.cpp:8]   --->   Operation 11 'add' 'add_ln8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.86ns)   --->   "%icmp_ln8 = icmp_eq  i13 %indvar_flatten17, i13 5408" [../src/hls/cnn.cpp:8]   --->   Operation 12 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %._crit_edge7.loopexit, void %._crit_edge12.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 13 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_eq  i10 %indvar_flatten, i10 416" [../src/hls/cnn.cpp:10]   --->   Operation 14 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%add_ln8_4 = add i4 %i, i4 1" [../src/hls/cnn.cpp:8]   --->   Operation 15 'add' 'add_ln8_4' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.45ns)   --->   "%mul7_mid2_v_v = select i1 %icmp_ln10, i4 %add_ln8_4, i4 %i" [../src/hls/cnn.cpp:10]   --->   Operation 16 'select' 'mul7_mid2_v_v' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%mul7_mid2_v = zext i4 %mul7_mid2_v_v" [../src/hls/cnn.cpp:10]   --->   Operation 17 'zext' 'mul7_mid2_v' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 18 [3/3] (1.08ns) (grouped into DSP with root node add_ln14_3)   --->   "%mul7_mid2 = mul i13 %mul7_mid2_v, i13 416" [../src/hls/cnn.cpp:10]   --->   Operation 18 'mul' 'mul7_mid2' <Predicate = (!icmp_ln8)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [1/1] (0.93ns)   --->   "%add_ln10_4 = add i10 %indvar_flatten, i10 1" [../src/hls/cnn.cpp:10]   --->   Operation 19 'add' 'add_ln10_4' <Predicate = (!icmp_ln8)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.47ns)   --->   "%select_ln10_12 = select i1 %icmp_ln10, i10 1, i10 %add_ln10_4" [../src/hls/cnn.cpp:10]   --->   Operation 20 'select' 'select_ln10_12' <Predicate = (!icmp_ln8)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 21 [2/3] (1.08ns) (grouped into DSP with root node add_ln14_3)   --->   "%mul7_mid2 = mul i13 %mul7_mid2_v, i13 416" [../src/hls/cnn.cpp:10]   --->   Operation 21 'mul' 'mul7_mid2' <Predicate = (!icmp_ln8)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ii = phi i4 0, void %.lr.ph11, i4 %select_ln10_11, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 22 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph11, i6 %add_ln12, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:12]   --->   Operation 23 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %ii, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.45ns)   --->   "%ii_mid27 = select i1 %icmp_ln10, i4 0, i4 %ii" [../src/hls/cnn.cpp:10]   --->   Operation 26 'select' 'ii_mid27' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 27 [1/3] (0.00ns) (grouped into DSP with root node add_ln14_3)   --->   "%mul7_mid2 = mul i13 %mul7_mid2_v, i13 416" [../src/hls/cnn.cpp:10]   --->   Operation 27 'mul' 'mul7_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln12_mid216)   --->   "%not_exitcond_flatten = xor i1 %icmp_ln10, i1 1" [../src/hls/cnn.cpp:10]   --->   Operation 28 'xor' 'not_exitcond_flatten' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.87ns)   --->   "%icmp_ln12 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:12]   --->   Operation 29 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.33ns) (out node of the LUT)   --->   "%icmp_ln12_mid216 = and i1 %icmp_ln12, i1 %not_exitcond_flatten" [../src/hls/cnn.cpp:12]   --->   Operation 30 'and' 'icmp_ln12_mid216' <Predicate = (!icmp_ln8)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.86ns)   --->   "%add_ln10 = add i4 %ii_mid27, i4 1" [../src/hls/cnn.cpp:10]   --->   Operation 31 'add' 'add_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln10)   --->   "%or_ln10 = or i1 %icmp_ln12_mid216, i1 %icmp_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 32 'or' 'or_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln10 = select i1 %or_ln10, i6 0, i6 %iii" [../src/hls/cnn.cpp:10]   --->   Operation 33 'select' 'select_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.45ns)   --->   "%select_ln10_11 = select i1 %icmp_ln12_mid216, i4 %add_ln10, i4 %ii_mid27" [../src/hls/cnn.cpp:10]   --->   Operation 34 'select' 'select_ln10_11' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 35 'zext' 'iii_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln14_3 = add i13 %iii_cast, i13 %mul7_mid2" [../src/hls/cnn.cpp:14]   --->   Operation 36 'add' 'add_ln14_3' <Predicate = (!icmp_ln8)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.88ns)   --->   "%add_ln12 = add i6 %select_ln10, i6 1" [../src/hls/cnn.cpp:12]   --->   Operation 37 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.15>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @set3DFloatArray1_set3DFloatArray1_2_set3DFloatArray1_3_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5408, i64 5408, i64 5408"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%zext_ln12_mid214 = select i1 %icmp_ln10, i9 0, i9 %tmp" [../src/hls/cnn.cpp:10]   --->   Operation 40 'select' 'zext_ln12_mid214' <Predicate = (!icmp_ln8 & !icmp_ln12_mid216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @set3DFloatArray1_2_set3DFloatArray1_3_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%p_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln10, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 43 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln8 & icmp_ln12_mid216)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_10 = select i1 %icmp_ln12_mid216, i9 %p_mid1, i9 %zext_ln12_mid214" [../src/hls/cnn.cpp:10]   --->   Operation 44 'select' 'select_ln10_10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_10_cast = zext i9 %select_ln10_10" [../src/hls/cnn.cpp:10]   --->   Operation 45 'zext' 'select_ln10_10_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../src/hls/cnn.cpp:12]   --->   Operation 47 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln14_3 = add i13 %iii_cast, i13 %mul7_mid2" [../src/hls/cnn.cpp:14]   --->   Operation 48 'add' 'add_ln14_3' <Predicate = (!icmp_ln8)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%add_ln14 = add i13 %add_ln14_3, i13 %select_ln10_10_cast" [../src/hls/cnn.cpp:14]   --->   Operation 49 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i13 %add_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 50 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 51 'getelementptr' 'array_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i13 %array_addr" [../src/hls/cnn.cpp:14]   --->   Operation 52 'store' 'store_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [../src/hls/cnn.cpp:18]   --->   Operation 54 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 0111110]
indvar_flatten17     (phi              ) [ 0010000]
i                    (phi              ) [ 0010000]
indvar_flatten       (phi              ) [ 0010000]
add_ln8              (add              ) [ 0111110]
icmp_ln8             (icmp             ) [ 0011110]
br_ln8               (br               ) [ 0000000]
icmp_ln10            (icmp             ) [ 0011110]
add_ln8_4            (add              ) [ 0000000]
mul7_mid2_v_v        (select           ) [ 0111110]
mul7_mid2_v          (zext             ) [ 0011100]
add_ln10_4           (add              ) [ 0000000]
select_ln10_12       (select           ) [ 0111110]
ii                   (phi              ) [ 0011100]
iii                  (phi              ) [ 0011100]
tmp                  (bitconcatenate   ) [ 0010010]
specpipeline_ln0     (specpipeline     ) [ 0000000]
ii_mid27             (select           ) [ 0000000]
mul7_mid2            (mul              ) [ 0010010]
not_exitcond_flatten (xor              ) [ 0000000]
icmp_ln12            (icmp             ) [ 0000000]
icmp_ln12_mid216     (and              ) [ 0010010]
add_ln10             (add              ) [ 0010010]
or_ln10              (or               ) [ 0000000]
select_ln10          (select           ) [ 0000000]
select_ln10_11       (select           ) [ 0111110]
iii_cast             (zext             ) [ 0010010]
add_ln12             (add              ) [ 0111110]
specloopname_ln0     (specloopname     ) [ 0000000]
empty                (speclooptripcount) [ 0000000]
zext_ln12_mid214     (select           ) [ 0000000]
specpipeline_ln0     (specpipeline     ) [ 0000000]
specloopname_ln0     (specloopname     ) [ 0000000]
p_mid1               (bitconcatenate   ) [ 0000000]
select_ln10_10       (select           ) [ 0000000]
select_ln10_10_cast  (zext             ) [ 0000000]
specpipeline_ln0     (specpipeline     ) [ 0000000]
specloopname_ln12    (specloopname     ) [ 0000000]
add_ln14_3           (add              ) [ 0000000]
add_ln14             (add              ) [ 0000000]
zext_ln14            (zext             ) [ 0000000]
array_addr           (getelementptr    ) [ 0000000]
store_ln14           (store            ) [ 0000000]
br_ln0               (br               ) [ 0111110]
ret_ln18             (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="set3DFloatArray1_set3DFloatArray1_2_set3DFloatArray1_3_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="set3DFloatArray1_2_set3DFloatArray1_3_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="array_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="13" slack="0"/>
<pin id="64" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln14_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="13" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/5 "/>
</bind>
</comp>

<comp id="74" class="1005" name="indvar_flatten17_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="13" slack="1"/>
<pin id="76" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten17_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="13" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="i_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="1"/>
<pin id="87" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="indvar_flatten_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="1"/>
<pin id="98" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="ii_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="3"/>
<pin id="109" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="ii_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="3"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/4 "/>
</bind>
</comp>

<comp id="118" class="1005" name="iii_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="3"/>
<pin id="120" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="iii_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="3"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln8_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="13" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln8_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="13" slack="0"/>
<pin id="137" dir="0" index="1" bw="13" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln10_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="10" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln8_4_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_4/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="mul7_mid2_v_v_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mul7_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="mul7_mid2_v_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mul7_mid2_v/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln10_4_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_4/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln10_12_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="10" slack="0"/>
<pin id="175" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_12/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="ii_mid27_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="2"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_mid27/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="not_exitcond_flatten_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="2"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln12_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln12_mid216_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln12_mid216/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln10_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="or_ln10_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="2"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln10_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln10_11_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_11/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="iii_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln12_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln12_mid214_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="3"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="9" slack="1"/>
<pin id="252" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="zext_ln12_mid214/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_mid1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="1"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln10_10_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="9" slack="0"/>
<pin id="264" dir="0" index="2" bw="9" slack="0"/>
<pin id="265" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_10/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln10_10_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln10_10_cast/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln14_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="13" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln14_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="13" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/5 "/>
</bind>
</comp>

<comp id="282" class="1007" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="13" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul7_mid2/2 add_ln14_3/4 "/>
</bind>
</comp>

<comp id="291" class="1005" name="add_ln8_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="0"/>
<pin id="293" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="296" class="1005" name="icmp_ln8_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_ln10_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="2"/>
<pin id="302" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="308" class="1005" name="mul7_mid2_v_v_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="mul7_mid2_v_v "/>
</bind>
</comp>

<comp id="313" class="1005" name="mul7_mid2_v_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="13" slack="1"/>
<pin id="315" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul7_mid2_v "/>
</bind>
</comp>

<comp id="318" class="1005" name="select_ln10_12_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_12 "/>
</bind>
</comp>

<comp id="323" class="1005" name="tmp_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="1"/>
<pin id="325" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln12_mid216_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln12_mid216 "/>
</bind>
</comp>

<comp id="333" class="1005" name="add_ln10_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="1"/>
<pin id="335" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="338" class="1005" name="select_ln10_11_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_11 "/>
</bind>
</comp>

<comp id="343" class="1005" name="iii_cast_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="13" slack="1"/>
<pin id="345" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="iii_cast "/>
</bind>
</comp>

<comp id="348" class="1005" name="add_ln12_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="56" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="58" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="73"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="78" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="78" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="100" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="89" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="141" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="147" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="89" pin="4"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="100" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="141" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="165" pin="2"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="111" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="111" pin="4"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="122" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="194" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="187" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="205" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="122" pin="4"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="205" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="211" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="187" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="222" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="222" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="24" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="248" pin="3"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="287"><net_src comp="161" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="238" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="290"><net_src comp="282" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="294"><net_src comp="129" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="299"><net_src comp="135" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="141" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="311"><net_src comp="153" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="316"><net_src comp="161" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="321"><net_src comp="171" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="326"><net_src comp="179" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="331"><net_src comp="205" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="336"><net_src comp="211" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="341"><net_src comp="230" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="346"><net_src comp="238" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="351"><net_src comp="242" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {5 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		br_ln8 : 2
		icmp_ln10 : 1
		add_ln8_4 : 1
		mul7_mid2_v_v : 2
		mul7_mid2_v : 3
		mul7_mid2 : 4
		add_ln10_4 : 1
		select_ln10_12 : 2
	State 3
	State 4
		tmp : 1
		ii_mid27 : 1
		icmp_ln12 : 1
		icmp_ln12_mid216 : 2
		add_ln10 : 2
		or_ln10 : 2
		select_ln10 : 2
		select_ln10_11 : 2
		iii_cast : 3
		add_ln14_3 : 4
		add_ln12 : 3
	State 5
		select_ln10_10 : 1
		select_ln10_10_cast : 2
		add_ln14 : 3
		zext_ln14 : 4
		array_addr : 5
		store_ln14 : 6
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        add_ln8_fu_129       |    0    |    0    |    20   |
|          |       add_ln8_4_fu_147      |    0    |    0    |    12   |
|    add   |      add_ln10_4_fu_165      |    0    |    0    |    17   |
|          |       add_ln10_fu_211       |    0    |    0    |    12   |
|          |       add_ln12_fu_242       |    0    |    0    |    13   |
|          |       add_ln14_fu_272       |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |     mul7_mid2_v_v_fu_153    |    0    |    0    |    4    |
|          |    select_ln10_12_fu_171    |    0    |    0    |    9    |
|          |       ii_mid27_fu_187       |    0    |    0    |    4    |
|  select  |      select_ln10_fu_222     |    0    |    0    |    6    |
|          |    select_ln10_11_fu_230    |    0    |    0    |    4    |
|          |   zext_ln12_mid214_fu_248   |    0    |    0    |    8    |
|          |    select_ln10_10_fu_261    |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln8_fu_135       |    0    |    0    |    12   |
|   icmp   |       icmp_ln10_fu_141      |    0    |    0    |    11   |
|          |       icmp_ln12_fu_199      |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_194 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |   icmp_ln12_mid216_fu_205   |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln10_fu_217       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_282         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      mul7_mid2_v_fu_161     |    0    |    0    |    0    |
|   zext   |       iii_cast_fu_238       |    0    |    0    |    0    |
|          |  select_ln10_10_cast_fu_268 |    0    |    0    |    0    |
|          |       zext_ln14_fu_277      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|          tmp_fu_179         |    0    |    0    |    0    |
|          |        p_mid1_fu_254        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   176   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln10_reg_333    |    4   |
|    add_ln12_reg_348    |    6   |
|     add_ln8_reg_291    |   13   |
|        i_reg_85        |    4   |
|    icmp_ln10_reg_300   |    1   |
|icmp_ln12_mid216_reg_328|    1   |
|    icmp_ln8_reg_296    |    1   |
|       ii_reg_107       |    4   |
|    iii_cast_reg_343    |   13   |
|       iii_reg_118      |    6   |
| indvar_flatten17_reg_74|   13   |
|  indvar_flatten_reg_96 |   10   |
|   mul7_mid2_v_reg_313  |   13   |
|  mul7_mid2_v_v_reg_308 |    4   |
| select_ln10_11_reg_338 |    4   |
| select_ln10_12_reg_318 |   10   |
|       tmp_reg_323      |    9   |
+------------------------+--------+
|          Total         |   116  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_282 |  p0  |   3  |   4  |   12   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   12   ||  0.547  ||    14   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   176  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   14   |
|  Register |    -   |    -   |   116  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   116  |   190  |
+-----------+--------+--------+--------+--------+
