#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
:vpi_module "/usr/lib64/ivl/v2009.vpi";
S_0x55dec6abb010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55dec6a805d0 .scope module, "top73" "top73" 3 2;
 .timescale 0 0;
v0x55dec6ae9920_0 .var "clk", 0 0;
v0x55dec6ae9a10_0 .net "i", 0 0, v0x55dec6ae97e0_0;  1 drivers
v0x55dec6ae9b20_0 .net "j", 0 0, v0x55dec6ae9880_0;  1 drivers
v0x55dec6ae9c10_0 .var "rstn", 0 0;
v0x55dec6ae9cb0_0 .net "x", 0 0, L_0x55dec6ae9e40;  1 drivers
v0x55dec6ae9da0_0 .net "y", 0 0, L_0x55dec6ae9f30;  1 drivers
S_0x55dec6a80760 .scope module, "dut" "fsm_prob_b" 3 5, 4 1 0, S_0x55dec6a805d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "i";
    .port_info 3 /INPUT 1 "j";
    .port_info 4 /OUTPUT 1 "x";
    .port_info 5 /OUTPUT 1 "y";
enum0x55dec6aa5070 .enum4 (2)
   "A" 2'b00,
   "B" 2'b01,
   "C" 2'b10,
   "D" 2'b11
 ;
v0x55dec6ac6860_0 .net *"_ivl_4", 1 0, v0x55dec6ac7650_0;  1 drivers
v0x55dec6ac6a90_0 .net "clk", 0 0, v0x55dec6ae9920_0;  1 drivers
v0x55dec6ac6de0_0 .net "i", 0 0, v0x55dec6ae97e0_0;  alias, 1 drivers
v0x55dec6ac7130_0 .net "j", 0 0, v0x55dec6ae9880_0;  alias, 1 drivers
v0x55dec6ac7440_0 .net "rstn", 0 0, v0x55dec6ae9c10_0;  1 drivers
v0x55dec6ac7650_0 .var "st_out", 1 0;
v0x55dec6ae91c0_0 .var "state", 1 0;
v0x55dec6ae92a0_0 .net "x", 0 0, L_0x55dec6ae9e40;  alias, 1 drivers
v0x55dec6ae9360_0 .net "y", 0 0, L_0x55dec6ae9f30;  alias, 1 drivers
E_0x55dec6abee30 .event anyedge, v0x55dec6ae91c0_0;
E_0x55dec6abf050/0 .event negedge, v0x55dec6ac7440_0;
E_0x55dec6abf050/1 .event posedge, v0x55dec6ac6a90_0;
E_0x55dec6abf050 .event/or E_0x55dec6abf050/0, E_0x55dec6abf050/1;
L_0x55dec6ae9e40 .part v0x55dec6ac7650_0, 1, 1;
L_0x55dec6ae9f30 .part v0x55dec6ac7650_0, 0, 1;
S_0x55dec6ae94e0 .scope module, "tb" "tb3_3" 3 6, 3 25 0, S_0x55dec6a805d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "i";
    .port_info 2 /OUTPUT 1 "j";
v0x55dec6ae9720_0 .net "clk", 0 0, v0x55dec6ae9920_0;  alias, 1 drivers
v0x55dec6ae97e0_0 .var "i", 0 0;
v0x55dec6ae9880_0 .var "j", 0 0;
E_0x55dec6abfa70 .event posedge, v0x55dec6ac6a90_0;
    .scope S_0x55dec6a80760;
T_0 ;
    %wait E_0x55dec6abf050;
    %load/vec4 v0x55dec6ac7440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dec6ae91c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55dec6ae91c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dec6ae91c0_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x55dec6ac6de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x55dec6ae91c0_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x55dec6ac6de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v0x55dec6ae91c0_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x55dec6ac6de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x55dec6ac7130_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.14, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_0.15, 9;
T_0.14 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_0.15, 9;
 ; End of false expr.
    %blend;
T_0.15;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %assign/vec4 v0x55dec6ae91c0_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x55dec6ac6de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %load/vec4 v0x55dec6ac7130_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.18, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_0.19, 9;
T_0.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.19, 9;
 ; End of false expr.
    %blend;
T_0.19;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %assign/vec4 v0x55dec6ae91c0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55dec6a80760;
T_1 ;
Ewait_0 .event/or E_0x55dec6abee30, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55dec6ae91c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dec6ac7650_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55dec6ac7650_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55dec6ac7650_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55dec6ac7650_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55dec6ac7650_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55dec6ae94e0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dec6ae97e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dec6ae9880_0, 0, 1;
    %wait E_0x55dec6abfa70;
    %wait E_0x55dec6abfa70;
    %wait E_0x55dec6abfa70;
    %wait E_0x55dec6abfa70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dec6ae97e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dec6ae9880_0, 0, 1;
    %wait E_0x55dec6abfa70;
    %wait E_0x55dec6abfa70;
    %wait E_0x55dec6abfa70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dec6ae9880_0, 0, 1;
    %wait E_0x55dec6abfa70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dec6ae97e0_0, 0, 1;
    %wait E_0x55dec6abfa70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dec6ae97e0_0, 0, 1;
    %wait E_0x55dec6abfa70;
    %wait E_0x55dec6abfa70;
    %wait E_0x55dec6abfa70;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55dec6a805d0;
T_3 ;
    %vpi_call/w 3 9 "$monitor", $time, " current state: %b, input: ij %b%b output: xy = %b%b", v0x55dec6ae91c0_0, v0x55dec6ae9a10_0, v0x55dec6ae9b20_0, v0x55dec6ae9cb0_0, v0x55dec6ae9da0_0 {0 0 0};
    %vpi_call/w 3 10 "$dumpfile", "top73.vcd" {0 0 0};
    %vpi_call/w 3 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dec6a805d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dec6ae9920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dec6ae9c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dec6ae9c10_0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x55dec6ae9920_0;
    %inv;
    %store/vec4 v0x55dec6ae9920_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "7_3_implicit_tb_3_3.sv";
    "../chapter_3_FSM/3_3_fsm_prob.sv";
