Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec  5 14:34:14 2025
| Host         : Alienware-M16R2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file testFSM_timing_summary_routed.rpt -pb testFSM_timing_summary_routed.pb -rpx testFSM_timing_summary_routed.rpx -warn_on_violation
| Design       : testFSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.683        0.000                      0                  155        0.126        0.000                      0                  155        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.683        0.000                      0                  155        0.126        0.000                      0                  155        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg3/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 2.155ns (23.230%)  route 7.122ns (76.770%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.629     5.150    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mfr0/rg0/rg0/U18/data_out_reg/Q
                         net (fo=38, routed)          1.021     6.627    mfr0/rg0/rg0/U16/data_out_i_3__3
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.751 r  mfr0/rg0/rg0/U16/data_out_i_26__1/O
                         net (fo=4, routed)           1.062     7.813    mfr0/rg0/rg0/U16/data_out_i_26__1_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  mfr0/rg0/rg0/U16/data_out_i_29/O
                         net (fo=2, routed)           0.651     8.588    mfr0/rg0/rg1/U18/data_out_i_15__1_1
    SLICE_X1Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.712 f  mfr0/rg0/rg1/U18/data_out_i_26/O
                         net (fo=3, routed)           0.618     9.330    mfr0/rg0/rg1/U18/data_out_reg_6
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     9.454 f  mfr0/rg0/rg1/U18/data_out_i_22/O
                         net (fo=4, routed)           0.862    10.316    mfr0/rg0/rg1/U15/data_out_i_17__2
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.146    10.462 r  mfr0/rg0/rg1/U15/data_out_i_28__0/O
                         net (fo=2, routed)           0.625    11.087    mfr0/rg0/rg0/U16/data_out_i_21
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.328    11.415 r  mfr0/rg0/rg0/U16/data_out_i_17__3/O
                         net (fo=2, routed)           0.585    11.999    mfr0/rg0/rg0/U16/data_out_i_17__3_n_0
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.149    12.148 r  mfr0/rg0/rg0/U16/data_out_i_16__4/O
                         net (fo=4, routed)           0.547    12.696    mfr0/rg0/rg2/U15/data_out_i_3__13_2
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.332    13.028 r  mfr0/rg0/rg2/U15/data_out_i_8__4/O
                         net (fo=1, routed)           0.586    13.614    mfr0/rg0/rg2/U15/data_out_i_8__4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124    13.738 r  mfr0/rg0/rg2/U15/data_out_i_3__13/O
                         net (fo=1, routed)           0.565    14.303    mfr0/rg0/rg2/U16/data_out_reg_14
    SLICE_X7Y35          LUT6 (Prop_lut6_I2_O)        0.124    14.427 r  mfr0/rg0/rg2/U16/data_out_i_1__2/O
                         net (fo=1, routed)           0.000    14.427    mfr0/rg0/rg3/U15/data_out_reg_2[0]
    SLICE_X7Y35          FDRE                                         r  mfr0/rg0/rg3/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.512    14.853    mfr0/rg0/rg3/U15/clk_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  mfr0/rg0/rg3/U15/data_out_reg/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.032    15.110    mfr0/rg0/rg3/U15/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.427    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg3/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 1.696ns (19.205%)  route 7.135ns (80.795%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.629     5.150    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mfr0/rg0/rg0/U18/data_out_reg/Q
                         net (fo=38, routed)          1.021     6.627    mfr0/rg0/rg0/U16/data_out_i_3__3
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.751 r  mfr0/rg0/rg0/U16/data_out_i_26__1/O
                         net (fo=4, routed)           1.062     7.813    mfr0/rg0/rg0/U16/data_out_i_26__1_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  mfr0/rg0/rg0/U16/data_out_i_29/O
                         net (fo=2, routed)           0.651     8.588    mfr0/rg0/rg1/U18/data_out_i_15__1_1
    SLICE_X1Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.712 r  mfr0/rg0/rg1/U18/data_out_i_26/O
                         net (fo=3, routed)           0.618     9.330    mfr0/rg0/rg1/U18/data_out_reg_6
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     9.454 r  mfr0/rg0/rg1/U18/data_out_i_22/O
                         net (fo=4, routed)           0.862    10.316    mfr0/rg0/rg1/U15/data_out_i_17__2
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.124    10.440 r  mfr0/rg0/rg1/U15/data_out_i_18__1/O
                         net (fo=6, routed)           0.634    11.074    mfr0/rg0/rg2/U17/data_out_i_10__1_1
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124    11.198 f  mfr0/rg0/rg2/U17/data_out_i_12__0/O
                         net (fo=4, routed)           0.621    11.818    mfr0/rg0/rg2/U16/data_out_i_7__7_1
    SLICE_X4Y33          LUT6 (Prop_lut6_I3_O)        0.124    11.942 r  mfr0/rg0/rg2/U16/data_out_i_10__1/O
                         net (fo=3, routed)           0.790    12.732    mfr0/rg0/rg2/U16/data_out_i_10__1_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.124    12.856 r  mfr0/rg0/rg2/U16/data_out_i_7__7/O
                         net (fo=3, routed)           0.474    13.330    mfr0/rg0/rg2/U16/data_out_reg_2
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.124    13.454 r  mfr0/rg0/rg2/U16/data_out_i_3__12/O
                         net (fo=1, routed)           0.403    13.857    fsm0/reg0/dff0/data_out_reg_30
    SLICE_X7Y33          LUT6 (Prop_lut6_I2_O)        0.124    13.981 r  fsm0/reg0/dff0/data_out_i_1__5/O
                         net (fo=1, routed)           0.000    13.981    mfr0/rg0/rg3/U17/data_out_reg_6[0]
    SLICE_X7Y33          FDRE                                         r  mfr0/rg0/rg3/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.510    14.851    mfr0/rg0/rg3/U17/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  mfr0/rg0/rg3/U17/data_out_reg/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.029    15.105    mfr0/rg0/rg3/U17/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -13.981    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg3/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 1.696ns (19.421%)  route 7.037ns (80.578%))
  Logic Levels:           10  (LUT4=1 LUT6=9)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.629     5.150    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mfr0/rg0/rg0/U18/data_out_reg/Q
                         net (fo=38, routed)          1.021     6.627    mfr0/rg0/rg0/U16/data_out_i_3__3
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.751 r  mfr0/rg0/rg0/U16/data_out_i_26__1/O
                         net (fo=4, routed)           1.062     7.813    mfr0/rg0/rg0/U16/data_out_i_26__1_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  mfr0/rg0/rg0/U16/data_out_i_29/O
                         net (fo=2, routed)           0.651     8.588    mfr0/rg0/rg1/U18/data_out_i_15__1_1
    SLICE_X1Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.712 r  mfr0/rg0/rg1/U18/data_out_i_26/O
                         net (fo=3, routed)           0.618     9.330    mfr0/rg0/rg1/U18/data_out_reg_6
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     9.454 r  mfr0/rg0/rg1/U18/data_out_i_22/O
                         net (fo=4, routed)           0.862    10.316    mfr0/rg0/rg1/U15/data_out_i_17__2
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.124    10.440 r  mfr0/rg0/rg1/U15/data_out_i_18__1/O
                         net (fo=6, routed)           0.545    10.984    mfr0/rg0/rg1/U15/data_out_reg_5
    SLICE_X5Y34          LUT6 (Prop_lut6_I3_O)        0.124    11.108 r  mfr0/rg0/rg1/U15/data_out_i_14__5/O
                         net (fo=6, routed)           0.794    11.903    mfr0/rg0/rg2/U16/data_out_i_8_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    12.027 f  mfr0/rg0/rg2/U16/data_out_i_14/O
                         net (fo=1, routed)           0.665    12.692    mfr0/rg0/rg2/U16/data_out_i_14_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.124    12.816 r  mfr0/rg0/rg2/U16/data_out_i_8/O
                         net (fo=3, routed)           0.668    13.484    mfr0/rg0/rg2/U16/data_out_reg_3
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.124    13.608 r  mfr0/rg0/rg2/U16/data_out_i_5__10/O
                         net (fo=1, routed)           0.151    13.759    mfr0/rg0/rg3/U17/data_out_reg_9
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.124    13.883 r  mfr0/rg0/rg3/U17/data_out_i_1__6/O
                         net (fo=1, routed)           0.000    13.883    mfr0/rg0/rg3/U16/data_in[0]
    SLICE_X7Y32          FDRE                                         r  mfr0/rg0/rg3/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.509    14.850    mfr0/rg0/rg3/U16/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  mfr0/rg0/rg3/U16/data_out_reg/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X7Y32          FDRE (Setup_fdre_C_D)        0.031    15.106    mfr0/rg0/rg3/U16/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg3/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.555ns  (logic 1.958ns (22.888%)  route 6.597ns (77.112%))
  Logic Levels:           10  (LUT4=4 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.629     5.150    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=36, routed)          1.113     6.781    mfr0/rg0/rg0/U16/data_out_i_3__3_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.905 r  mfr0/rg0/rg0/U16/data_out_i_13__4/O
                         net (fo=4, routed)           0.693     7.598    mfr0/rg0/rg0/U18/data_out_i_11__7
    SLICE_X5Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.722 r  mfr0/rg0/rg0/U18/data_out_i_10__5/O
                         net (fo=3, routed)           0.792     8.513    mfr0/rg0/rg0/U18/data_out_i_10__5_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  mfr0/rg0/rg0/U18/data_out_i_16/O
                         net (fo=2, routed)           0.456     9.093    mfr0/rg0/rg0/U18/data_out_i_16_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.124     9.217 f  mfr0/rg0/rg0/U18/data_out_i_7__6/O
                         net (fo=2, routed)           0.623     9.840    mfr0/rg0/rg0/U18/data_out_reg_8
    SLICE_X6Y30          LUT4 (Prop_lut4_I3_O)        0.117     9.957 r  mfr0/rg0/rg0/U18/data_out_i_8__1/O
                         net (fo=3, routed)           0.680    10.637    mfr0/rg0/rg0/U18/data_out_i_8__1_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.331    10.968 r  mfr0/rg0/rg0/U18/data_out_i_8__0/O
                         net (fo=2, routed)           0.659    11.627    mfr0/rg0/rg0/U18/data_out_i_8__0_n_0
    SLICE_X6Y32          LUT4 (Prop_lut4_I0_O)        0.124    11.751 f  mfr0/rg0/rg0/U18/data_out_i_9/O
                         net (fo=3, routed)           0.585    12.336    mfr0/rg0/rg2/U16/data_out_i_4__3
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.124    12.460 r  mfr0/rg0/rg2/U16/data_out_i_10/O
                         net (fo=1, routed)           0.500    12.961    mfr0/rg0/rg2/U17/data_out_reg_31
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.124    13.085 r  mfr0/rg0/rg2/U17/data_out_i_3__11/O
                         net (fo=1, routed)           0.496    13.581    fsm0/reg0/dff0/data_out_reg_27
    SLICE_X6Y35          LUT6 (Prop_lut6_I2_O)        0.124    13.705 r  fsm0/reg0/dff0/data_out_i_1__4/O
                         net (fo=1, routed)           0.000    13.705    mfr0/rg0/rg3/U18/data_out_reg_3[0]
    SLICE_X6Y35          FDRE                                         r  mfr0/rg0/rg3/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.512    14.853    mfr0/rg0/rg3/U18/clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  mfr0/rg0/rg3/U18/data_out_reg/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)        0.077    15.155    mfr0/rg0/rg3/U18/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -13.705    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg2/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 2.278ns (26.978%)  route 6.166ns (73.022%))
  Logic Levels:           10  (LUT4=4 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.629     5.150    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=36, routed)          1.113     6.781    mfr0/rg0/rg0/U16/data_out_i_3__3_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.905 r  mfr0/rg0/rg0/U16/data_out_i_13__4/O
                         net (fo=4, routed)           0.693     7.598    mfr0/rg0/rg0/U18/data_out_i_11__7
    SLICE_X5Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.722 r  mfr0/rg0/rg0/U18/data_out_i_10__5/O
                         net (fo=3, routed)           0.792     8.513    mfr0/rg0/rg0/U18/data_out_i_10__5_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  mfr0/rg0/rg0/U18/data_out_i_16/O
                         net (fo=2, routed)           0.456     9.093    mfr0/rg0/rg0/U18/data_out_i_16_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.124     9.217 r  mfr0/rg0/rg0/U18/data_out_i_7__6/O
                         net (fo=2, routed)           0.623     9.840    mfr0/rg0/rg0/U18/data_out_reg_8
    SLICE_X6Y30          LUT4 (Prop_lut4_I3_O)        0.117     9.957 f  mfr0/rg0/rg0/U18/data_out_i_8__1/O
                         net (fo=3, routed)           0.680    10.637    mfr0/rg0/rg0/U18/data_out_i_8__1_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.331    10.968 f  mfr0/rg0/rg0/U18/data_out_i_8__0/O
                         net (fo=2, routed)           0.659    11.627    mfr0/rg0/rg0/U18/data_out_i_8__0_n_0
    SLICE_X6Y32          LUT4 (Prop_lut4_I0_O)        0.124    11.751 r  mfr0/rg0/rg0/U18/data_out_i_9/O
                         net (fo=3, routed)           0.755    12.506    mfr0/rg0/rg2/U15/data_out_i_3__0
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.150    12.656 r  mfr0/rg0/rg2/U15/data_out_i_7__2/O
                         net (fo=1, routed)           0.396    13.052    mfr0/rg0/rg2/U17/data_out_reg_26
    SLICE_X8Y34          LUT5 (Prop_lut5_I4_O)        0.328    13.380 r  mfr0/rg0/rg2/U17/data_out_i_3__0/O
                         net (fo=1, routed)           0.000    13.380    fsm0/reg0/dff2/data_out_reg_31
    SLICE_X8Y34          MUXF7 (Prop_muxf7_I1_O)      0.214    13.594 r  fsm0/reg0/dff2/data_out_reg_i_1__9/O
                         net (fo=1, routed)           0.000    13.594    mfr0/rg0/rg2/U15/data_out_reg_7[0]
    SLICE_X8Y34          FDRE                                         r  mfr0/rg0/rg2/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.444    14.785    mfr0/rg0/rg2/U15/clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  mfr0/rg0/rg2/U15/data_out_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)        0.113    15.123    mfr0/rg0/rg2/U15/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg2/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 1.924ns (25.540%)  route 5.609ns (74.460%))
  Logic Levels:           9  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.629     5.150    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=36, routed)          1.113     6.781    mfr0/rg0/rg0/U16/data_out_i_3__3_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.905 r  mfr0/rg0/rg0/U16/data_out_i_13__4/O
                         net (fo=4, routed)           0.693     7.598    mfr0/rg0/rg0/U18/data_out_i_11__7
    SLICE_X5Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.722 r  mfr0/rg0/rg0/U18/data_out_i_10__5/O
                         net (fo=3, routed)           0.792     8.513    mfr0/rg0/rg0/U18/data_out_i_10__5_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  mfr0/rg0/rg0/U18/data_out_i_16/O
                         net (fo=2, routed)           0.456     9.093    mfr0/rg0/rg0/U18/data_out_i_16_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.124     9.217 f  mfr0/rg0/rg0/U18/data_out_i_7__6/O
                         net (fo=2, routed)           0.623     9.840    mfr0/rg0/rg0/U18/data_out_reg_8
    SLICE_X6Y30          LUT4 (Prop_lut4_I3_O)        0.117     9.957 r  mfr0/rg0/rg0/U18/data_out_i_8__1/O
                         net (fo=3, routed)           0.921    10.878    mfr0/rg0/rg0/U18/data_out_i_8__1_n_0
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.331    11.209 r  mfr0/rg0/rg0/U18/data_out_i_10__0/O
                         net (fo=1, routed)           0.479    11.688    mfr0/rg0/rg0/U18/data_out_i_10__0_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.124    11.812 r  mfr0/rg0/rg0/U18/data_out_i_7__12/O
                         net (fo=1, routed)           0.534    12.346    mfr0/rg0/rg1/U17/data_out_reg_25
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.124    12.470 r  mfr0/rg0/rg1/U17/data_out_i_3__9/O
                         net (fo=1, routed)           0.000    12.470    fsm0/reg0/dff2/data_out_reg_11
    SLICE_X8Y30          MUXF7 (Prop_muxf7_I1_O)      0.214    12.684 r  fsm0/reg0/dff2/data_out_reg_i_1/O
                         net (fo=1, routed)           0.000    12.684    mfr0/rg0/rg2/U17/data_out_reg_22[0]
    SLICE_X8Y30          FDRE                                         r  mfr0/rg0/rg2/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.439    14.780    mfr0/rg0/rg2/U17/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  mfr0/rg0/rg2/U17/data_out_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)        0.113    15.118    mfr0/rg0/rg2/U17/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg1/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 2.219ns (29.264%)  route 5.364ns (70.736%))
  Logic Levels:           10  (LUT5=6 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.629     5.150    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  mfr0/rg0/rg0/U18/data_out_reg/Q
                         net (fo=38, routed)          1.131     6.737    mfr0/rg0/rg0/U18/data_out_reg_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.861 r  mfr0/rg0/rg0/U18/data_out_i_8__10/O
                         net (fo=4, routed)           0.313     7.174    mfr0/rg0/rg0/U18/data_out_reg_31
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124     7.298 r  mfr0/rg0/rg0/U18/data_out_i_8__9/O
                         net (fo=5, routed)           0.568     7.865    mfr0/rg0/rg1/U17/data_out_i_3__6
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.989 r  mfr0/rg0/rg1/U17/data_out_i_8__8/O
                         net (fo=5, routed)           0.704     8.693    mfr0/rg0/rg1/U17/data_out_reg_20
    SLICE_X8Y31          LUT5 (Prop_lut5_I0_O)        0.124     8.817 r  mfr0/rg0/rg1/U17/data_out_i_8__7/O
                         net (fo=5, routed)           0.518     9.335    mfr0/rg0/rg2/U17/data_out_i_3__1_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.149     9.484 r  mfr0/rg0/rg2/U17/data_out_i_8__6/O
                         net (fo=5, routed)           0.576    10.060    mfr0/rg0/rg2/U17/data_out_reg_18
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.332    10.392 r  mfr0/rg0/rg2/U17/data_out_i_5__7/O
                         net (fo=4, routed)           0.311    10.704    mfr0/rg0/rg3/U16/data_out_i_5__5
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.124    10.828 r  mfr0/rg0/rg3/U16/data_out_i_6__11/O
                         net (fo=14, routed)          0.712    11.540    mfr0/rg0/rg1/U15/data_out_reg_20
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.117    11.657 r  mfr0/rg0/rg1/U15/data_out_i_5__2/O
                         net (fo=1, routed)           0.531    12.188    mfr0/rg0/rg1/U15/data_out_i_5__2_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.331    12.519 r  mfr0/rg0/rg1/U15/data_out_i_3__7/O
                         net (fo=1, routed)           0.000    12.519    fsm0/reg0/dff2/data_out_reg_13
    SLICE_X6Y30          MUXF7 (Prop_muxf7_I1_O)      0.214    12.733 r  fsm0/reg0/dff2/data_out_reg_i_1__0/O
                         net (fo=1, routed)           0.000    12.733    mfr0/rg0/rg1/U15/data_out_reg_16[0]
    SLICE_X6Y30          FDRE                                         r  mfr0/rg0/rg1/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.506    14.847    mfr0/rg0/rg1/U15/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  mfr0/rg0/rg1/U15/data_out_reg/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)        0.113    15.185    mfr0/rg0/rg1/U15/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg2/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.373ns  (logic 1.927ns (26.137%)  route 5.446ns (73.863%))
  Logic Levels:           9  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.629     5.150    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=36, routed)          1.113     6.781    mfr0/rg0/rg0/U16/data_out_i_3__3_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.905 r  mfr0/rg0/rg0/U16/data_out_i_13__4/O
                         net (fo=4, routed)           0.693     7.598    mfr0/rg0/rg0/U18/data_out_i_11__7
    SLICE_X5Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.722 r  mfr0/rg0/rg0/U18/data_out_i_10__5/O
                         net (fo=3, routed)           0.792     8.513    mfr0/rg0/rg0/U18/data_out_i_10__5_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  mfr0/rg0/rg0/U18/data_out_i_16/O
                         net (fo=2, routed)           0.456     9.093    mfr0/rg0/rg0/U18/data_out_i_16_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.124     9.217 f  mfr0/rg0/rg0/U18/data_out_i_7__6/O
                         net (fo=2, routed)           0.623     9.840    mfr0/rg0/rg0/U18/data_out_reg_8
    SLICE_X6Y30          LUT4 (Prop_lut4_I3_O)        0.117     9.957 r  mfr0/rg0/rg0/U18/data_out_i_8__1/O
                         net (fo=3, routed)           0.680    10.637    mfr0/rg0/rg0/U18/data_out_i_8__1_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.331    10.968 r  mfr0/rg0/rg0/U18/data_out_i_8__0/O
                         net (fo=2, routed)           0.519    11.487    mfr0/rg0/rg0/U18/data_out_i_8__0_n_0
    SLICE_X6Y31          LUT4 (Prop_lut4_I0_O)        0.124    11.611 r  mfr0/rg0/rg0/U18/data_out_i_7__1/O
                         net (fo=1, routed)           0.571    12.182    mfr0/rg0/rg2/U17/data_out_reg_28
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124    12.306 r  mfr0/rg0/rg2/U17/data_out_i_3__1/O
                         net (fo=1, routed)           0.000    12.306    fsm0/reg0/dff2/data_out_reg_29
    SLICE_X9Y31          MUXF7 (Prop_muxf7_I1_O)      0.217    12.523 r  fsm0/reg0/dff2/data_out_reg_i_1__8/O
                         net (fo=1, routed)           0.000    12.523    mfr0/rg0/rg2/U16/data_out_reg_12[0]
    SLICE_X9Y31          FDRE                                         r  mfr0/rg0/rg2/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.440    14.781    mfr0/rg0/rg2/U16/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  mfr0/rg0/rg2/U16/data_out_reg/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.064    15.070    mfr0/rg0/rg2/U16/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -12.523    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg1/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 2.019ns (26.979%)  route 5.464ns (73.021%))
  Logic Levels:           10  (LUT5=6 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.629     5.150    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  mfr0/rg0/rg0/U18/data_out_reg/Q
                         net (fo=38, routed)          1.131     6.737    mfr0/rg0/rg0/U18/data_out_reg_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.861 r  mfr0/rg0/rg0/U18/data_out_i_8__10/O
                         net (fo=4, routed)           0.313     7.174    mfr0/rg0/rg0/U18/data_out_reg_31
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124     7.298 r  mfr0/rg0/rg0/U18/data_out_i_8__9/O
                         net (fo=5, routed)           0.568     7.865    mfr0/rg0/rg1/U17/data_out_i_3__6
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.989 r  mfr0/rg0/rg1/U17/data_out_i_8__8/O
                         net (fo=5, routed)           0.704     8.693    mfr0/rg0/rg1/U17/data_out_reg_20
    SLICE_X8Y31          LUT5 (Prop_lut5_I0_O)        0.124     8.817 r  mfr0/rg0/rg1/U17/data_out_i_8__7/O
                         net (fo=5, routed)           0.518     9.335    mfr0/rg0/rg2/U17/data_out_i_3__1_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.149     9.484 r  mfr0/rg0/rg2/U17/data_out_i_8__6/O
                         net (fo=5, routed)           0.576    10.060    mfr0/rg0/rg2/U17/data_out_reg_18
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.332    10.392 r  mfr0/rg0/rg2/U17/data_out_i_5__7/O
                         net (fo=4, routed)           0.311    10.704    mfr0/rg0/rg3/U16/data_out_i_5__5
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.124    10.828 r  mfr0/rg0/rg3/U16/data_out_i_6__11/O
                         net (fo=14, routed)          1.038    11.866    mfr0/rg0/rg0/U18/data_out_reg_34
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.124    11.990 r  mfr0/rg0/rg0/U18/data_out_i_5__1/O
                         net (fo=1, routed)           0.306    12.296    mfr0/rg0/rg0/U18/data_out_i_5__1_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.420 r  mfr0/rg0/rg0/U18/data_out_i_3__5/O
                         net (fo=1, routed)           0.000    12.420    fsm0/reg0/dff2/data_out_reg_17
    SLICE_X6Y29          MUXF7 (Prop_muxf7_I1_O)      0.214    12.634 r  fsm0/reg0/dff2/data_out_reg_i_1__2/O
                         net (fo=1, routed)           0.000    12.634    mfr0/rg0/rg1/U17/data_out_reg_22[0]
    SLICE_X6Y29          FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.506    14.847    mfr0/rg0/rg1/U17/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.113    15.185    mfr0/rg0/rg1/U17/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg1/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 2.022ns (27.324%)  route 5.378ns (72.676%))
  Logic Levels:           10  (LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.629     5.150    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  mfr0/rg0/rg0/U18/data_out_reg/Q
                         net (fo=38, routed)          1.131     6.737    mfr0/rg0/rg0/U18/data_out_reg_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.861 r  mfr0/rg0/rg0/U18/data_out_i_8__10/O
                         net (fo=4, routed)           0.313     7.174    mfr0/rg0/rg0/U18/data_out_reg_31
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124     7.298 r  mfr0/rg0/rg0/U18/data_out_i_8__9/O
                         net (fo=5, routed)           0.568     7.865    mfr0/rg0/rg1/U17/data_out_i_3__6
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.989 r  mfr0/rg0/rg1/U17/data_out_i_8__8/O
                         net (fo=5, routed)           0.704     8.693    mfr0/rg0/rg1/U17/data_out_reg_20
    SLICE_X8Y31          LUT5 (Prop_lut5_I0_O)        0.124     8.817 r  mfr0/rg0/rg1/U17/data_out_i_8__7/O
                         net (fo=5, routed)           0.518     9.335    mfr0/rg0/rg2/U17/data_out_i_3__1_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.149     9.484 r  mfr0/rg0/rg2/U17/data_out_i_8__6/O
                         net (fo=5, routed)           0.576    10.060    mfr0/rg0/rg2/U17/data_out_reg_18
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.332    10.392 r  mfr0/rg0/rg2/U17/data_out_i_5__7/O
                         net (fo=4, routed)           0.311    10.704    mfr0/rg0/rg3/U16/data_out_i_5__5
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.124    10.828 r  mfr0/rg0/rg3/U16/data_out_i_6__11/O
                         net (fo=14, routed)          0.907    11.735    mfr0/rg0/rg0/U16/data_out_reg_47
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.124    11.859 r  mfr0/rg0/rg0/U16/data_out_i_5__0/O
                         net (fo=1, routed)           0.351    12.209    mfr0/rg0/rg0/U16/data_out_i_5__0_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124    12.333 r  mfr0/rg0/rg0/U16/data_out_i_3__2/O
                         net (fo=1, routed)           0.000    12.333    fsm0/reg0/dff2/data_out_reg_25
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I1_O)      0.217    12.550 r  fsm0/reg0/dff2/data_out_reg_i_1__6/O
                         net (fo=1, routed)           0.000    12.550    mfr0/rg0/rg1/U18/data_out_reg_19[0]
    SLICE_X4Y30          FDRE                                         r  mfr0/rg0/rg1/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.506    14.847    mfr0/rg0/rg1/U18/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  mfr0/rg0/rg1/U18/data_out_reg/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.064    15.136    mfr0/rg0/rg1/U18/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  2.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbR/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.556     1.439    dbR/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  dbR/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  dbR/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.056     1.636    dbR/PB_sync_0_reg_n_0
    SLICE_X9Y21          FDRE                                         r  dbR/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.824     1.951    dbR/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  dbR/PB_sync_1_reg/C
                         clock pessimism             -0.512     1.439    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.071     1.510    dbR/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbC/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbC/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.587     1.470    dbC/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  dbC/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  dbC/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.065     1.676    dbC/PB_sync_0_reg_n_0
    SLICE_X4Y17          FDRE                                         r  dbC/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.856     1.983    dbC/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  dbC/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.075     1.545    dbC/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbU/PB_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbU/PB_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    dbU/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  dbU/PB_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dbU/PB_cnt_reg[15]/Q
                         net (fo=2, routed)           0.118     1.725    dbU/PB_cnt_reg[15]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  dbU/PB_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    dbU/PB_cnt_reg[12]_i_1_n_4
    SLICE_X3Y26          FDRE                                         r  dbU/PB_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.851     1.978    dbU/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  dbU/PB_cnt_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    dbU/PB_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbU/PB_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbU/PB_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.582     1.465    dbU/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  dbU/PB_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dbU/PB_cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.725    dbU/PB_cnt_reg[11]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  dbU/PB_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    dbU/PB_cnt_reg[8]_i_1_n_4
    SLICE_X3Y25          FDRE                                         r  dbU/PB_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.850     1.977    dbU/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  dbU/PB_cnt_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    dbU/PB_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbU/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbU/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.940%)  route 0.203ns (59.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.587     1.470    dbU/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  dbU/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  dbU/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.203     1.815    dbU/PB_sync_0
    SLICE_X4Y24          FDRE                                         r  dbU/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.848     1.975    dbU/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  dbU/PB_sync_1_reg/C
                         clock pessimism             -0.499     1.476    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.075     1.551    dbU/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbU/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbU/PB_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    dbU/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  dbU/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dbU/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     1.727    dbU/PB_cnt_reg[3]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  dbU/PB_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.835    dbU/PB_cnt_reg[0]_i_2_n_4
    SLICE_X3Y23          FDRE                                         r  dbU/PB_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.851     1.978    dbU/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  dbU/PB_cnt_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    dbU/PB_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbU/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbU/PB_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.582     1.465    dbU/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  dbU/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dbU/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.726    dbU/PB_cnt_reg[7]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  dbU/PB_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    dbU/PB_cnt_reg[4]_i_1_n_4
    SLICE_X3Y24          FDRE                                         r  dbU/PB_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.850     1.977    dbU/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  dbU/PB_cnt_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    dbU/PB_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbR/PB_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/PB_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.556     1.439    dbR/clk_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  dbR/PB_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  dbR/PB_cnt_reg[10]/Q
                         net (fo=2, routed)           0.126     1.729    dbR/PB_cnt_reg[10]
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  dbR/PB_cnt_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.839    dbR/PB_cnt_reg[8]_i_1__2_n_5
    SLICE_X8Y22          FDRE                                         r  dbR/PB_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.823     1.950    dbR/clk_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  dbR/PB_cnt_reg[10]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.134     1.573    dbR/PB_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbL/PB_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/PB_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.580     1.463    dbL/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  dbL/PB_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  dbL/PB_cnt_reg[14]/Q
                         net (fo=2, routed)           0.127     1.754    dbL/PB_cnt_reg[14]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  dbL/PB_cnt_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.864    dbL/PB_cnt_reg[12]_i_1__1_n_5
    SLICE_X6Y24          FDRE                                         r  dbL/PB_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.848     1.975    dbL/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  dbL/PB_cnt_reg[14]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.134     1.597    dbL/PB_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbL/PB_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/PB_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    dbL/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  dbL/PB_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  dbL/PB_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.757    dbL/PB_cnt_reg[6]
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  dbL/PB_cnt_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.867    dbL/PB_cnt_reg[4]_i_1__1_n_5
    SLICE_X6Y22          FDRE                                         r  dbL/PB_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.851     1.978    dbL/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  dbL/PB_cnt_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.134     1.600    dbL/PB_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    dbC/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    dbC/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    dbC/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    dbC/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    dbC/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    dbC/PB_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    dbC/PB_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    dbC/PB_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    dbC/PB_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    dbC/PB_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    dbC/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    dbC/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    dbC/PB_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    dbC/PB_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    dbC/PB_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    dbC/PB_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    dbC/PB_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    dbC/PB_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    dbC/PB_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    dbC/PB_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    dbC/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    dbC/PB_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    dbC/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    dbC/PB_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    dbC/PB_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    dbC/PB_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    dbC/PB_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    dbC/PB_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    dbC/PB_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mfr0/rg0/rg3/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.168ns  (logic 3.963ns (43.230%)  route 5.205ns (56.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.627     5.148    mfr0/rg0/rg3/U17/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  mfr0/rg0/rg3/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  mfr0/rg0/rg3/U17/data_out_reg/Q
                         net (fo=14, routed)          5.205    10.809    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.316 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.316    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg3/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.629ns  (logic 4.036ns (46.776%)  route 4.592ns (53.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.151    mfr0/rg0/rg3/U18/clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  mfr0/rg0/rg3/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  mfr0/rg0/rg3/U18/data_out_reg/Q
                         net (fo=15, routed)          4.592    10.262    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.780 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.780    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg3/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.496ns  (logic 3.977ns (46.814%)  route 4.519ns (53.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.151    mfr0/rg0/rg3/U15/clk_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  mfr0/rg0/rg3/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  mfr0/rg0/rg3/U15/data_out_reg/Q
                         net (fo=5, routed)           4.519    10.126    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.647 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.647    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg3/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.167ns  (logic 3.971ns (48.625%)  route 4.196ns (51.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.626     5.147    mfr0/rg0/rg3/U16/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  mfr0/rg0/rg3/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  mfr0/rg0/rg3/U16/data_out_reg/Q
                         net (fo=8, routed)           4.196     9.799    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.315 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.315    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg2/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 4.026ns (52.789%)  route 3.601ns (47.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.557     5.078    mfr0/rg0/rg2/U17/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  mfr0/rg0/rg2/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  mfr0/rg0/rg2/U17/data_out_reg/Q
                         net (fo=25, routed)          3.601     9.197    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.705 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.705    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg2/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.543ns  (logic 3.981ns (52.786%)  route 3.561ns (47.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.558     5.079    mfr0/rg0/rg2/U16/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  mfr0/rg0/rg2/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  mfr0/rg0/rg2/U16/data_out_reg/Q
                         net (fo=20, routed)          3.561     9.096    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.622 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.622    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg1/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.474ns  (logic 4.019ns (53.769%)  route 3.455ns (46.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.623     5.144    mfr0/rg0/rg1/U15/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  mfr0/rg0/rg1/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  mfr0/rg0/rg1/U15/data_out_reg/Q
                         net (fo=30, routed)          3.455     9.118    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.618 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.618    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg2/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.428ns  (logic 4.022ns (54.139%)  route 3.407ns (45.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.562     5.083    mfr0/rg0/rg2/U15/clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  mfr0/rg0/rg2/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  mfr0/rg0/rg2/U15/data_out_reg/Q
                         net (fo=18, routed)          3.407     9.008    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.512 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.512    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.286ns  (logic 3.961ns (54.359%)  route 3.325ns (45.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.629     5.150    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mfr0/rg0/rg0/U18/data_out_reg/Q
                         net (fo=38, routed)          3.325     8.932    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.437 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.437    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg1/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.104ns  (logic 4.032ns (56.762%)  route 3.072ns (43.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.622     5.143    mfr0/rg0/rg1/U17/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  mfr0/rg0/rg1/U17/data_out_reg/Q
                         net (fo=34, routed)          3.072     8.733    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.248 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.248    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mfr0/rg0/rg0/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.343ns (64.998%)  route 0.723ns (35.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.589     1.472    mfr0/rg0/rg0/U16/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mfr0/rg0/rg0/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mfr0/rg0/rg0/U16/data_out_reg/Q
                         net (fo=33, routed)          0.723     2.336    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.539 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.539    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.395ns (66.372%)  route 0.707ns (33.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.589     1.472    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=36, routed)          0.707     2.343    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.573 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.573    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg1/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.351ns (63.993%)  route 0.760ns (36.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.585     1.468    mfr0/rg0/rg1/U18/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  mfr0/rg0/rg1/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  mfr0/rg0/rg1/U18/data_out_reg/Q
                         net (fo=38, routed)          0.760     2.369    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.579 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.579    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg1/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.371ns (64.343%)  route 0.760ns (35.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    mfr0/rg0/rg1/U16/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  mfr0/rg0/rg1/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  mfr0/rg0/rg1/U16/data_out_reg/Q
                         net (fo=26, routed)          0.760     2.390    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.597 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.597    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg0/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.351ns (62.102%)  route 0.825ns (37.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.585     1.468    mfr0/rg0/rg0/U15/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  mfr0/rg0/rg0/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  mfr0/rg0/rg0/U15/data_out_reg/Q
                         net (fo=45, routed)          0.825     2.434    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.644 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.644    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg2/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.369ns (59.973%)  route 0.914ns (40.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.559     1.442    mfr0/rg0/rg2/U18/clk_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  mfr0/rg0/rg2/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  mfr0/rg0/rg2/U18/data_out_reg/Q
                         net (fo=26, routed)          0.914     2.520    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.725 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.725    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg1/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.380ns (58.572%)  route 0.976ns (41.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.584     1.467    mfr0/rg0/rg1/U17/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164     1.631 r  mfr0/rg0/rg1/U17/data_out_reg/Q
                         net (fo=34, routed)          0.976     2.607    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.822 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.822    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.347ns (54.544%)  route 1.122ns (45.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.589     1.472    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mfr0/rg0/rg0/U18/data_out_reg/Q
                         net (fo=38, routed)          1.122     2.736    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.942 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.942    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg1/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.366ns (54.048%)  route 1.161ns (45.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.585     1.468    mfr0/rg0/rg1/U15/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  mfr0/rg0/rg1/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  mfr0/rg0/rg1/U15/data_out_reg/Q
                         net (fo=30, routed)          1.161     2.793    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.995 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.995    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg2/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.369ns (53.065%)  route 1.211ns (46.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.562     1.445    mfr0/rg0/rg2/U15/clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  mfr0/rg0/rg2/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  mfr0/rg0/rg2/U15/data_out_reg/Q
                         net (fo=18, routed)          1.211     2.820    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.025 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.025    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            mfr0/rg0/rg3/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.164ns  (logic 2.698ns (19.047%)  route 11.466ns (80.952%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT6=8)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=18, routed)          5.396     6.854    mfr0/rg0/rg0/U16/sw_IBUF[10]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.978 r  mfr0/rg0/rg0/U16/data_out_i_76/O
                         net (fo=5, routed)           1.035     8.013    mfr0/rg0/rg0/U16/data_out_i_76_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  mfr0/rg0/rg0/U16/data_out_i_39__0/O
                         net (fo=1, routed)           0.776     8.913    mfr0/rg0/rg1/U18/data_out_i_25_1
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.037 r  mfr0/rg0/rg1/U18/data_out_i_30/O
                         net (fo=1, routed)           0.496     9.533    mfr0/rg0/rg1/U18/data_out_i_30_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.657 r  mfr0/rg0/rg1/U18/data_out_i_25/O
                         net (fo=2, routed)           0.558    10.215    mfr0/rg0/rg1/U18/data_out_i_25_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.339 r  mfr0/rg0/rg1/U18/data_out_i_20__0/O
                         net (fo=3, routed)           0.601    10.940    mfr0/rg0/rg1/U15/data_out_i_14
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.124    11.064 f  mfr0/rg0/rg1/U15/data_out_i_14__5/O
                         net (fo=6, routed)           0.733    11.797    mfr0/rg0/rg2/U17/data_out_i_3__11_1
    SLICE_X5Y35          LUT4 (Prop_lut4_I0_O)        0.124    11.921 r  mfr0/rg0/rg2/U17/data_out_i_11__5/O
                         net (fo=4, routed)           0.607    12.528    mfr0/rg0/rg2/U16/data_out_i_5__10_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.124    12.652 r  mfr0/rg0/rg2/U16/data_out_i_11__1/O
                         net (fo=2, routed)           0.580    13.232    mfr0/rg0/rg2/U16/data_out_i_11__1_n_0
    SLICE_X6Y36          LUT4 (Prop_lut4_I2_O)        0.124    13.356 r  mfr0/rg0/rg2/U16/data_out_i_2__12/O
                         net (fo=1, routed)           0.684    14.040    mfr0/rg0/rg2/U16/data_out_i_2__12_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.124    14.164 r  mfr0/rg0/rg2/U16/data_out_i_1__2/O
                         net (fo=1, routed)           0.000    14.164    mfr0/rg0/rg3/U15/data_out_reg_2[0]
    SLICE_X7Y35          FDRE                                         r  mfr0/rg0/rg3/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.512     4.853    mfr0/rg0/rg3/U15/clk_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  mfr0/rg0/rg3/U15/data_out_reg/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            mfr0/rg0/rg3/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.838ns  (logic 2.698ns (19.496%)  route 11.140ns (80.504%))
  Logic Levels:           11  (IBUF=1 LUT6=10)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=18, routed)          5.396     6.854    mfr0/rg0/rg0/U16/sw_IBUF[10]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.978 r  mfr0/rg0/rg0/U16/data_out_i_76/O
                         net (fo=5, routed)           1.035     8.013    mfr0/rg0/rg0/U16/data_out_i_76_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  mfr0/rg0/rg0/U16/data_out_i_39__0/O
                         net (fo=1, routed)           0.776     8.913    mfr0/rg0/rg1/U18/data_out_i_25_1
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.037 r  mfr0/rg0/rg1/U18/data_out_i_30/O
                         net (fo=1, routed)           0.496     9.533    mfr0/rg0/rg1/U18/data_out_i_30_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.657 r  mfr0/rg0/rg1/U18/data_out_i_25/O
                         net (fo=2, routed)           0.558    10.215    mfr0/rg0/rg1/U18/data_out_i_25_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.339 r  mfr0/rg0/rg1/U18/data_out_i_20__0/O
                         net (fo=3, routed)           0.601    10.940    mfr0/rg0/rg1/U15/data_out_i_14
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.124    11.064 r  mfr0/rg0/rg1/U15/data_out_i_14__5/O
                         net (fo=6, routed)           0.794    11.858    mfr0/rg0/rg2/U16/data_out_i_8_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    11.982 f  mfr0/rg0/rg2/U16/data_out_i_14/O
                         net (fo=1, routed)           0.665    12.647    mfr0/rg0/rg2/U16/data_out_i_14_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.124    12.771 r  mfr0/rg0/rg2/U16/data_out_i_8/O
                         net (fo=3, routed)           0.668    13.439    mfr0/rg0/rg2/U16/data_out_reg_3
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.124    13.563 r  mfr0/rg0/rg2/U16/data_out_i_5__10/O
                         net (fo=1, routed)           0.151    13.714    mfr0/rg0/rg3/U17/data_out_reg_9
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.124    13.838 r  mfr0/rg0/rg3/U17/data_out_i_1__6/O
                         net (fo=1, routed)           0.000    13.838    mfr0/rg0/rg3/U16/data_in[0]
    SLICE_X7Y32          FDRE                                         r  mfr0/rg0/rg3/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.509     4.850    mfr0/rg0/rg3/U16/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  mfr0/rg0/rg3/U16/data_out_reg/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            mfr0/rg0/rg3/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.736ns  (logic 2.698ns (19.641%)  route 11.038ns (80.359%))
  Logic Levels:           11  (IBUF=1 LUT4=1 LUT6=9)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=18, routed)          5.396     6.854    mfr0/rg0/rg0/U16/sw_IBUF[10]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.978 r  mfr0/rg0/rg0/U16/data_out_i_76/O
                         net (fo=5, routed)           1.035     8.013    mfr0/rg0/rg0/U16/data_out_i_76_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  mfr0/rg0/rg0/U16/data_out_i_39__0/O
                         net (fo=1, routed)           0.776     8.913    mfr0/rg0/rg1/U18/data_out_i_25_1
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.037 r  mfr0/rg0/rg1/U18/data_out_i_30/O
                         net (fo=1, routed)           0.496     9.533    mfr0/rg0/rg1/U18/data_out_i_30_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.657 r  mfr0/rg0/rg1/U18/data_out_i_25/O
                         net (fo=2, routed)           0.558    10.215    mfr0/rg0/rg1/U18/data_out_i_25_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.339 r  mfr0/rg0/rg1/U18/data_out_i_20__0/O
                         net (fo=3, routed)           0.601    10.940    mfr0/rg0/rg1/U15/data_out_i_14
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.124    11.064 r  mfr0/rg0/rg1/U15/data_out_i_14__5/O
                         net (fo=6, routed)           0.794    11.858    mfr0/rg0/rg2/U16/data_out_i_8_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    11.982 f  mfr0/rg0/rg2/U16/data_out_i_14/O
                         net (fo=1, routed)           0.665    12.647    mfr0/rg0/rg2/U16/data_out_i_14_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.124    12.771 r  mfr0/rg0/rg2/U16/data_out_i_8/O
                         net (fo=3, routed)           0.314    13.085    mfr0/rg0/rg2/U16/data_out_reg_3
    SLICE_X7Y33          LUT4 (Prop_lut4_I3_O)        0.124    13.209 r  mfr0/rg0/rg2/U16/data_out_i_3__12/O
                         net (fo=1, routed)           0.403    13.612    fsm0/reg0/dff0/data_out_reg_30
    SLICE_X7Y33          LUT6 (Prop_lut6_I2_O)        0.124    13.736 r  fsm0/reg0/dff0/data_out_i_1__5/O
                         net (fo=1, routed)           0.000    13.736    mfr0/rg0/rg3/U17/data_out_reg_6[0]
    SLICE_X7Y33          FDRE                                         r  mfr0/rg0/rg3/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.510     4.851    mfr0/rg0/rg3/U17/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  mfr0/rg0/rg3/U17/data_out_reg/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            mfr0/rg0/rg3/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.315ns  (logic 2.802ns (21.043%)  route 10.513ns (78.957%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT6=8)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=18, routed)          5.396     6.854    mfr0/rg0/rg0/U16/sw_IBUF[10]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.978 r  mfr0/rg0/rg0/U16/data_out_i_76/O
                         net (fo=5, routed)           1.035     8.013    mfr0/rg0/rg0/U16/data_out_i_76_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  mfr0/rg0/rg0/U16/data_out_i_39__0/O
                         net (fo=1, routed)           0.776     8.913    mfr0/rg0/rg1/U18/data_out_i_25_1
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.037 r  mfr0/rg0/rg1/U18/data_out_i_30/O
                         net (fo=1, routed)           0.496     9.533    mfr0/rg0/rg1/U18/data_out_i_30_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.657 r  mfr0/rg0/rg1/U18/data_out_i_25/O
                         net (fo=2, routed)           0.558    10.215    mfr0/rg0/rg1/U18/data_out_i_25_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.339 r  mfr0/rg0/rg1/U18/data_out_i_20__0/O
                         net (fo=3, routed)           0.601    10.940    mfr0/rg0/rg1/U15/data_out_i_14
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.124    11.064 r  mfr0/rg0/rg1/U15/data_out_i_14__5/O
                         net (fo=6, routed)           0.733    11.797    mfr0/rg0/rg2/U17/data_out_i_3__11_1
    SLICE_X5Y35          LUT4 (Prop_lut4_I0_O)        0.150    11.947 r  mfr0/rg0/rg2/U17/data_out_i_8__3/O
                         net (fo=1, routed)           0.422    12.368    mfr0/rg0/rg2/U17/data_out_i_8__3_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I1_O)        0.326    12.694 r  mfr0/rg0/rg2/U17/data_out_i_3__11/O
                         net (fo=1, routed)           0.496    13.191    fsm0/reg0/dff0/data_out_reg_27
    SLICE_X6Y35          LUT6 (Prop_lut6_I2_O)        0.124    13.315 r  fsm0/reg0/dff0/data_out_i_1__4/O
                         net (fo=1, routed)           0.000    13.315    mfr0/rg0/rg3/U18/data_out_reg_3[0]
    SLICE_X6Y35          FDRE                                         r  mfr0/rg0/rg3/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.512     4.853    mfr0/rg0/rg3/U18/clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  mfr0/rg0/rg3/U18/data_out_reg/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            mfr0/rg0/rg2/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.872ns  (logic 2.984ns (23.181%)  route 9.888ns (76.819%))
  Logic Levels:           11  (IBUF=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=18, routed)          5.396     6.854    mfr0/rg0/rg0/U16/sw_IBUF[10]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.978 r  mfr0/rg0/rg0/U16/data_out_i_76/O
                         net (fo=5, routed)           0.805     7.784    mfr0/rg0/rg0/U16/data_out_i_76_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.908 r  mfr0/rg0/rg0/U16/data_out_i_35__0/O
                         net (fo=2, routed)           0.495     8.403    mfr0/rg0/rg0/U16/data_out_i_35__0_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     8.527 r  mfr0/rg0/rg0/U16/data_out_i_29__0/O
                         net (fo=3, routed)           0.535     9.062    mfr0/rg0/rg0/U16/data_out_reg_20
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.124     9.186 r  mfr0/rg0/rg0/U16/data_out_i_23/O
                         net (fo=4, routed)           0.431     9.616    mfr0/rg0/rg1/U15/data_out_i_16__0_1
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.124     9.740 r  mfr0/rg0/rg1/U15/data_out_i_18__1/O
                         net (fo=6, routed)           0.634    10.374    mfr0/rg0/rg2/U17/data_out_i_10__1_1
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124    10.498 r  mfr0/rg0/rg2/U17/data_out_i_12__0/O
                         net (fo=4, routed)           0.576    11.074    mfr0/rg0/rg2/U16/data_out_i_7__7_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    11.198 r  mfr0/rg0/rg2/U16/data_out_i_10__10/O
                         net (fo=3, routed)           0.620    11.818    mfr0/rg0/rg2/U15/data_out_i_3__0_0
    SLICE_X6Y34          LUT4 (Prop_lut4_I3_O)        0.116    11.934 r  mfr0/rg0/rg2/U15/data_out_i_7__2/O
                         net (fo=1, routed)           0.396    12.330    mfr0/rg0/rg2/U17/data_out_reg_26
    SLICE_X8Y34          LUT5 (Prop_lut5_I4_O)        0.328    12.658 r  mfr0/rg0/rg2/U17/data_out_i_3__0/O
                         net (fo=1, routed)           0.000    12.658    fsm0/reg0/dff2/data_out_reg_31
    SLICE_X8Y34          MUXF7 (Prop_muxf7_I1_O)      0.214    12.872 r  fsm0/reg0/dff2/data_out_reg_i_1__9/O
                         net (fo=1, routed)           0.000    12.872    mfr0/rg0/rg2/U15/data_out_reg_7[0]
    SLICE_X8Y34          FDRE                                         r  mfr0/rg0/rg2/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.444     4.785    mfr0/rg0/rg2/U15/clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  mfr0/rg0/rg2/U15/data_out_reg/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            mfr0/rg0/rg2/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.532ns  (logic 2.667ns (23.126%)  route 8.865ns (76.874%))
  Logic Levels:           10  (IBUF=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=18, routed)          5.396     6.854    mfr0/rg0/rg0/U16/sw_IBUF[10]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.978 r  mfr0/rg0/rg0/U16/data_out_i_76/O
                         net (fo=5, routed)           0.442     7.420    mfr0/rg0/rg0/U16/data_out_i_76_n_0
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.124     7.544 r  mfr0/rg0/rg0/U16/data_out_i_31__0/O
                         net (fo=3, routed)           0.465     8.009    mfr0/rg0/rg0/U16/data_out_i_31__0_n_0
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.124     8.133 r  mfr0/rg0/rg0/U16/data_out_i_24__0/O
                         net (fo=5, routed)           0.599     8.732    mfr0/rg0/rg1/U15/data_out_i_11__4_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     8.856 r  mfr0/rg0/rg1/U15/data_out_i_18__2/O
                         net (fo=2, routed)           0.308     9.164    mfr0/rg0/rg0/U16/data_out_i_13__0_1
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.288 r  mfr0/rg0/rg0/U16/data_out_i_11__4/O
                         net (fo=2, routed)           0.759    10.047    mfr0/rg0/rg0/U18/data_out_i_10__10
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.124    10.171 r  mfr0/rg0/rg0/U18/data_out_i_9__3/O
                         net (fo=2, routed)           0.326    10.497    mfr0/rg0/rg0/U18/data_out_i_9__3_n_0
    SLICE_X6Y31          LUT4 (Prop_lut4_I1_O)        0.124    10.621 r  mfr0/rg0/rg0/U18/data_out_i_7__1/O
                         net (fo=1, routed)           0.571    11.191    mfr0/rg0/rg2/U17/data_out_reg_28
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124    11.315 r  mfr0/rg0/rg2/U17/data_out_i_3__1/O
                         net (fo=1, routed)           0.000    11.315    fsm0/reg0/dff2/data_out_reg_29
    SLICE_X9Y31          MUXF7 (Prop_muxf7_I1_O)      0.217    11.532 r  fsm0/reg0/dff2/data_out_reg_i_1__8/O
                         net (fo=1, routed)           0.000    11.532    mfr0/rg0/rg2/U16/data_out_reg_12[0]
    SLICE_X9Y31          FDRE                                         r  mfr0/rg0/rg2/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.440     4.781    mfr0/rg0/rg2/U16/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  mfr0/rg0/rg2/U16/data_out_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            mfr0/rg0/rg2/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.660ns  (logic 2.854ns (26.777%)  route 7.806ns (73.223%))
  Logic Levels:           10  (IBUF=1 LUT4=4 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=36, routed)          3.301     4.749    mfr0/rg0/rg0/U17/sw_IBUF[3]
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124     4.873 r  mfr0/rg0/rg0/U17/data_out_i_24__1/O
                         net (fo=4, routed)           0.609     5.482    mfr0/rg0/rg0/U17/data_out_reg_5
    SLICE_X5Y30          LUT4 (Prop_lut4_I0_O)        0.124     5.606 r  mfr0/rg0/rg0/U17/data_out_i_17/O
                         net (fo=3, routed)           0.535     6.141    mfr0/rg0/rg0/U18/data_out_i_7__6_3
    SLICE_X5Y31          LUT4 (Prop_lut4_I3_O)        0.124     6.265 r  mfr0/rg0/rg0/U18/data_out_i_13__2/O
                         net (fo=2, routed)           0.805     7.070    mfr0/rg0/rg0/U18/data_out_i_13__2_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I2_O)        0.124     7.194 f  mfr0/rg0/rg0/U18/data_out_i_7__6/O
                         net (fo=2, routed)           0.623     7.817    mfr0/rg0/rg0/U18/data_out_reg_8
    SLICE_X6Y30          LUT4 (Prop_lut4_I3_O)        0.117     7.934 r  mfr0/rg0/rg0/U18/data_out_i_8__1/O
                         net (fo=3, routed)           0.921     8.855    mfr0/rg0/rg0/U18/data_out_i_8__1_n_0
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.331     9.186 r  mfr0/rg0/rg0/U18/data_out_i_10__0/O
                         net (fo=1, routed)           0.479     9.665    mfr0/rg0/rg0/U18/data_out_i_10__0_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.124     9.789 r  mfr0/rg0/rg0/U18/data_out_i_7__12/O
                         net (fo=1, routed)           0.534    10.322    mfr0/rg0/rg1/U17/data_out_reg_25
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfr0/rg0/rg1/U17/data_out_i_3__9/O
                         net (fo=1, routed)           0.000    10.446    fsm0/reg0/dff2/data_out_reg_11
    SLICE_X8Y30          MUXF7 (Prop_muxf7_I1_O)      0.214    10.660 r  fsm0/reg0/dff2/data_out_reg_i_1/O
                         net (fo=1, routed)           0.000    10.660    mfr0/rg0/rg2/U17/data_out_reg_22[0]
    SLICE_X8Y30          FDRE                                         r  mfr0/rg0/rg2/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.439     4.780    mfr0/rg0/rg2/U17/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  mfr0/rg0/rg2/U17/data_out_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            mfr0/rg0/rg2/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.405ns  (logic 2.958ns (28.434%)  route 7.446ns (71.566%))
  Logic Levels:           9  (IBUF=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=36, routed)          3.301     4.749    mfr0/rg0/rg0/U17/sw_IBUF[3]
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.124     4.873 r  mfr0/rg0/rg0/U17/data_out_i_24__1/O
                         net (fo=4, routed)           0.609     5.482    mfr0/rg0/rg0/U17/data_out_reg_5
    SLICE_X5Y30          LUT4 (Prop_lut4_I0_O)        0.124     5.606 r  mfr0/rg0/rg0/U17/data_out_i_17/O
                         net (fo=3, routed)           0.535     6.141    mfr0/rg0/rg0/U18/data_out_i_7__6_3
    SLICE_X5Y31          LUT4 (Prop_lut4_I3_O)        0.124     6.265 r  mfr0/rg0/rg0/U18/data_out_i_13__2/O
                         net (fo=2, routed)           0.805     7.070    mfr0/rg0/rg0/U18/data_out_i_13__2_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I2_O)        0.124     7.194 f  mfr0/rg0/rg0/U18/data_out_i_7__6/O
                         net (fo=2, routed)           0.623     7.817    mfr0/rg0/rg0/U18/data_out_reg_8
    SLICE_X6Y30          LUT4 (Prop_lut4_I3_O)        0.117     7.934 r  mfr0/rg0/rg0/U18/data_out_i_8__1/O
                         net (fo=3, routed)           0.921     8.855    mfr0/rg0/rg0/U18/data_out_i_8__1_n_0
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.357     9.212 r  mfr0/rg0/rg0/U18/data_out_i_7__0/O
                         net (fo=1, routed)           0.653     9.865    mfr0/rg0/rg1/U15/data_out_reg_21
    SLICE_X8Y31          LUT5 (Prop_lut5_I4_O)        0.326    10.191 r  mfr0/rg0/rg1/U15/data_out_i_3__8/O
                         net (fo=1, routed)           0.000    10.191    fsm0/reg0/dff2/data_out_reg_27
    SLICE_X8Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    10.405 r  fsm0/reg0/dff2/data_out_reg_i_1__7/O
                         net (fo=1, routed)           0.000    10.405    mfr0/rg0/rg2/U18/data_out_reg_7[0]
    SLICE_X8Y31          FDRE                                         r  mfr0/rg0/rg2/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.440     4.781    mfr0/rg0/rg2/U18/clk_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  mfr0/rg0/rg2/U18/data_out_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mfr0/rg0/rg1/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.975ns  (logic 3.216ns (32.239%)  route 6.759ns (67.761%))
  Logic Levels:           11  (IBUF=1 LUT5=6 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=36, routed)          2.527     3.979    mfr0/rg0/rg0/U18/sw_IBUF[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     4.103 r  mfr0/rg0/rg0/U18/data_out_i_8__10/O
                         net (fo=4, routed)           0.313     4.416    mfr0/rg0/rg0/U18/data_out_reg_31
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124     4.540 r  mfr0/rg0/rg0/U18/data_out_i_8__9/O
                         net (fo=5, routed)           0.568     5.108    mfr0/rg0/rg1/U17/data_out_i_3__6
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124     5.232 r  mfr0/rg0/rg1/U17/data_out_i_8__8/O
                         net (fo=5, routed)           0.704     5.936    mfr0/rg0/rg1/U17/data_out_reg_20
    SLICE_X8Y31          LUT5 (Prop_lut5_I0_O)        0.124     6.060 r  mfr0/rg0/rg1/U17/data_out_i_8__7/O
                         net (fo=5, routed)           0.518     6.578    mfr0/rg0/rg2/U17/data_out_i_3__1_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.149     6.727 r  mfr0/rg0/rg2/U17/data_out_i_8__6/O
                         net (fo=5, routed)           0.576     7.303    mfr0/rg0/rg2/U17/data_out_reg_18
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.332     7.635 r  mfr0/rg0/rg2/U17/data_out_i_5__7/O
                         net (fo=4, routed)           0.311     7.946    mfr0/rg0/rg3/U16/data_out_i_5__5
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.124     8.070 r  mfr0/rg0/rg3/U16/data_out_i_6__11/O
                         net (fo=14, routed)          0.712     8.782    mfr0/rg0/rg1/U15/data_out_reg_20
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.117     8.899 r  mfr0/rg0/rg1/U15/data_out_i_5__2/O
                         net (fo=1, routed)           0.531     9.430    mfr0/rg0/rg1/U15/data_out_i_5__2_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.331     9.761 r  mfr0/rg0/rg1/U15/data_out_i_3__7/O
                         net (fo=1, routed)           0.000     9.761    fsm0/reg0/dff2/data_out_reg_13
    SLICE_X6Y30          MUXF7 (Prop_muxf7_I1_O)      0.214     9.975 r  fsm0/reg0/dff2/data_out_reg_i_1__0/O
                         net (fo=1, routed)           0.000     9.975    mfr0/rg0/rg1/U15/data_out_reg_16[0]
    SLICE_X6Y30          FDRE                                         r  mfr0/rg0/rg1/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.506     4.847    mfr0/rg0/rg1/U15/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  mfr0/rg0/rg1/U15/data_out_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mfr0/rg0/rg1/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.876ns  (logic 3.016ns (30.537%)  route 6.860ns (69.463%))
  Logic Levels:           11  (IBUF=1 LUT5=6 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=36, routed)          2.527     3.979    mfr0/rg0/rg0/U18/sw_IBUF[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     4.103 r  mfr0/rg0/rg0/U18/data_out_i_8__10/O
                         net (fo=4, routed)           0.313     4.416    mfr0/rg0/rg0/U18/data_out_reg_31
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124     4.540 r  mfr0/rg0/rg0/U18/data_out_i_8__9/O
                         net (fo=5, routed)           0.568     5.108    mfr0/rg0/rg1/U17/data_out_i_3__6
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124     5.232 r  mfr0/rg0/rg1/U17/data_out_i_8__8/O
                         net (fo=5, routed)           0.704     5.936    mfr0/rg0/rg1/U17/data_out_reg_20
    SLICE_X8Y31          LUT5 (Prop_lut5_I0_O)        0.124     6.060 r  mfr0/rg0/rg1/U17/data_out_i_8__7/O
                         net (fo=5, routed)           0.518     6.578    mfr0/rg0/rg2/U17/data_out_i_3__1_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.149     6.727 r  mfr0/rg0/rg2/U17/data_out_i_8__6/O
                         net (fo=5, routed)           0.576     7.303    mfr0/rg0/rg2/U17/data_out_reg_18
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.332     7.635 r  mfr0/rg0/rg2/U17/data_out_i_5__7/O
                         net (fo=4, routed)           0.311     7.946    mfr0/rg0/rg3/U16/data_out_i_5__5
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.124     8.070 r  mfr0/rg0/rg3/U16/data_out_i_6__11/O
                         net (fo=14, routed)          1.038     9.108    mfr0/rg0/rg0/U18/data_out_reg_34
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.124     9.232 r  mfr0/rg0/rg0/U18/data_out_i_5__1/O
                         net (fo=1, routed)           0.306     9.538    mfr0/rg0/rg0/U18/data_out_i_5__1_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.662 r  mfr0/rg0/rg0/U18/data_out_i_3__5/O
                         net (fo=1, routed)           0.000     9.662    fsm0/reg0/dff2/data_out_reg_17
    SLICE_X6Y29          MUXF7 (Prop_muxf7_I1_O)      0.214     9.876 r  fsm0/reg0/dff2/data_out_reg_i_1__2/O
                         net (fo=1, routed)           0.000     9.876    mfr0/rg0/rg1/U17/data_out_reg_22[0]
    SLICE_X6Y29          FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.506     4.847    mfr0/rg0/rg1/U17/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            dbL/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.264ns (41.964%)  route 0.366ns (58.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.366     0.585    dbL/btnL_IBUF
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.630 r  dbL/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     0.630    dbL/PB_sync_0_i_1__1_n_0
    SLICE_X4Y17          FDRE                                         r  dbL/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.856     1.983    dbL/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  dbL/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbC/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.255ns (34.273%)  route 0.488ns (65.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.488     0.698    dbC/btnC_IBUF
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.743 r  dbC/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     0.743    dbC/PB_sync_0_i_1__0_n_0
    SLICE_X4Y17          FDRE                                         r  dbC/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.856     1.983    dbC/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  dbC/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            dbU/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.267ns (33.789%)  route 0.523ns (66.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.523     0.745    dbU/btnU_IBUF
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.790 r  dbU/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     0.790    dbU/p_0_in
    SLICE_X4Y17          FDRE                                         r  dbU/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.856     1.983    dbU/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  dbU/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            dbR/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.264ns (30.010%)  route 0.616ns (69.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.616     0.836    dbR/btnR_IBUF
    SLICE_X9Y21          LUT1 (Prop_lut1_I0_O)        0.045     0.881 r  dbR/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     0.881    dbR/PB_sync_0_i_1__2_n_0
    SLICE_X9Y21          FDRE                                         r  dbR/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.824     1.951    dbR/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  dbR/PB_sync_0_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            mfr0/rg0/rg0/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.324ns (32.123%)  route 0.684ns (67.877%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=36, routed)          0.684     0.901    fsm0/reg0/dff0/sw_IBUF[1]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.946 r  fsm0/reg0/dff0/data_out_i_2__6/O
                         net (fo=1, routed)           0.000     0.946    fsm0/reg0/dff2/data_out_reg_22
    SLICE_X0Y28          MUXF7 (Prop_muxf7_I0_O)      0.062     1.008 r  fsm0/reg0/dff2/data_out_reg_i_1__5/O
                         net (fo=1, routed)           0.000     1.008    mfr0/rg0/rg0/U15/data_out_reg_21[0]
    SLICE_X0Y28          FDRE                                         r  mfr0/rg0/rg0/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.854     1.981    mfr0/rg0/rg0/U15/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  mfr0/rg0/rg0/U15/data_out_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            mfr0/rg0/rg1/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.341ns (27.148%)  route 0.915ns (72.852%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          0.915     1.149    fsm0/reg0/dff0/sw_IBUF[3]
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.194 r  fsm0/reg0/dff0/data_out_i_2__4/O
                         net (fo=1, routed)           0.000     1.194    fsm0/reg0/dff2/data_out_reg_16
    SLICE_X6Y29          MUXF7 (Prop_muxf7_I0_O)      0.062     1.256 r  fsm0/reg0/dff2/data_out_reg_i_1__2/O
                         net (fo=1, routed)           0.000     1.256    mfr0/rg0/rg1/U17/data_out_reg_22[0]
    SLICE_X6Y29          FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.853     1.980    mfr0/rg0/rg1/U17/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mfr0/rg0/rg0/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.266ns (20.435%)  route 1.036ns (79.565%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=36, routed)          1.036     1.256    fsm0/reg0/dff2/sw_IBUF[0]
    SLICE_X3Y32          LUT5 (Prop_lut5_I2_O)        0.045     1.301 r  fsm0/reg0/dff2/data_out_i_1__3/O
                         net (fo=1, routed)           0.000     1.301    mfr0/rg0/rg0/U18/data_out_reg_33[0]
    SLICE_X3Y32          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.858     1.985    mfr0/rg0/rg0/U18/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mfr0/rg0/rg0/U18/data_out_reg/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            mfr0/rg0/rg1/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.325ns (24.941%)  route 0.978ns (75.059%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=23, routed)          0.978     1.196    fsm0/reg0/dff0/sw_IBUF[4]
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.045     1.241 r  fsm0/reg0/dff0/data_out_i_2__3/O
                         net (fo=1, routed)           0.000     1.241    fsm0/reg0/dff2/data_out_reg_14
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I0_O)      0.062     1.303 r  fsm0/reg0/dff2/data_out_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.303    mfr0/rg0/rg1/U16/data_out_reg_13[0]
    SLICE_X6Y27          FDRE                                         r  mfr0/rg0/rg1/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.851     1.978    mfr0/rg0/rg1/U16/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  mfr0/rg0/rg1/U16/data_out_reg/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            mfr0/rg0/rg1/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.326ns (24.902%)  route 0.983ns (75.098%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=32, routed)          0.983     1.202    fsm0/reg0/dff0/sw_IBUF[2]
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.045     1.247 r  fsm0/reg0/dff0/data_out_i_2__7/O
                         net (fo=1, routed)           0.000     1.247    fsm0/reg0/dff2/data_out_reg_24
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I0_O)      0.062     1.309 r  fsm0/reg0/dff2/data_out_reg_i_1__6/O
                         net (fo=1, routed)           0.000     1.309    mfr0/rg0/rg1/U18/data_out_reg_19[0]
    SLICE_X4Y30          FDRE                                         r  mfr0/rg0/rg1/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.854     1.981    mfr0/rg0/rg1/U18/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  mfr0/rg0/rg1/U18/data_out_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            mfr0/rg0/rg0/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.339ns (25.444%)  route 0.993ns (74.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=35, routed)          0.993     1.225    fsm0/reg0/dff0/sw_IBUF[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.045     1.270 r  fsm0/reg0/dff0/data_out_i_2__5/O
                         net (fo=1, routed)           0.000     1.270    fsm0/reg0/dff2/data_out_reg_20
    SLICE_X3Y32          MUXF7 (Prop_muxf7_I0_O)      0.062     1.332 r  fsm0/reg0/dff2/data_out_reg_i_1__4/O
                         net (fo=1, routed)           0.000     1.332    mfr0/rg0/rg0/U16/data_out_reg_41[0]
    SLICE_X3Y32          FDRE                                         r  mfr0/rg0/rg0/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.858     1.985    mfr0/rg0/rg0/U16/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mfr0/rg0/rg0/U16/data_out_reg/C





