{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1714500139110 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mu0_mem EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"mu0_mem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714500139119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714500139137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714500139137 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714500139174 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714500139181 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1714500139405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1714500139405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1714500139405 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714500139405 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714500139407 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 800 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714500139407 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 801 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714500139407 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714500139407 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[0\] " "Pin data_bus\[0\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[0] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[1\] " "Pin data_bus\[1\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[1] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[2\] " "Pin data_bus\[2\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[2] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[3\] " "Pin data_bus\[3\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[3] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[4\] " "Pin data_bus\[4\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[4] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[5\] " "Pin data_bus\[5\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[5] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[6\] " "Pin data_bus\[6\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[6] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[7\] " "Pin data_bus\[7\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[7] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[8\] " "Pin data_bus\[8\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[8] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[9\] " "Pin data_bus\[9\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[9] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[10\] " "Pin data_bus\[10\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[10] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[11\] " "Pin data_bus\[11\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[11] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[12\] " "Pin data_bus\[12\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[12] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[13\] " "Pin data_bus\[13\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[13] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[14\] " "Pin data_bus\[14\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[14] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[15\] " "Pin data_bus\[15\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[15] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[0\] " "Pin addr_bus\[0\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[0] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[1\] " "Pin addr_bus\[1\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[1] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[2\] " "Pin addr_bus\[2\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[2] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[3\] " "Pin addr_bus\[3\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[3] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[4\] " "Pin addr_bus\[4\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[4] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[5\] " "Pin addr_bus\[5\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[5] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[6\] " "Pin addr_bus\[6\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[6] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[7\] " "Pin addr_bus\[7\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[7] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[8\] " "Pin addr_bus\[8\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[8] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[9\] " "Pin addr_bus\[9\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[9] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[10\] " "Pin addr_bus\[10\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[10] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[11\] " "Pin addr_bus\[11\] not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[11] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 7 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { reset } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 8 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714500139445 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1714500139445 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mu0_mem.sdc " "Synopsys Design Constraints File file not found: 'mu0_mem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714500139528 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714500139529 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714500139533 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1714500139555 ""}  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 7 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714500139555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1714500139555 ""}  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { reset } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 8 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714500139555 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714500139609 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714500139609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714500139609 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714500139610 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714500139610 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714500139611 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714500139611 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714500139611 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714500139627 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1714500139628 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714500139628 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 3.3V 0 0 28 " "Number of I/O pins in group: 28 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 28 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1714500139629 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1714500139629 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1714500139629 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714500139630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714500139630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714500139630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714500139630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714500139630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714500139630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714500139630 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714500139630 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1714500139630 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1714500139630 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714500139641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714500140230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714500140382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714500140389 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714500141119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714500141120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714500141181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1714500141671 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714500141671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714500142206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1714500142208 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714500142208 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1714500142218 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714500142220 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[0\] 0 " "Pin \"data_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[1\] 0 " "Pin \"data_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[2\] 0 " "Pin \"data_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[3\] 0 " "Pin \"data_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[4\] 0 " "Pin \"data_bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[5\] 0 " "Pin \"data_bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[6\] 0 " "Pin \"data_bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[7\] 0 " "Pin \"data_bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[8\] 0 " "Pin \"data_bus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[9\] 0 " "Pin \"data_bus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[10\] 0 " "Pin \"data_bus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[11\] 0 " "Pin \"data_bus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[12\] 0 " "Pin \"data_bus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[13\] 0 " "Pin \"data_bus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[14\] 0 " "Pin \"data_bus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[15\] 0 " "Pin \"data_bus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_bus\[0\] 0 " "Pin \"addr_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_bus\[1\] 0 " "Pin \"addr_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_bus\[2\] 0 " "Pin \"addr_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_bus\[3\] 0 " "Pin \"addr_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_bus\[4\] 0 " "Pin \"addr_bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_bus\[5\] 0 " "Pin \"addr_bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_bus\[6\] 0 " "Pin \"addr_bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_bus\[7\] 0 " "Pin \"addr_bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_bus\[8\] 0 " "Pin \"addr_bus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_bus\[9\] 0 " "Pin \"addr_bus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_bus\[10\] 0 " "Pin \"addr_bus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_bus\[11\] 0 " "Pin \"addr_bus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714500142227 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1714500142227 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714500142339 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714500142358 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714500142465 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714500142598 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "28 " "Following 28 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[0\] a permanently enabled " "Pin data_bus\[0\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[0] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[1\] a permanently enabled " "Pin data_bus\[1\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[1] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[2\] a permanently enabled " "Pin data_bus\[2\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[2] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[3\] a permanently enabled " "Pin data_bus\[3\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[3] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[4\] a permanently enabled " "Pin data_bus\[4\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[4] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[5\] a permanently enabled " "Pin data_bus\[5\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[5] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[6\] a permanently enabled " "Pin data_bus\[6\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[6] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[7\] a permanently enabled " "Pin data_bus\[7\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[7] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[8\] a permanently enabled " "Pin data_bus\[8\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[8] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[9\] a permanently enabled " "Pin data_bus\[9\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[9] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[10\] a permanently enabled " "Pin data_bus\[10\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[10] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[11\] a permanently enabled " "Pin data_bus\[11\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[11] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[12\] a permanently enabled " "Pin data_bus\[12\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[12] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[13\] a permanently enabled " "Pin data_bus\[13\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[13] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[14\] a permanently enabled " "Pin data_bus\[14\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[14] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[15\] a permanently enabled " "Pin data_bus\[15\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { data_bus[15] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "addr_bus\[0\] a permanently enabled " "Pin addr_bus\[0\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[0] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "addr_bus\[1\] a permanently enabled " "Pin addr_bus\[1\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[1] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "addr_bus\[2\] a permanently enabled " "Pin addr_bus\[2\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[2] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "addr_bus\[3\] a permanently enabled " "Pin addr_bus\[3\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[3] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "addr_bus\[4\] a permanently enabled " "Pin addr_bus\[4\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[4] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "addr_bus\[5\] a permanently enabled " "Pin addr_bus\[5\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[5] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "addr_bus\[6\] a permanently enabled " "Pin addr_bus\[6\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[6] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "addr_bus\[7\] a permanently enabled " "Pin addr_bus\[7\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[7] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "addr_bus\[8\] a permanently enabled " "Pin addr_bus\[8\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[8] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "addr_bus\[9\] a permanently enabled " "Pin addr_bus\[9\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[9] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "addr_bus\[10\] a permanently enabled " "Pin addr_bus\[10\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[10] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "addr_bus\[11\] a permanently enabled " "Pin addr_bus\[11\] has a permanently enabled output enable" {  } { { "e:/programms/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programms/quartus/quartus/bin64/pin_planner.ppl" { addr_bus[11] } } } { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 0 0 } } { "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programms/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/fst/vhdl_project/projet vhdl/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1714500142635 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1714500142635 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1714500142637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/fst/vhdl_project/projet vhdl/output_files/mu0_mem.fit.smsg " "Generated suppressed messages file E:/fst/vhdl_project/projet vhdl/output_files/mu0_mem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714500142707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714500142841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 20:02:22 2024 " "Processing ended: Tue Apr 30 20:02:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714500142841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714500142841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714500142841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714500142841 ""}
