date mon nov gmt server apache dev content type text html set cookie apache gs path john p hayes john p hayes professor electrical engineering computer science eecs bldg room e university michigan beal avenue ann arbor mi usa telephone fax e mail jhayes eecs umich edu background john p hayes professor eecs university michigan since prior faculty university southern california los angeles teaches conducts research areas computer aided design testing digital systems computer architecture vlsi design fault tolerant computing founding director michigan advanced computer architecture laboratory prof hayes author five books including computer architecture organization mcgraw hill nd ed layout minimization cmos cells kluwer introduction digital logic design addison wesley well numerous technical papers received b e degree national university ireland dublin m ph d degrees university illinois urbana champaign prof hayes fellow ieee member acm sigma xi current research group currently conducting research following topics hierarchical testing digital circuits built self test bist design verification fault tolerant architectures safety critical applications design field programmable gates arrays fpgas automated layout methods cmos cells high level timing analysis research sponsored darpa nsf various industrial organizations information see list recent publications also see darpa sponsored project hardware design verification microprocessors recent publications h k ku j p hayes structural fault tolerance vlsi based systems proc th great lakes symp vlsi notre dame ind pp march m j batek j p hayes optimal testing design adders vlsi design special issue digital hardware testing vol pp h k ku j p hayes connectivity fault tolerance multiple bus systems proc th fault tolerant computing symp austin tex pp june k chakrabarty j p hayes efficient test response compression multiple output circuits proc int l test conf washington d c pp oct k chakrabarty j p hayes cumulative balance testing logic circuits ieee trans vlsi systems vol pp march m c hansen j p hayes high level test generation using physically induced faults proc th vlsi test symp princeton n j pp may m c hansen j p hayes high level test generation using symbolic scheduling proc int l test conf washington d c pp oct k chakrabarty b murray j p hayes optimal space compaction test responses proc int l test conf washington d c pp oct chowdhary j p hayes technology mapping field programmable gate arrays using integer programming proc int l conf computer aided design iccad san jose calif pp nov h al asaad j p hayes design verification via simulation automatic test pattern generation proc int l conf computer aided design iccad san jose calif pp nov h yalcin j p hayes hierarchical timing analysis using conditional delays proc int l conf computer aided design iccad san jose calif pp nov f harary j p hayes node fault tolerance graphs networks vol pp k chakrabarty j p hayes balance testing balance testable design logic circuits journal electronic testing vol pp r d blanton j p hayes testability convergent tree circuits ieee trans computers vol pp aug gupta c j p hayes xpress cell layout generator integrated transistor folding proc european design test conf paris pp march r d blanton j p hayes design fast easily testable alu proc th vlsi test symp princeton nj pp april current graduate students parul agarwal pagarwal eecs umich edu hussain al asaad halasaad eecs umich edu amit chowdhary amitc eecs umich edu avaneendra gupta avigupta eecs umich edu hyungwon kim hyungwon eecs umich edu hakan yalcin hakan eecs umich edu recently graduated ph d students brian murray bmurray predator cs gmr com graduated thesis title hierarchical testing using precomputed tests modules current position general motors research labs warren mi ronald d shawn blanton blanton ece cmu edu graduated thesis title design testing regular circuits current position assistant professor ece carnegie mellon university pittsburgh pa hung kuei ku hkku mink mt att com graduated thesis title fault tolerant interconnection networks multiprocessors current position bell laboratories middletown nj krishnendu chakrabarty kchakrab bu edu graduated thesis title test response compaction built self testing current position assistant professor ee boston university boston ma michael j batek cheezer caen engin umich edu graduated thesis title test driven transformations logic design current position microunity systems engineering sunnyvale ca mark c hansen c mch icdc delcoelect com graduated thesis title symbolic functional test generation guaranteed low level fault detection current position delco electronics kokomo ind