
monapollo-firmware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004e  00800100  00001708  0000179c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001708  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000104  0080014e  0080014e  000017ea  2**0
                  ALLOC
  3 .stab         00000750  00000000  00000000  000017ec  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000000e7  00000000  00000000  00001f3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000200  00000000  00000000  00002028  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002b23  00000000  00000000  00002228  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000bb8  00000000  00000000  00004d4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001369  00000000  00000000  00005903  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008cc  00000000  00000000  00006c6c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000db9  00000000  00000000  00007538  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001d06  00000000  00000000  000082f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  00009ff7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
       4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      14:	0c 94 5a 01 	jmp	0x2b4	; 0x2b4 <__vector_5>
      18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      24:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      28:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      34:	0c 94 25 01 	jmp	0x24a	; 0x24a <__vector_13>
      38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
      64:	11 24       	eor	r1, r1
      66:	1f be       	out	0x3f, r1	; 63
      68:	cf ef       	ldi	r28, 0xFF	; 255
      6a:	d0 e1       	ldi	r29, 0x10	; 16
      6c:	de bf       	out	0x3e, r29	; 62
      6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e0       	ldi	r26, 0x00	; 0
      74:	b1 e0       	ldi	r27, 0x01	; 1
      76:	e8 e0       	ldi	r30, 0x08	; 8
      78:	f7 e1       	ldi	r31, 0x17	; 23
      7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0
      80:	ae 34       	cpi	r26, 0x4E	; 78
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
      86:	12 e0       	ldi	r17, 0x02	; 2
      88:	ae e4       	ldi	r26, 0x4E	; 78
      8a:	b1 e0       	ldi	r27, 0x01	; 1
      8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
      8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
      90:	a2 35       	cpi	r26, 0x52	; 82
      92:	b1 07       	cpc	r27, r17
      94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
      96:	0e 94 a1 01 	call	0x342	; 0x342 <main>
      9a:	0c 94 82 0b 	jmp	0x1704	; 0x1704 <_exit>

0000009e <__bad_interrupt>:
      9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <setup_adc>:

void setup_adc(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
      a2:	ea e7       	ldi	r30, 0x7A	; 122
      a4:	f0 e0       	ldi	r31, 0x00	; 0
      a6:	80 81       	ld	r24, Z
      a8:	84 60       	ori	r24, 0x04	; 4
      aa:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
      ac:	ac e7       	ldi	r26, 0x7C	; 124
      ae:	b0 e0       	ldi	r27, 0x00	; 0
      b0:	8c 91       	ld	r24, X
      b2:	80 64       	ori	r24, 0x40	; 64
      b4:	8c 93       	st	X, r24
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
      b6:	ae e7       	ldi	r26, 0x7E	; 126
      b8:	b0 e0       	ldi	r27, 0x00	; 0
      ba:	8c 91       	ld	r24, X
      bc:	81 60       	ori	r24, 0x01	; 1
      be:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
      c0:	80 81       	ld	r24, Z
      c2:	80 68       	ori	r24, 0x80	; 128
      c4:	80 83       	st	Z, r24
      c6:	08 95       	ret

000000c8 <setup_dac>:
#include "hardware.h"
#include "dac.h"

void setup_dac(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
      c8:	83 b3       	in	r24, 0x13	; 19
      ca:	83 60       	ori	r24, 0x03	; 3
      cc:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
      ce:	8f ef       	ldi	r24, 0xFF	; 255
      d0:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
      d2:	97 b1       	in	r25, 0x07	; 7
      d4:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
      d6:	e9 ed       	ldi	r30, 0xD9	; 217
      d8:	f0 e0       	ldi	r31, 0x00	; 0
      da:	80 81       	ld	r24, Z
      dc:	8f 60       	ori	r24, 0x0F	; 15
      de:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers
      e0:	ea ed       	ldi	r30, 0xDA	; 218
      e2:	f0 e0       	ldi	r31, 0x00	; 0
      e4:	80 81       	ld	r24, Z
      e6:	80 7f       	andi	r24, 0xF0	; 240
      e8:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
      ea:	84 b3       	in	r24, 0x14	; 20
      ec:	83 60       	ori	r24, 0x03	; 3
      ee:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
      f0:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
      f2:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
      f4:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
      f6:	a0 9a       	sbi	0x14, 0	; 20
}
      f8:	08 95       	ret

000000fa <set_dac>:

void set_dac(uint8_t dac_mux_address, uint8_t channel, uint16_t value)
{
	
	
	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
      fa:	4b b9       	out	0x0b, r20	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
      fc:	58 b9       	out	0x08, r21	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
      fe:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     100:	a0 9a       	sbi	0x14, 0	; 20
	
	DATA_BUS = channel; //set channel for DG408 multiplexer output
     102:	62 b9       	out	0x02, r22	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     104:	2d e0       	ldi	r18, 0x0D	; 13
     106:	2a 95       	dec	r18
     108:	f1 f7       	brne	.-4      	; 0x106 <set_dac+0xc>
     10a:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<dac_mux_address); //enable multiplexer
     10c:	ea ed       	ldi	r30, 0xDA	; 218
     10e:	f0 e0       	ldi	r31, 0x00	; 0
     110:	40 81       	ld	r20, Z
     112:	21 e0       	ldi	r18, 0x01	; 1
     114:	30 e0       	ldi	r19, 0x00	; 0
     116:	b9 01       	movw	r22, r18
     118:	02 c0       	rjmp	.+4      	; 0x11e <set_dac+0x24>
     11a:	66 0f       	add	r22, r22
     11c:	77 1f       	adc	r23, r23
     11e:	8a 95       	dec	r24
     120:	e2 f7       	brpl	.-8      	; 0x11a <set_dac+0x20>
     122:	cb 01       	movw	r24, r22
     124:	94 2f       	mov	r25, r20
     126:	98 2b       	or	r25, r24
     128:	90 83       	st	Z, r25
     12a:	72 e4       	ldi	r23, 0x42	; 66
     12c:	7a 95       	dec	r23
     12e:	f1 f7       	brne	.-4      	; 0x12c <set_dac+0x32>
     130:	00 c0       	rjmp	.+0      	; 0x132 <set_dac+0x38>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<dac_mux_address); //disable multiplexer
     132:	90 81       	ld	r25, Z
     134:	80 95       	com	r24
     136:	89 23       	and	r24, r25
     138:	80 83       	st	Z, r24
	
}
     13a:	08 95       	ret

0000013c <display_dec>:
#include "display.h"
#include "hardware.h"
#include "display_map.h"

void display_dec(uint16_t number, uint8_t digit)
{
     13c:	cf 93       	push	r28
     13e:	df 93       	push	r29
     140:	cd b7       	in	r28, 0x3d	; 61
     142:	de b7       	in	r29, 0x3e	; 62
     144:	2a 97       	sbiw	r28, 0x0a	; 10
     146:	0f b6       	in	r0, 0x3f	; 63
     148:	f8 94       	cli
     14a:	de bf       	out	0x3e, r29	; 62
     14c:	0f be       	out	0x3f, r0	; 63
     14e:	cd bf       	out	0x3d, r28	; 61
	uint8_t dec[] = {
     150:	de 01       	movw	r26, r28
     152:	11 96       	adiw	r26, 0x01	; 1
     154:	e0 e0       	ldi	r30, 0x00	; 0
     156:	f1 e0       	ldi	r31, 0x01	; 1
     158:	3a e0       	ldi	r19, 0x0A	; 10
     15a:	01 90       	ld	r0, Z+
     15c:	0d 92       	st	X+, r0
     15e:	31 50       	subi	r19, 0x01	; 1
     160:	e1 f7       	brne	.-8      	; 0x15a <display_dec+0x1e>
		
		
	};
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
     162:	3f ef       	ldi	r19, 0xFF	; 255
     164:	32 b9       	out	0x02, r19	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     166:	ea ed       	ldi	r30, 0xDA	; 218
     168:	f0 e0       	ldi	r31, 0x00	; 0
     16a:	30 81       	ld	r19, Z
     16c:	30 61       	ori	r19, 0x10	; 16
     16e:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     170:	30 81       	ld	r19, Z
     172:	3f 7e       	andi	r19, 0xEF	; 239
     174:	30 83       	st	Z, r19
	
	//set anode bit
	DATA_BUS = digit;
     176:	62 b9       	out	0x02, r22	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
     178:	30 81       	ld	r19, Z
     17a:	30 62       	ori	r19, 0x20	; 32
     17c:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
     17e:	30 81       	ld	r19, Z
     180:	3f 7d       	andi	r19, 0xDF	; 223
     182:	30 83       	st	Z, r19

	
	//determine cathode byte based on digit to display
	uint8_t cathode_byte;
	
	switch(digit) {
     184:	62 30       	cpi	r22, 0x02	; 2
     186:	f9 f0       	breq	.+62     	; 0x1c6 <display_dec+0x8a>
     188:	63 30       	cpi	r22, 0x03	; 3
     18a:	18 f4       	brcc	.+6      	; 0x192 <display_dec+0x56>
     18c:	61 30       	cpi	r22, 0x01	; 1
     18e:	a1 f5       	brne	.+104    	; 0x1f8 <display_dec+0xbc>
     190:	0d c0       	rjmp	.+26     	; 0x1ac <display_dec+0x70>
     192:	64 30       	cpi	r22, 0x04	; 4
     194:	29 f1       	breq	.+74     	; 0x1e0 <display_dec+0xa4>
     196:	68 30       	cpi	r22, 0x08	; 8
     198:	79 f5       	brne	.+94     	; 0x1f8 <display_dec+0xbc>
		
		case ONES:
		cathode_byte = dec[(number % 10)]; //print first decimal digit
     19a:	6a e0       	ldi	r22, 0x0A	; 10
     19c:	70 e0       	ldi	r23, 0x00	; 0
     19e:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
     1a2:	fe 01       	movw	r30, r28
     1a4:	e8 0f       	add	r30, r24
     1a6:	f9 1f       	adc	r31, r25
     1a8:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     1aa:	26 c0       	rjmp	.+76     	; 0x1f8 <display_dec+0xbc>
		
		case TENS:
		cathode_byte = dec[((number % 100) / 10)]; //print second decimal digit
     1ac:	64 e6       	ldi	r22, 0x64	; 100
     1ae:	70 e0       	ldi	r23, 0x00	; 0
     1b0:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
     1b4:	6a e0       	ldi	r22, 0x0A	; 10
     1b6:	70 e0       	ldi	r23, 0x00	; 0
     1b8:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
     1bc:	fe 01       	movw	r30, r28
     1be:	e6 0f       	add	r30, r22
     1c0:	f7 1f       	adc	r31, r23
     1c2:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     1c4:	19 c0       	rjmp	.+50     	; 0x1f8 <display_dec+0xbc>
		
		case HUNDS:
		cathode_byte = dec[((number % 1000) / 100)]; //print third decimal digit
     1c6:	68 ee       	ldi	r22, 0xE8	; 232
     1c8:	73 e0       	ldi	r23, 0x03	; 3
     1ca:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
     1ce:	64 e6       	ldi	r22, 0x64	; 100
     1d0:	70 e0       	ldi	r23, 0x00	; 0
     1d2:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
     1d6:	fe 01       	movw	r30, r28
     1d8:	e6 0f       	add	r30, r22
     1da:	f7 1f       	adc	r31, r23
     1dc:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     1de:	0c c0       	rjmp	.+24     	; 0x1f8 <display_dec+0xbc>
		
		case THOUS:
		cathode_byte = dec[((number % 10000) / 1000)]; //print fourth decimal digit
     1e0:	60 e1       	ldi	r22, 0x10	; 16
     1e2:	77 e2       	ldi	r23, 0x27	; 39
     1e4:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
     1e8:	68 ee       	ldi	r22, 0xE8	; 232
     1ea:	73 e0       	ldi	r23, 0x03	; 3
     1ec:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
     1f0:	fe 01       	movw	r30, r28
     1f2:	e6 0f       	add	r30, r22
     1f4:	f7 1f       	adc	r31, r23
     1f6:	21 81       	ldd	r18, Z+1	; 0x01
		break;
		
	}
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
     1f8:	20 95       	com	r18
     1fa:	22 b9       	out	0x02, r18	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     1fc:	ea ed       	ldi	r30, 0xDA	; 218
     1fe:	f0 e0       	ldi	r31, 0x00	; 0
     200:	80 81       	ld	r24, Z
     202:	80 61       	ori	r24, 0x10	; 16
     204:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     206:	80 81       	ld	r24, Z
     208:	8f 7e       	andi	r24, 0xEF	; 239
     20a:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
     20c:	2a 96       	adiw	r28, 0x0a	; 10
     20e:	0f b6       	in	r0, 0x3f	; 63
     210:	f8 94       	cli
     212:	de bf       	out	0x3e, r29	; 62
     214:	0f be       	out	0x3f, r0	; 63
     216:	cd bf       	out	0x3d, r28	; 61
     218:	df 91       	pop	r29
     21a:	cf 91       	pop	r28
     21c:	08 95       	ret

0000021e <note_on_event>:

volatile uint8_t place = 0; //digit place for LED display

void note_on_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
	
	value_to_display = note;
     21e:	50 e0       	ldi	r21, 0x00	; 0
     220:	50 93 0f 01 	sts	0x010F, r21
     224:	40 93 0e 01 	sts	0x010E, r20
	
	if (velocity == 0) {
     228:	22 23       	and	r18, r18
     22a:	11 f4       	brne	.+4      	; 0x230 <note_on_event+0x12>
		
		PORTF &= ~(1<<GATE);
     22c:	89 98       	cbi	0x11, 1	; 17
     22e:	08 95       	ret
	} else {
		PORTF |= (1<<GATE);
     230:	89 9a       	sbi	0x11, 1	; 17
     232:	08 95       	ret

00000234 <note_off_event>:
	}
	
}
void note_off_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
	
	PORTF &= ~(1<<GATE);
     234:	89 98       	cbi	0x11, 1	; 17
}
     236:	08 95       	ret

00000238 <setup_midi_usart>:

void setup_midi_usart(void)
{
    uint16_t ubbr_value = 39; //20MHz/(16*31250 BAUD) - 1
    //write ubbr_value to H and L UBBR1 registers:
    UBRR0L = (unsigned char) ubbr_value;
     238:	87 e2       	ldi	r24, 0x27	; 39
     23a:	80 93 c4 00 	sts	0x00C4, r24
    UBRR0H = (unsigned char) (ubbr_value >> 8);
     23e:	10 92 c5 00 	sts	0x00C5, r1
	
	UCSR0B = (1<<RXEN0)|(1<<TXEN0) | (1<<RXCIE0);
     242:	88 e9       	ldi	r24, 0x98	; 152
     244:	80 93 c1 00 	sts	0x00C1, r24
	//UCSR0C |= (0<<UMSEL0)|(0<<UMSEL01)|(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(0<<UCSZ02)|(1<<UCSZ01)|(1<<UCSZ00);  	
}
     248:	08 95       	ret

0000024a <__vector_13>:
	THOUS,
};



ISR (USART_RX_vect) { // USART receive interrupt
     24a:	1f 92       	push	r1
     24c:	0f 92       	push	r0
     24e:	0f b6       	in	r0, 0x3f	; 63
     250:	0f 92       	push	r0
     252:	11 24       	eor	r1, r1
     254:	2f 93       	push	r18
     256:	3f 93       	push	r19
     258:	4f 93       	push	r20
     25a:	5f 93       	push	r21
     25c:	6f 93       	push	r22
     25e:	7f 93       	push	r23
     260:	8f 93       	push	r24
     262:	9f 93       	push	r25
     264:	af 93       	push	r26
     266:	bf 93       	push	r27
     268:	ef 93       	push	r30
     26a:	ff 93       	push	r31
     26c:	cf 93       	push	r28
     26e:	df 93       	push	r29
     270:	0f 92       	push	r0
     272:	cd b7       	in	r28, 0x3d	; 61
     274:	de b7       	in	r29, 0x3e	; 62
	 
	uint8_t inByte = UDR0;
     276:	80 91 c6 00 	lds	r24, 0x00C6
     27a:	89 83       	std	Y+1, r24	; 0x01
	midi_device_input(&midi_device, 1, &inByte);	
     27c:	85 e6       	ldi	r24, 0x65	; 101
     27e:	91 e0       	ldi	r25, 0x01	; 1
     280:	61 e0       	ldi	r22, 0x01	; 1
     282:	ae 01       	movw	r20, r28
     284:	4f 5f       	subi	r20, 0xFF	; 255
     286:	5f 4f       	sbci	r21, 0xFF	; 255
     288:	0e 94 4e 07 	call	0xe9c	; 0xe9c <midi_device_input>
	  	
}
     28c:	0f 90       	pop	r0
     28e:	df 91       	pop	r29
     290:	cf 91       	pop	r28
     292:	ff 91       	pop	r31
     294:	ef 91       	pop	r30
     296:	bf 91       	pop	r27
     298:	af 91       	pop	r26
     29a:	9f 91       	pop	r25
     29c:	8f 91       	pop	r24
     29e:	7f 91       	pop	r23
     2a0:	6f 91       	pop	r22
     2a2:	5f 91       	pop	r21
     2a4:	4f 91       	pop	r20
     2a6:	3f 91       	pop	r19
     2a8:	2f 91       	pop	r18
     2aa:	0f 90       	pop	r0
     2ac:	0f be       	out	0x3f, r0	; 63
     2ae:	0f 90       	pop	r0
     2b0:	1f 90       	pop	r1
     2b2:	18 95       	reti

000002b4 <__vector_5>:

ISR (TIMER2_OVF_vect) { //main scanning interrupt handler
     2b4:	1f 92       	push	r1
     2b6:	0f 92       	push	r0
     2b8:	0f b6       	in	r0, 0x3f	; 63
     2ba:	0f 92       	push	r0
     2bc:	11 24       	eor	r1, r1
     2be:	2f 93       	push	r18
     2c0:	3f 93       	push	r19
     2c2:	4f 93       	push	r20
     2c4:	5f 93       	push	r21
     2c6:	6f 93       	push	r22
     2c8:	7f 93       	push	r23
     2ca:	8f 93       	push	r24
     2cc:	9f 93       	push	r25
     2ce:	af 93       	push	r26
     2d0:	bf 93       	push	r27
     2d2:	ef 93       	push	r30
     2d4:	ff 93       	push	r31
	
	display_dec(value_to_display, digit[place]);
     2d6:	80 91 0e 01 	lds	r24, 0x010E
     2da:	90 91 0f 01 	lds	r25, 0x010F
     2de:	20 91 4e 01 	lds	r18, 0x014E
     2e2:	ea e0       	ldi	r30, 0x0A	; 10
     2e4:	f1 e0       	ldi	r31, 0x01	; 1
     2e6:	e2 0f       	add	r30, r18
     2e8:	f1 1d       	adc	r31, r1
     2ea:	60 81       	ld	r22, Z
     2ec:	0e 94 9e 00 	call	0x13c	; 0x13c <display_dec>
	
	scan_pots_and_update_control_voltages();		
     2f0:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <scan_pots_and_update_control_voltages>

		
	//do SPI read/write every 5 interrupts (16.5 ms)
	if (switch_timer++ == 5)
     2f4:	80 91 4f 01 	lds	r24, 0x014F
     2f8:	98 2f       	mov	r25, r24
     2fa:	9f 5f       	subi	r25, 0xFF	; 255
     2fc:	90 93 4f 01 	sts	0x014F, r25
     300:	85 30       	cpi	r24, 0x05	; 5
     302:	21 f4       	brne	.+8      	; 0x30c <__vector_5+0x58>
	{
		switch_timer = 0;
     304:	10 92 4f 01 	sts	0x014F, r1
		update_spi();	
     308:	0e 94 36 03 	call	0x66c	; 0x66c <update_spi>
			  	
	}
		
	//increment digit display place
	if (place++ == 3) //post increment
     30c:	80 91 4e 01 	lds	r24, 0x014E
     310:	98 2f       	mov	r25, r24
     312:	9f 5f       	subi	r25, 0xFF	; 255
     314:	90 93 4e 01 	sts	0x014E, r25
     318:	83 30       	cpi	r24, 0x03	; 3
     31a:	11 f4       	brne	.+4      	; 0x320 <__vector_5+0x6c>
	{
		place = 0;
     31c:	10 92 4e 01 	sts	0x014E, r1
	}
	

	
}	
     320:	ff 91       	pop	r31
     322:	ef 91       	pop	r30
     324:	bf 91       	pop	r27
     326:	af 91       	pop	r26
     328:	9f 91       	pop	r25
     32a:	8f 91       	pop	r24
     32c:	7f 91       	pop	r23
     32e:	6f 91       	pop	r22
     330:	5f 91       	pop	r21
     332:	4f 91       	pop	r20
     334:	3f 91       	pop	r19
     336:	2f 91       	pop	r18
     338:	0f 90       	pop	r0
     33a:	0f be       	out	0x3f, r0	; 63
     33c:	0f 90       	pop	r0
     33e:	1f 90       	pop	r1
     340:	18 95       	reti

00000342 <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
     342:	80 e8       	ldi	r24, 0x80	; 128
     344:	85 bf       	out	0x35, r24	; 53
	MCUCR = (1<<JTD);
     346:	85 bf       	out	0x35, r24	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
     348:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
     34a:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	DDRG |= (1<<TUNE_SELECT); //set tune select bit as output on PORTG
     34c:	9a 9a       	sbi	0x13, 2	; 19
	PORTG &= ~(1<<TUNE_SELECT); //set tune select bit to 0 to select VCF/VCA output for oscillator tuning
     34e:	a2 98       	cbi	0x14, 2	; 20
	
	setup_spi(); 
     350:	0e 94 17 03 	call	0x62e	; 0x62e <setup_spi>
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
     354:	a9 ed       	ldi	r26, 0xD9	; 217
     356:	b0 e0       	ldi	r27, 0x00	; 0
     358:	8c 91       	ld	r24, X
     35a:	80 6c       	ori	r24, 0xC0	; 192
     35c:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
     35e:	ea ed       	ldi	r30, 0xDA	; 218
     360:	f0 e0       	ldi	r31, 0x00	; 0
     362:	80 81       	ld	r24, Z
     364:	80 6c       	ori	r24, 0xC0	; 192
     366:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
     368:	81 b1       	in	r24, 0x01	; 1
     36a:	8f ef       	ldi	r24, 0xFF	; 255
     36c:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
     36e:	92 b1       	in	r25, 0x02	; 2
     370:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
     372:	8c 91       	ld	r24, X
     374:	80 63       	ori	r24, 0x30	; 48
     376:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
     378:	80 81       	ld	r24, Z
     37a:	8f 7c       	andi	r24, 0xCF	; 207
     37c:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<ISW8_SW); //set ISW8_SW pin as input
     37e:	82 98       	cbi	0x10, 2	; 16
	
	//setup ADC
    setup_adc();		
     380:	0e 94 51 00 	call	0xa2	; 0xa2 <setup_adc>
	//setup DAC
	setup_dac();
     384:	0e 94 64 00 	call	0xc8	; 0xc8 <setup_dac>
	
	//setup MIDI
	//initialize MIDI device
	midi_device_init(&midi_device);
     388:	c5 e6       	ldi	r28, 0x65	; 101
     38a:	d1 e0       	ldi	r29, 0x01	; 1
     38c:	ce 01       	movw	r24, r28
     38e:	0e 94 1d 07 	call	0xe3a	; 0xe3a <midi_device_init>
	//register callbacks
	midi_register_noteon_callback(&midi_device, note_on_event);
     392:	ce 01       	movw	r24, r28
     394:	6f e0       	ldi	r22, 0x0F	; 15
     396:	71 e0       	ldi	r23, 0x01	; 1
     398:	0e 94 e5 06 	call	0xdca	; 0xdca <midi_register_noteon_callback>
	midi_register_noteoff_callback(&midi_device, note_off_event);
     39c:	ce 01       	movw	r24, r28
     39e:	6a e1       	ldi	r22, 0x1A	; 26
     3a0:	71 e0       	ldi	r23, 0x01	; 1
     3a2:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <midi_register_noteoff_callback>
	//setup MIDI USART
	setup_midi_usart();
     3a6:	0e 94 1c 01 	call	0x238	; 0x238 <setup_midi_usart>
	
	//set up main timer interrupt
	//this generates the main scanning interrupt
	TCCR2A |= (1<<CS22) | (1<<CS21); //Timer2 20MHz/256 prescaler
     3aa:	e0 eb       	ldi	r30, 0xB0	; 176
     3ac:	f0 e0       	ldi	r31, 0x00	; 0
     3ae:	80 81       	ld	r24, Z
     3b0:	86 60       	ori	r24, 0x06	; 6
     3b2:	80 83       	st	Z, r24
	TIMSK2 |= (1<<TOIE2); //enable Timer2 overflow interrupt over flows approx. every 3ms	
     3b4:	e0 e7       	ldi	r30, 0x70	; 112
     3b6:	f0 e0       	ldi	r31, 0x00	; 0
     3b8:	80 81       	ld	r24, Z
     3ba:	81 60       	ori	r24, 0x01	; 1
     3bc:	80 83       	st	Z, r24
	sei(); //enable global interrupts
     3be:	78 94       	sei

	while(1)
	{	
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     3c0:	ce 01       	movw	r24, r28
     3c2:	0e 94 78 09 	call	0x12f0	; 0x12f0 <midi_device_process>
     3c6:	fc cf       	rjmp	.-8      	; 0x3c0 <main+0x7e>

000003c8 <scan_pots_and_update_control_voltages>:
	{SUSTAIN_1,		DAC_MUX_EN3},
	{RELEASE_2,		DAC_MUX_EN3},
	{RELEASE_1,		DAC_MUX_EN3}							
};

void scan_pots_and_update_control_voltages(void) {
     3c8:	2f 92       	push	r2
     3ca:	3f 92       	push	r3
     3cc:	4f 92       	push	r4
     3ce:	5f 92       	push	r5
     3d0:	6f 92       	push	r6
     3d2:	7f 92       	push	r7
     3d4:	8f 92       	push	r8
     3d6:	9f 92       	push	r9
     3d8:	af 92       	push	r10
     3da:	bf 92       	push	r11
     3dc:	cf 92       	push	r12
     3de:	df 92       	push	r13
     3e0:	ef 92       	push	r14
     3e2:	ff 92       	push	r15
     3e4:	0f 93       	push	r16
     3e6:	1f 93       	push	r17
     3e8:	cf 93       	push	r28
     3ea:	df 93       	push	r29
     3ec:	cc 24       	eor	r12, r12
     3ee:	dd 24       	eor	r13, r13
     3f0:	c3 94       	inc	r12
     3f2:	00 e0       	ldi	r16, 0x00	; 0
     3f4:	10 e0       	ldi	r17, 0x00	; 0

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
	{
		DATA_BUS = i;
		POT_MUX &= ~(1<<POTMUX_EN0);
     3f6:	0f 2e       	mov	r0, r31
     3f8:	fa ed       	ldi	r31, 0xDA	; 218
     3fa:	ef 2e       	mov	r14, r31
     3fc:	ff 24       	eor	r15, r15
     3fe:	f0 2d       	mov	r31, r0
		_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now.
		ADCSRA |= (1<<ADSC); //start ADC conversion
     400:	ca e7       	ldi	r28, 0x7A	; 122
     402:	d0 e0       	ldi	r29, 0x00	; 0
		while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock - 10.4 us for 1.25Mhz clock) - need to figure out what to do with this time - would interrupt be more efficient?
		POT_MUX |= (1<<POTMUX_EN0); //disable pot multiplexer U2
		//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
		
		//adc_previous = adc_value;
		adc_value = ADCL;
     404:	0f 2e       	mov	r0, r31
     406:	f8 e7       	ldi	r31, 0x78	; 120
     408:	8f 2e       	mov	r8, r31
     40a:	99 24       	eor	r9, r9
     40c:	f0 2d       	mov	r31, r0
		adc_value = adc_value | (ADCH <<8);
     40e:	0f 2e       	mov	r0, r31
     410:	f9 e7       	ldi	r31, 0x79	; 121
     412:	4f 2e       	mov	r4, r31
     414:	55 24       	eor	r5, r5
     416:	f0 2d       	mov	r31, r0
		} else if (i == 11) //exception to handle ARP_RATE pot
		{
			//store ARP pot value, but don't set DAC
			
		} else {
			set_dac(dac_pot_decoder_0[i][1],dac_pot_decoder_0[i][0], adc_value << 4);
     418:	0f 2e       	mov	r0, r31
     41a:	fe e2       	ldi	r31, 0x2E	; 46
     41c:	2f 2e       	mov	r2, r31
     41e:	f1 e0       	ldi	r31, 0x01	; 1
     420:	3f 2e       	mov	r3, r31
     422:	f0 2d       	mov	r31, r0
     424:	05 c0       	rjmp	.+10     	; 0x430 <scan_pots_and_update_control_voltages+0x68>
};

void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     426:	0f 5f       	subi	r16, 0xFF	; 255
     428:	1f 4f       	sbci	r17, 0xFF	; 255
     42a:	08 94       	sec
     42c:	c1 1c       	adc	r12, r1
     42e:	d1 1c       	adc	r13, r1
     430:	f8 01       	movw	r30, r16
	{
		DATA_BUS = i;
     432:	02 b9       	out	0x02, r16	; 2
		POT_MUX &= ~(1<<POTMUX_EN0);
     434:	d7 01       	movw	r26, r14
     436:	8c 91       	ld	r24, X
     438:	8f 7b       	andi	r24, 0xBF	; 191
     43a:	8c 93       	st	X, r24
     43c:	bd e0       	ldi	r27, 0x0D	; 13
     43e:	ba 95       	dec	r27
     440:	f1 f7       	brne	.-4      	; 0x43e <scan_pots_and_update_control_voltages+0x76>
     442:	00 00       	nop
		_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now.
		ADCSRA |= (1<<ADSC); //start ADC conversion
     444:	88 81       	ld	r24, Y
     446:	80 64       	ori	r24, 0x40	; 64
     448:	88 83       	st	Y, r24
		while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock - 10.4 us for 1.25Mhz clock) - need to figure out what to do with this time - would interrupt be more efficient?
     44a:	88 81       	ld	r24, Y
     44c:	86 fd       	sbrc	r24, 6
     44e:	fd cf       	rjmp	.-6      	; 0x44a <scan_pots_and_update_control_voltages+0x82>
		POT_MUX |= (1<<POTMUX_EN0); //disable pot multiplexer U2
     450:	d7 01       	movw	r26, r14
     452:	8c 91       	ld	r24, X
     454:	80 64       	ori	r24, 0x40	; 64
     456:	8c 93       	st	X, r24
		//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
		
		//adc_previous = adc_value;
		adc_value = ADCL;
     458:	d4 01       	movw	r26, r8
     45a:	8c 91       	ld	r24, X
     45c:	90 e0       	ldi	r25, 0x00	; 0
     45e:	90 93 53 01 	sts	0x0153, r25
     462:	80 93 52 01 	sts	0x0152, r24
		adc_value = adc_value | (ADCH <<8);
     466:	d2 01       	movw	r26, r4
     468:	2c 91       	ld	r18, X
     46a:	80 91 52 01 	lds	r24, 0x0152
     46e:	90 91 53 01 	lds	r25, 0x0153
     472:	b2 2e       	mov	r11, r18
     474:	aa 24       	eor	r10, r10
     476:	8a 29       	or	r24, r10
     478:	9b 29       	or	r25, r11
     47a:	90 93 53 01 	sts	0x0153, r25
     47e:	80 93 52 01 	sts	0x0152, r24
		
		if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
     482:	c8 01       	movw	r24, r16
     484:	08 97       	sbiw	r24, 0x08	; 8
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	91 05       	cpc	r25, r1
     48a:	08 f0       	brcs	.+2      	; 0x48e <scan_pots_and_update_control_voltages+0xc6>
     48c:	44 c0       	rjmp	.+136    	; 0x516 <scan_pots_and_update_control_voltages+0x14e>
		{
			uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
			if (i == 9) tune_value += 1638; //add an octave (1V) to VCO2 pitch
     48e:	e9 30       	cpi	r30, 0x09	; 9
     490:	f1 05       	cpc	r31, r1
     492:	19 f0       	breq	.+6      	; 0x49a <scan_pots_and_update_control_voltages+0xd2>
		adc_value = ADCL;
		adc_value = adc_value | (ADCH <<8);
		
		if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
		{
			uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
     494:	2f e9       	ldi	r18, 0x9F	; 159
     496:	38 e1       	ldi	r19, 0x18	; 24
     498:	02 c0       	rjmp	.+4      	; 0x49e <scan_pots_and_update_control_voltages+0xd6>
			if (i == 9) tune_value += 1638; //add an octave (1V) to VCO2 pitch
     49a:	25 e0       	ldi	r18, 0x05	; 5
     49c:	3f e1       	ldi	r19, 0x1F	; 31
			if (adc_value >= 512) {
     49e:	80 91 52 01 	lds	r24, 0x0152
     4a2:	90 91 53 01 	lds	r25, 0x0153
     4a6:	b2 e0       	ldi	r27, 0x02	; 2
     4a8:	80 30       	cpi	r24, 0x00	; 0
     4aa:	9b 07       	cpc	r25, r27
     4ac:	d8 f0       	brcs	.+54     	; 0x4e4 <scan_pots_and_update_control_voltages+0x11c>
				set_dac(dac_pot_decoder_0[i][1],dac_pot_decoder_0[i][0],(tune_value + (adc_value - 512)));
     4ae:	ee 0f       	add	r30, r30
     4b0:	ff 1f       	adc	r31, r31
     4b2:	e2 0d       	add	r30, r2
     4b4:	f3 1d       	adc	r31, r3
     4b6:	81 81       	ldd	r24, Z+1	; 0x01
     4b8:	60 81       	ld	r22, Z
     4ba:	40 91 52 01 	lds	r20, 0x0152
     4be:	50 91 53 01 	lds	r21, 0x0153
     4c2:	40 50       	subi	r20, 0x00	; 0
     4c4:	52 40       	sbci	r21, 0x02	; 2
     4c6:	42 0f       	add	r20, r18
     4c8:	53 1f       	adc	r21, r19
     4ca:	0e 94 7d 00 	call	0xfa	; 0xfa <set_dac>
				tune_offset = adc_value - 512;
     4ce:	80 91 52 01 	lds	r24, 0x0152
     4d2:	90 91 53 01 	lds	r25, 0x0153
     4d6:	80 50       	subi	r24, 0x00	; 0
     4d8:	92 40       	sbci	r25, 0x02	; 2
     4da:	90 93 51 01 	sts	0x0151, r25
     4de:	80 93 50 01 	sts	0x0150, r24
     4e2:	2f c0       	rjmp	.+94     	; 0x542 <scan_pots_and_update_control_voltages+0x17a>
			} else {
				set_dac(dac_pot_decoder_0[i][1],dac_pot_decoder_0[i][0],(tune_value - (512- adc_value)));
     4e4:	ee 0f       	add	r30, r30
     4e6:	ff 1f       	adc	r31, r31
     4e8:	e2 0d       	add	r30, r2
     4ea:	f3 1d       	adc	r31, r3
     4ec:	81 81       	ldd	r24, Z+1	; 0x01
     4ee:	60 81       	ld	r22, Z
     4f0:	40 91 52 01 	lds	r20, 0x0152
     4f4:	50 91 53 01 	lds	r21, 0x0153
     4f8:	40 50       	subi	r20, 0x00	; 0
     4fa:	52 40       	sbci	r21, 0x02	; 2
     4fc:	42 0f       	add	r20, r18
     4fe:	53 1f       	adc	r21, r19
     500:	0e 94 7d 00 	call	0xfa	; 0xfa <set_dac>
				tune_offset = adc_value;
     504:	80 91 52 01 	lds	r24, 0x0152
     508:	90 91 53 01 	lds	r25, 0x0153
     50c:	90 93 51 01 	sts	0x0151, r25
     510:	80 93 50 01 	sts	0x0150, r24
     514:	16 c0       	rjmp	.+44     	; 0x542 <scan_pots_and_update_control_voltages+0x17a>
			}

		} else if (i == 11) //exception to handle ARP_RATE pot
     516:	eb 30       	cpi	r30, 0x0B	; 11
     518:	f1 05       	cpc	r31, r1
     51a:	09 f4       	brne	.+2      	; 0x51e <scan_pots_and_update_control_voltages+0x156>
     51c:	84 cf       	rjmp	.-248    	; 0x426 <scan_pots_and_update_control_voltages+0x5e>
		{
			//store ARP pot value, but don't set DAC
			
		} else {
			set_dac(dac_pot_decoder_0[i][1],dac_pot_decoder_0[i][0], adc_value << 4);
     51e:	ee 0f       	add	r30, r30
     520:	ff 1f       	adc	r31, r31
     522:	e2 0d       	add	r30, r2
     524:	f3 1d       	adc	r31, r3
     526:	81 81       	ldd	r24, Z+1	; 0x01
     528:	60 81       	ld	r22, Z
     52a:	40 91 52 01 	lds	r20, 0x0152
     52e:	50 91 53 01 	lds	r21, 0x0153
     532:	42 95       	swap	r20
     534:	52 95       	swap	r21
     536:	50 7f       	andi	r21, 0xF0	; 240
     538:	54 27       	eor	r21, r20
     53a:	40 7f       	andi	r20, 0xF0	; 240
     53c:	54 27       	eor	r21, r20
     53e:	0e 94 7d 00 	call	0xfa	; 0xfa <set_dac>
};

void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     542:	e0 e1       	ldi	r30, 0x10	; 16
     544:	ce 16       	cp	r12, r30
     546:	d1 04       	cpc	r13, r1
     548:	0c f4       	brge	.+2      	; 0x54c <scan_pots_and_update_control_voltages+0x184>
     54a:	6d cf       	rjmp	.-294    	; 0x426 <scan_pots_and_update_control_voltages+0x5e>
     54c:	00 e0       	ldi	r16, 0x00	; 0
     54e:	10 e0       	ldi	r17, 0x00	; 0
	//now read second set of pots form U4 and set approriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
	{
		
		DATA_BUS = i+1; //U4 input 0 is not used (grounded)
		POT_MUX &= ~(1<<POTMUX_EN1);
     550:	0f 2e       	mov	r0, r31
     552:	fa ed       	ldi	r31, 0xDA	; 218
     554:	ef 2e       	mov	r14, r31
     556:	ff 24       	eor	r15, r15
     558:	f0 2d       	mov	r31, r0
		_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now.
		ADCSRA |= (1<<ADSC); //start ADC conversion
     55a:	ca e7       	ldi	r28, 0x7A	; 122
     55c:	d0 e0       	ldi	r29, 0x00	; 0
		while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock) - need to figure out what to do with this time - would interrupt be more efficient?
		POT_MUX |= (1<<POTMUX_EN1); //disable pot multiplexer U2
		//adc_previous = adc_value;
		adc_value = ADCL;
     55e:	0f 2e       	mov	r0, r31
     560:	f8 e7       	ldi	r31, 0x78	; 120
     562:	cf 2e       	mov	r12, r31
     564:	dd 24       	eor	r13, r13
     566:	f0 2d       	mov	r31, r0
		adc_value = adc_value | (ADCH <<8);
     568:	0f 2e       	mov	r0, r31
     56a:	f9 e7       	ldi	r31, 0x79	; 121
     56c:	af 2e       	mov	r10, r31
     56e:	bb 24       	eor	r11, r11
     570:	f0 2d       	mov	r31, r0

		set_dac(dac_pot_decoder_1[i][1],dac_pot_decoder_1[i][0], adc_value << 4);
     572:	0f 2e       	mov	r0, r31
     574:	f0 e1       	ldi	r31, 0x10	; 16
     576:	8f 2e       	mov	r8, r31
     578:	f1 e0       	ldi	r31, 0x01	; 1
     57a:	9f 2e       	mov	r9, r31
     57c:	f0 2d       	mov	r31, r0
	{SUSTAIN_1,		DAC_MUX_EN3},
	{RELEASE_2,		DAC_MUX_EN3},
	{RELEASE_1,		DAC_MUX_EN3}							
};

void scan_pots_and_update_control_voltages(void) {
     57e:	80 2f       	mov	r24, r16
     580:	8f 5f       	subi	r24, 0xFF	; 255
	
	//now read second set of pots form U4 and set approriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
	{
		
		DATA_BUS = i+1; //U4 input 0 is not used (grounded)
     582:	82 b9       	out	0x02, r24	; 2
		POT_MUX &= ~(1<<POTMUX_EN1);
     584:	d7 01       	movw	r26, r14
     586:	8c 91       	ld	r24, X
     588:	8f 77       	andi	r24, 0x7F	; 127
     58a:	8c 93       	st	X, r24
     58c:	bd e0       	ldi	r27, 0x0D	; 13
     58e:	ba 95       	dec	r27
     590:	f1 f7       	brne	.-4      	; 0x58e <scan_pots_and_update_control_voltages+0x1c6>
     592:	00 00       	nop
		_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now.
		ADCSRA |= (1<<ADSC); //start ADC conversion
     594:	88 81       	ld	r24, Y
     596:	80 64       	ori	r24, 0x40	; 64
     598:	88 83       	st	Y, r24
		while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock) - need to figure out what to do with this time - would interrupt be more efficient?
     59a:	88 81       	ld	r24, Y
     59c:	86 fd       	sbrc	r24, 6
     59e:	fd cf       	rjmp	.-6      	; 0x59a <scan_pots_and_update_control_voltages+0x1d2>
		POT_MUX |= (1<<POTMUX_EN1); //disable pot multiplexer U2
     5a0:	f7 01       	movw	r30, r14
     5a2:	80 81       	ld	r24, Z
     5a4:	80 68       	ori	r24, 0x80	; 128
     5a6:	80 83       	st	Z, r24
		//adc_previous = adc_value;
		adc_value = ADCL;
     5a8:	d6 01       	movw	r26, r12
     5aa:	8c 91       	ld	r24, X
     5ac:	90 e0       	ldi	r25, 0x00	; 0
     5ae:	90 93 53 01 	sts	0x0153, r25
     5b2:	80 93 52 01 	sts	0x0152, r24
		adc_value = adc_value | (ADCH <<8);
     5b6:	f5 01       	movw	r30, r10
     5b8:	20 81       	ld	r18, Z
     5ba:	80 91 52 01 	lds	r24, 0x0152
     5be:	90 91 53 01 	lds	r25, 0x0153
     5c2:	72 2e       	mov	r7, r18
     5c4:	66 24       	eor	r6, r6
     5c6:	86 29       	or	r24, r6
     5c8:	97 29       	or	r25, r7
     5ca:	90 93 53 01 	sts	0x0153, r25
     5ce:	80 93 52 01 	sts	0x0152, r24

		set_dac(dac_pot_decoder_1[i][1],dac_pot_decoder_1[i][0], adc_value << 4);
     5d2:	f8 01       	movw	r30, r16
     5d4:	ee 0f       	add	r30, r30
     5d6:	ff 1f       	adc	r31, r31
     5d8:	e8 0d       	add	r30, r8
     5da:	f9 1d       	adc	r31, r9
     5dc:	81 81       	ldd	r24, Z+1	; 0x01
     5de:	60 81       	ld	r22, Z
     5e0:	40 91 52 01 	lds	r20, 0x0152
     5e4:	50 91 53 01 	lds	r21, 0x0153
     5e8:	42 95       	swap	r20
     5ea:	52 95       	swap	r21
     5ec:	50 7f       	andi	r21, 0xF0	; 240
     5ee:	54 27       	eor	r21, r20
     5f0:	40 7f       	andi	r20, 0xF0	; 240
     5f2:	54 27       	eor	r21, r20
     5f4:	0e 94 7d 00 	call	0xfa	; 0xfa <set_dac>
		}
		
	}
	
	//now read second set of pots form U4 and set approriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
     5f8:	0f 5f       	subi	r16, 0xFF	; 255
     5fa:	1f 4f       	sbci	r17, 0xFF	; 255
     5fc:	0f 30       	cpi	r16, 0x0F	; 15
     5fe:	11 05       	cpc	r17, r1
     600:	09 f0       	breq	.+2      	; 0x604 <scan_pots_and_update_control_voltages+0x23c>
     602:	bd cf       	rjmp	.-134    	; 0x57e <scan_pots_and_update_control_voltages+0x1b6>

		set_dac(dac_pot_decoder_1[i][1],dac_pot_decoder_1[i][0], adc_value << 4);

	}

	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     604:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);	
     606:	a1 9a       	sbi	0x14, 1	; 20
	
	
     608:	df 91       	pop	r29
     60a:	cf 91       	pop	r28
     60c:	1f 91       	pop	r17
     60e:	0f 91       	pop	r16
     610:	ff 90       	pop	r15
     612:	ef 90       	pop	r14
     614:	df 90       	pop	r13
     616:	cf 90       	pop	r12
     618:	bf 90       	pop	r11
     61a:	af 90       	pop	r10
     61c:	9f 90       	pop	r9
     61e:	8f 90       	pop	r8
     620:	7f 90       	pop	r7
     622:	6f 90       	pop	r6
     624:	5f 90       	pop	r5
     626:	4f 90       	pop	r4
     628:	3f 90       	pop	r3
     62a:	2f 90       	pop	r2
     62c:	08 95       	ret

0000062e <setup_spi>:
void setup_spi(void) {
	
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
		//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
		//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
		DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
     62e:	84 b1       	in	r24, 0x04	; 4
     630:	87 62       	ori	r24, 0x27	; 39
     632:	84 b9       	out	0x04, r24	; 4
		
		//SET SPI_EN and LED_LATCH and VCO_SW_LATCH and EG2_POL pins as outputs
		DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH) | (1<<EG2_POL));
     634:	ec ed       	ldi	r30, 0xDC	; 220
     636:	f0 e0       	ldi	r31, 0x00	; 0
     638:	80 81       	ld	r24, Z
     63a:	8c 65       	ori	r24, 0x5C	; 92
     63c:	80 83       	st	Z, r24
		
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
		SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
     63e:	85 b1       	in	r24, 0x05	; 5
     640:	89 7d       	andi	r24, 0xD9	; 217
     642:	85 b9       	out	0x05, r24	; 5
		
		//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
		SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
     644:	ed ed       	ldi	r30, 0xDD	; 221
     646:	f0 e0       	ldi	r31, 0x00	; 0
     648:	80 81       	ld	r24, Z
     64a:	83 7f       	andi	r24, 0xF3	; 243
     64c:	80 83       	st	Z, r24
		
		//SET UP SPI
		SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
     64e:	80 e5       	ldi	r24, 0x50	; 80
     650:	8c bd       	out	0x2c, r24	; 44
		
		//Pull LED_LATCH LOW
		SPI_LATCH_PORT &= ~LED_LATCH;
     652:	80 81       	ld	r24, Z
     654:	87 7f       	andi	r24, 0xF7	; 247
     656:	80 83       	st	Z, r24
		
		
		//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
		SPI_LATCH_PORT &= ~LED_LATCH;
     658:	80 81       	ld	r24, Z
     65a:	87 7f       	andi	r24, 0xF7	; 247
     65c:	80 83       	st	Z, r24
		SPI_LATCH_PORT |= LED_LATCH;
     65e:	80 81       	ld	r24, Z
     660:	88 60       	ori	r24, 0x08	; 8
     662:	80 83       	st	Z, r24
		
		//set EG2 POL
		EG2_POL_PORT &= ~(1 << EG2_POL); //0 for normal, 1 for inverted
     664:	80 81       	ld	r24, Z
     666:	8f 7e       	andi	r24, 0xEF	; 239
     668:	80 83       	st	Z, r24
	
}
     66a:	08 95       	ret

0000066c <update_spi>:

void update_spi(void) {
     66c:	0f 93       	push	r16
     66e:	1f 93       	push	r17
     670:	cf 93       	push	r28
     672:	df 93       	push	r29
	
			SPI_PORT |= SPI_SW_LATCH;
     674:	2d 9a       	sbi	0x05, 5	; 5
			
			//SHIFT 5th BYTE
			SPDR =
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     676:	c0 91 5a 01 	lds	r28, 0x015A
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     67a:	40 91 5a 01 	lds	r20, 0x015A
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     67e:	00 91 5a 01 	lds	r16, 0x015A
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     682:	80 91 5a 01 	lds	r24, 0x015A
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     686:	a0 91 5a 01 	lds	r26, 0x015A
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     68a:	60 91 5a 01 	lds	r22, 0x015A
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     68e:	20 91 5a 01 	lds	r18, 0x015A
			ISW8_SW_ON << ISW8_LED;
     692:	90 91 5f 01 	lds	r25, 0x015F
     696:	97 95       	ror	r25
     698:	99 27       	eor	r25, r25
     69a:	97 95       	ror	r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     69c:	81 70       	andi	r24, 0x01	; 1
     69e:	98 2b       	or	r25, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     6a0:	cc 1f       	adc	r28, r28
     6a2:	cc 27       	eor	r28, r28
     6a4:	cc 1f       	adc	r28, r28
     6a6:	cc 0f       	add	r28, r28
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     6a8:	c9 2b       	or	r28, r25
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     6aa:	46 95       	lsr	r20
     6ac:	46 95       	lsr	r20
     6ae:	50 e0       	ldi	r21, 0x00	; 0
     6b0:	41 70       	andi	r20, 0x01	; 1
     6b2:	50 70       	andi	r21, 0x00	; 0
     6b4:	ca 01       	movw	r24, r20
     6b6:	88 0f       	add	r24, r24
     6b8:	99 1f       	adc	r25, r25
     6ba:	88 0f       	add	r24, r24
     6bc:	99 1f       	adc	r25, r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     6be:	8c 2b       	or	r24, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     6c0:	06 95       	lsr	r16
     6c2:	10 e0       	ldi	r17, 0x00	; 0
     6c4:	01 70       	andi	r16, 0x01	; 1
     6c6:	10 70       	andi	r17, 0x00	; 0
     6c8:	e8 01       	movw	r28, r16
     6ca:	cc 0f       	add	r28, r28
     6cc:	dd 1f       	adc	r29, r29
     6ce:	cc 0f       	add	r28, r28
     6d0:	dd 1f       	adc	r29, r29
     6d2:	cc 0f       	add	r28, r28
     6d4:	dd 1f       	adc	r29, r29
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     6d6:	c8 2b       	or	r28, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     6d8:	a2 95       	swap	r26
     6da:	af 70       	andi	r26, 0x0F	; 15
     6dc:	b0 e0       	ldi	r27, 0x00	; 0
     6de:	a1 70       	andi	r26, 0x01	; 1
     6e0:	b0 70       	andi	r27, 0x00	; 0
     6e2:	fd 01       	movw	r30, r26
     6e4:	e2 95       	swap	r30
     6e6:	f2 95       	swap	r31
     6e8:	f0 7f       	andi	r31, 0xF0	; 240
     6ea:	fe 27       	eor	r31, r30
     6ec:	e0 7f       	andi	r30, 0xF0	; 240
     6ee:	fe 27       	eor	r31, r30
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     6f0:	ec 2b       	or	r30, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     6f2:	62 95       	swap	r22
     6f4:	66 95       	lsr	r22
     6f6:	67 70       	andi	r22, 0x07	; 7
     6f8:	70 e0       	ldi	r23, 0x00	; 0
     6fa:	61 70       	andi	r22, 0x01	; 1
     6fc:	70 70       	andi	r23, 0x00	; 0
     6fe:	ab 01       	movw	r20, r22
     700:	44 0f       	add	r20, r20
     702:	55 1f       	adc	r21, r21
     704:	42 95       	swap	r20
     706:	52 95       	swap	r21
     708:	50 7f       	andi	r21, 0xF0	; 240
     70a:	54 27       	eor	r21, r20
     70c:	40 7f       	andi	r20, 0xF0	; 240
     70e:	54 27       	eor	r21, r20
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     710:	4e 2b       	or	r20, r30
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     712:	22 95       	swap	r18
     714:	26 95       	lsr	r18
     716:	26 95       	lsr	r18
     718:	23 70       	andi	r18, 0x03	; 3
     71a:	30 e0       	ldi	r19, 0x00	; 0
     71c:	21 70       	andi	r18, 0x01	; 1
     71e:	30 70       	andi	r19, 0x00	; 0
     720:	c9 01       	movw	r24, r18
     722:	00 24       	eor	r0, r0
     724:	96 95       	lsr	r25
     726:	87 95       	ror	r24
     728:	07 94       	ror	r0
     72a:	96 95       	lsr	r25
     72c:	87 95       	ror	r24
     72e:	07 94       	ror	r0
     730:	98 2f       	mov	r25, r24
     732:	80 2d       	mov	r24, r0
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     734:	84 2b       	or	r24, r20
     736:	8e bd       	out	0x2e, r24	; 46
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
			ISW8_SW_ON << ISW8_LED;
			
			while (!(SPSR & (1<<SPIF)));
     738:	0d b4       	in	r0, 0x2d	; 45
     73a:	07 fe       	sbrs	r0, 7
     73c:	fd cf       	rjmp	.-6      	; 0x738 <update_spi+0xcc>
			
			//Now read SPDR for switch data shifted in from 74XX165 U14
			spi_sw_current_state = SPDR;
     73e:	8e b5       	in	r24, 0x2e	; 46
     740:	80 93 5c 01 	sts	0x015C, r24
			
			spi_sw_current_state ^= spi_sw_previous_state;
     744:	80 91 5c 01 	lds	r24, 0x015C
     748:	90 91 5b 01 	lds	r25, 0x015B
     74c:	89 27       	eor	r24, r25
     74e:	80 93 5c 01 	sts	0x015C, r24
			spi_sw_previous_state ^= spi_sw_current_state;
     752:	80 91 5b 01 	lds	r24, 0x015B
     756:	90 91 5c 01 	lds	r25, 0x015C
     75a:	89 27       	eor	r24, r25
     75c:	80 93 5b 01 	sts	0x015B, r24
			spi_sw_current_state &= spi_sw_previous_state;
     760:	80 91 5c 01 	lds	r24, 0x015C
     764:	90 91 5b 01 	lds	r25, 0x015B
     768:	89 23       	and	r24, r25
     76a:	80 93 5c 01 	sts	0x015C, r24
			
			//toggle switch state		
			sw_latch_five ^= spi_sw_current_state; //Omar's solution. Replaces above 7 lines of if/then statements. Duh!
     76e:	80 91 5a 01 	lds	r24, 0x015A
     772:	90 91 5c 01 	lds	r25, 0x015C
     776:	89 27       	eor	r24, r25
     778:	80 93 5a 01 	sts	0x015A, r24
			
			//SHIFT 4th BYTE
			SPDR = 0; //no LEDs connected in current test set up
     77c:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     77e:	0d b4       	in	r0, 0x2d	; 45
     780:	07 fe       	sbrs	r0, 7
     782:	fd cf       	rjmp	.-6      	; 0x77e <update_spi+0x112>
			//Now read SPDR for switch data shifted in from 74XX165 (U9)
			sw_latch_four = SPDR;
     784:	8e b5       	in	r24, 0x2e	; 46
     786:	80 93 59 01 	sts	0x0159, r24
			//toggling not implemented here yet.
			ISW12_SW_ON = (sw_latch_four >> ISW12_SW) & 1;
     78a:	80 91 59 01 	lds	r24, 0x0159
     78e:	82 95       	swap	r24
     790:	86 95       	lsr	r24
     792:	87 70       	andi	r24, 0x07	; 7
     794:	81 70       	andi	r24, 0x01	; 1
     796:	80 93 62 01 	sts	0x0162, r24
			//check if ISW13_SW bit is set
			ISW13_SW_ON = (sw_latch_four >> ISW13_SW) & 1;
     79a:	80 91 59 01 	lds	r24, 0x0159
     79e:	82 95       	swap	r24
     7a0:	86 95       	lsr	r24
     7a2:	86 95       	lsr	r24
     7a4:	83 70       	andi	r24, 0x03	; 3
     7a6:	81 70       	andi	r24, 0x01	; 1
     7a8:	80 93 61 01 	sts	0x0161, r24

			
			//SHIFT 3th BYTE
			SPDR = 0;
     7ac:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     7ae:	0d b4       	in	r0, 0x2d	; 45
     7b0:	07 fe       	sbrs	r0, 7
     7b2:	fd cf       	rjmp	.-6      	; 0x7ae <update_spi+0x142>

			//SHIFT 2th BYTE
			SPDR = 0;
     7b4:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     7b6:	0d b4       	in	r0, 0x2d	; 45
     7b8:	07 fe       	sbrs	r0, 7
     7ba:	fd cf       	rjmp	.-6      	; 0x7b6 <update_spi+0x14a>
			
			//SHIFT 1st BYTE
			
			SPDR = (ISW12_SW_ON << ISW12_LED) | (ISW11_SW_ON << ISW11_LED) | (ISW9_SW_ON << ISW9_LED); 
     7bc:	20 91 62 01 	lds	r18, 0x0162
     7c0:	80 91 63 01 	lds	r24, 0x0163
     7c4:	90 91 64 01 	lds	r25, 0x0164
     7c8:	22 0f       	add	r18, r18
     7ca:	22 0f       	add	r18, r18
     7cc:	87 95       	ror	r24
     7ce:	88 27       	eor	r24, r24
     7d0:	87 95       	ror	r24
     7d2:	82 2b       	or	r24, r18
     7d4:	89 2b       	or	r24, r25
     7d6:	8e bd       	out	0x2e, r24	; 46
			//Wait for SPI shift to complete
			while (!(SPSR & (1<<SPIF)));
     7d8:	0d b4       	in	r0, 0x2d	; 45
     7da:	07 fe       	sbrs	r0, 7
     7dc:	fd cf       	rjmp	.-6      	; 0x7d8 <update_spi+0x16c>
			
			//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
			
			SPI_LATCH_PORT &= ~LED_LATCH;
     7de:	ed ed       	ldi	r30, 0xDD	; 221
     7e0:	f0 e0       	ldi	r31, 0x00	; 0
     7e2:	80 81       	ld	r24, Z
     7e4:	87 7f       	andi	r24, 0xF7	; 247
     7e6:	80 83       	st	Z, r24
			SPI_LATCH_PORT |= LED_LATCH;
     7e8:	80 81       	ld	r24, Z
     7ea:	88 60       	ori	r24, 0x08	; 8
     7ec:	80 83       	st	Z, r24
			
			//clear SPI_SW_LATCH
			SPI_PORT &= ~SPI_SW_LATCH;
     7ee:	2d 98       	cbi	0x05, 5	; 5
			
			//now read switches directly connected to MCU
			//this toggle code works, but I haven't figured out how it works
			//source: http://forum.allaboutcircuits.com/threads/help-with-programming-uc-toggle-led-using-one-switch.51602/
			current_sw_state = SWITCH_PORT;
     7f0:	8f b1       	in	r24, 0x0f	; 15
     7f2:	80 93 5d 01 	sts	0x015D, r24
			current_sw_state ^= previous_sw_state;
     7f6:	80 91 5d 01 	lds	r24, 0x015D
     7fa:	90 91 5e 01 	lds	r25, 0x015E
     7fe:	89 27       	eor	r24, r25
     800:	80 93 5d 01 	sts	0x015D, r24
			previous_sw_state ^= current_sw_state;
     804:	80 91 5e 01 	lds	r24, 0x015E
     808:	90 91 5d 01 	lds	r25, 0x015D
     80c:	89 27       	eor	r24, r25
     80e:	80 93 5e 01 	sts	0x015E, r24
			current_sw_state &= previous_sw_state;
     812:	80 91 5d 01 	lds	r24, 0x015D
     816:	90 91 5e 01 	lds	r25, 0x015E
     81a:	89 23       	and	r24, r25
     81c:	80 93 5d 01 	sts	0x015D, r24
			
			if (current_sw_state & (1<<ISW8_SW))
     820:	80 91 5d 01 	lds	r24, 0x015D
     824:	82 ff       	sbrs	r24, 2
     826:	06 c0       	rjmp	.+12     	; 0x834 <update_spi+0x1c8>
			{
				ISW8_SW_ON ^= 1 << 0; //toggle switch state
     828:	90 91 5f 01 	lds	r25, 0x015F
     82c:	81 e0       	ldi	r24, 0x01	; 1
     82e:	89 27       	eor	r24, r25
     830:	80 93 5f 01 	sts	0x015F, r24
			}
			
			if (current_sw_state & (1<<ISW11_SW)) {
     834:	80 91 5d 01 	lds	r24, 0x015D
     838:	84 ff       	sbrs	r24, 4
     83a:	06 c0       	rjmp	.+12     	; 0x848 <update_spi+0x1dc>
				
				ISW11_SW_ON ^= 1 << 0; //toggle switch state
     83c:	90 91 63 01 	lds	r25, 0x0163
     840:	81 e0       	ldi	r24, 0x01	; 1
     842:	89 27       	eor	r24, r25
     844:	80 93 63 01 	sts	0x0163, r24
			}
			
			if (current_sw_state & (1<<ISW9_SW)) {
     848:	80 91 5d 01 	lds	r24, 0x015D
     84c:	83 ff       	sbrs	r24, 3
     84e:	06 c0       	rjmp	.+12     	; 0x85c <update_spi+0x1f0>
				
				ISW9_SW_ON ^= 1 << 0; //toggle switch state
     850:	90 91 64 01 	lds	r25, 0x0164
     854:	81 e0       	ldi	r24, 0x01	; 1
     856:	89 27       	eor	r24, r25
     858:	80 93 64 01 	sts	0x0164, r24
			}
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     85c:	ed ed       	ldi	r30, 0xDD	; 221
     85e:	f0 e0       	ldi	r31, 0x00	; 0
     860:	80 81       	ld	r24, Z
     862:	8f 7b       	andi	r24, 0xBF	; 191
     864:	80 83       	st	Z, r24
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
     866:	40 91 5a 01 	lds	r20, 0x015A
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     86a:	30 91 5a 01 	lds	r19, 0x015A
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
			((sw_latch_five >> ISW1_SW) & 1) << 0 |
			((sw_latch_five >> ISW2_SW) & 1) << 2 |
     86e:	c0 91 5a 01 	lds	r28, 0x015A
			((sw_latch_five >> ISW3_SW) & 1) << 1 |
     872:	00 91 5a 01 	lds	r16, 0x015A
			((sw_latch_five >> ISW5_SW) & 1) << 6 |
     876:	60 91 5a 01 	lds	r22, 0x015A
			((sw_latch_five >> ISW6_SW) & 1) << 7 |
     87a:	a0 91 5a 01 	lds	r26, 0x015A
			((sw_latch_five >> ISW7_SW) & 1) << 5 |
     87e:	20 91 5a 01 	lds	r18, 0x015A
			ISW8_SW_ON << 4;
     882:	80 91 5f 01 	lds	r24, 0x015F
     886:	82 95       	swap	r24
     888:	80 7f       	andi	r24, 0xF0	; 240
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     88a:	36 95       	lsr	r19
     88c:	36 95       	lsr	r19
     88e:	31 70       	andi	r19, 0x01	; 1
     890:	38 2b       	or	r19, r24
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
			((sw_latch_five >> ISW1_SW) & 1) << 0 |
			((sw_latch_five >> ISW2_SW) & 1) << 2 |
			((sw_latch_five >> ISW3_SW) & 1) << 1 |
     892:	10 e0       	ldi	r17, 0x00	; 0
     894:	01 70       	andi	r16, 0x01	; 1
     896:	10 70       	andi	r17, 0x00	; 0
     898:	c8 01       	movw	r24, r16
     89a:	88 0f       	add	r24, r24
     89c:	99 1f       	adc	r25, r25
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     89e:	83 2b       	or	r24, r19
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
			((sw_latch_five >> ISW1_SW) & 1) << 0 |
			((sw_latch_five >> ISW2_SW) & 1) << 2 |
			((sw_latch_five >> ISW3_SW) & 1) << 1 |
			((sw_latch_five >> ISW5_SW) & 1) << 6 |
			((sw_latch_five >> ISW6_SW) & 1) << 7 |
     8a0:	a2 95       	swap	r26
     8a2:	a6 95       	lsr	r26
     8a4:	a7 70       	andi	r26, 0x07	; 7
     8a6:	a7 95       	ror	r26
     8a8:	aa 27       	eor	r26, r26
     8aa:	a7 95       	ror	r26
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8ac:	8a 2b       	or	r24, r26
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
     8ae:	44 1f       	adc	r20, r20
     8b0:	44 27       	eor	r20, r20
     8b2:	44 1f       	adc	r20, r20
     8b4:	44 0f       	add	r20, r20
     8b6:	44 0f       	add	r20, r20
     8b8:	44 0f       	add	r20, r20
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8ba:	48 2b       	or	r20, r24
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
			((sw_latch_five >> ISW1_SW) & 1) << 0 |
			((sw_latch_five >> ISW2_SW) & 1) << 2 |
     8bc:	c6 95       	lsr	r28
     8be:	d0 e0       	ldi	r29, 0x00	; 0
     8c0:	c1 70       	andi	r28, 0x01	; 1
     8c2:	d0 70       	andi	r29, 0x00	; 0
     8c4:	de 01       	movw	r26, r28
     8c6:	aa 0f       	add	r26, r26
     8c8:	bb 1f       	adc	r27, r27
     8ca:	aa 0f       	add	r26, r26
     8cc:	bb 1f       	adc	r27, r27
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8ce:	a4 2b       	or	r26, r20
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
			((sw_latch_five >> ISW1_SW) & 1) << 0 |
			((sw_latch_five >> ISW2_SW) & 1) << 2 |
			((sw_latch_five >> ISW3_SW) & 1) << 1 |
			((sw_latch_five >> ISW5_SW) & 1) << 6 |
     8d0:	62 95       	swap	r22
     8d2:	6f 70       	andi	r22, 0x0F	; 15
     8d4:	70 e0       	ldi	r23, 0x00	; 0
     8d6:	61 70       	andi	r22, 0x01	; 1
     8d8:	70 70       	andi	r23, 0x00	; 0
     8da:	ab 01       	movw	r20, r22
     8dc:	00 24       	eor	r0, r0
     8de:	56 95       	lsr	r21
     8e0:	47 95       	ror	r20
     8e2:	07 94       	ror	r0
     8e4:	56 95       	lsr	r21
     8e6:	47 95       	ror	r20
     8e8:	07 94       	ror	r0
     8ea:	54 2f       	mov	r21, r20
     8ec:	40 2d       	mov	r20, r0
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8ee:	4a 2b       	or	r20, r26
			((sw_latch_five >> ISW1_SW) & 1) << 0 |
			((sw_latch_five >> ISW2_SW) & 1) << 2 |
			((sw_latch_five >> ISW3_SW) & 1) << 1 |
			((sw_latch_five >> ISW5_SW) & 1) << 6 |
			((sw_latch_five >> ISW6_SW) & 1) << 7 |
			((sw_latch_five >> ISW7_SW) & 1) << 5 |
     8f0:	22 95       	swap	r18
     8f2:	26 95       	lsr	r18
     8f4:	26 95       	lsr	r18
     8f6:	23 70       	andi	r18, 0x03	; 3
     8f8:	30 e0       	ldi	r19, 0x00	; 0
     8fa:	21 70       	andi	r18, 0x01	; 1
     8fc:	30 70       	andi	r19, 0x00	; 0
     8fe:	c9 01       	movw	r24, r18
     900:	88 0f       	add	r24, r24
     902:	99 1f       	adc	r25, r25
     904:	82 95       	swap	r24
     906:	92 95       	swap	r25
     908:	90 7f       	andi	r25, 0xF0	; 240
     90a:	98 27       	eor	r25, r24
     90c:	80 7f       	andi	r24, 0xF0	; 240
     90e:	98 27       	eor	r25, r24
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     910:	84 2b       	or	r24, r20
     912:	82 b9       	out	0x02, r24	; 2
			((sw_latch_five >> ISW3_SW) & 1) << 1 |
			((sw_latch_five >> ISW5_SW) & 1) << 6 |
			((sw_latch_five >> ISW6_SW) & 1) << 7 |
			((sw_latch_five >> ISW7_SW) & 1) << 5 |
			ISW8_SW_ON << 4;
			VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     914:	80 81       	ld	r24, Z
     916:	80 64       	ori	r24, 0x40	; 64
     918:	80 83       	st	Z, r24
     91a:	00 00       	nop
			_delay_us(1);
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     91c:	80 81       	ld	r24, Z
     91e:	8f 7b       	andi	r24, 0xBF	; 191
     920:	80 83       	st	Z, r24
			DATA_BUS = 0;
     922:	12 b8       	out	0x02, r1	; 2
	
     924:	df 91       	pop	r29
     926:	cf 91       	pop	r28
     928:	1f 91       	pop	r17
     92a:	0f 91       	pop	r16
     92c:	08 95       	ret

0000092e <bytequeue_init>:
//along with avr-bytequeue.  If not, see <http://www.gnu.org/licenses/>.

#include "bytequeue.h"
#include "interrupt_setting.h"

void bytequeue_init(byteQueue_t * queue, uint8_t * dataArray, byteQueueIndex_t arrayLen){
     92e:	fc 01       	movw	r30, r24
   queue->length = arrayLen;
     930:	42 83       	std	Z+2, r20	; 0x02
   queue->data = dataArray;
     932:	74 83       	std	Z+4, r23	; 0x04
     934:	63 83       	std	Z+3, r22	; 0x03
   queue->start = queue->end = 0;
     936:	11 82       	std	Z+1, r1	; 0x01
     938:	10 82       	st	Z, r1
}
     93a:	08 95       	ret

0000093c <bytequeue_enqueue>:

bool bytequeue_enqueue(byteQueue_t * queue, uint8_t item){
     93c:	1f 93       	push	r17
     93e:	cf 93       	push	r28
     940:	df 93       	push	r29
     942:	ec 01       	movw	r28, r24
     944:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
     946:	0e 94 0d 05 	call	0xa1a	; 0xa1a <store_and_clear_interrupt>
     94a:	28 2f       	mov	r18, r24
   //full
   if(((queue->end + 1) % queue->length) == queue->start){
     94c:	39 81       	ldd	r19, Y+1	; 0x01
     94e:	83 2f       	mov	r24, r19
     950:	90 e0       	ldi	r25, 0x00	; 0
     952:	01 96       	adiw	r24, 0x01	; 1
     954:	6a 81       	ldd	r22, Y+2	; 0x02
     956:	70 e0       	ldi	r23, 0x00	; 0
     958:	0e 94 66 0b 	call	0x16cc	; 0x16cc <__divmodhi4>
     95c:	48 81       	ld	r20, Y
     95e:	50 e0       	ldi	r21, 0x00	; 0
     960:	84 17       	cp	r24, r20
     962:	95 07       	cpc	r25, r21
     964:	29 f4       	brne	.+10     	; 0x970 <bytequeue_enqueue+0x34>
      restore_interrupt_setting(setting);
     966:	82 2f       	mov	r24, r18
     968:	0e 94 10 05 	call	0xa20	; 0xa20 <restore_interrupt_setting>
      return false;
     96c:	80 e0       	ldi	r24, 0x00	; 0
     96e:	11 c0       	rjmp	.+34     	; 0x992 <bytequeue_enqueue+0x56>
   } else {
      queue->data[queue->end] = item;
     970:	eb 81       	ldd	r30, Y+3	; 0x03
     972:	fc 81       	ldd	r31, Y+4	; 0x04
     974:	e3 0f       	add	r30, r19
     976:	f1 1d       	adc	r31, r1
     978:	10 83       	st	Z, r17
      queue->end = (queue->end + 1) % queue->length;
     97a:	89 81       	ldd	r24, Y+1	; 0x01
     97c:	90 e0       	ldi	r25, 0x00	; 0
     97e:	01 96       	adiw	r24, 0x01	; 1
     980:	6a 81       	ldd	r22, Y+2	; 0x02
     982:	70 e0       	ldi	r23, 0x00	; 0
     984:	0e 94 66 0b 	call	0x16cc	; 0x16cc <__divmodhi4>
     988:	89 83       	std	Y+1, r24	; 0x01
      restore_interrupt_setting(setting);
     98a:	82 2f       	mov	r24, r18
     98c:	0e 94 10 05 	call	0xa20	; 0xa20 <restore_interrupt_setting>
      return true;
     990:	81 e0       	ldi	r24, 0x01	; 1
   }
}
     992:	df 91       	pop	r29
     994:	cf 91       	pop	r28
     996:	1f 91       	pop	r17
     998:	08 95       	ret

0000099a <bytequeue_length>:

byteQueueIndex_t bytequeue_length(byteQueue_t * queue){
     99a:	cf 93       	push	r28
     99c:	df 93       	push	r29
     99e:	ec 01       	movw	r28, r24
   byteQueueIndex_t len;
   interrupt_setting_t setting = store_and_clear_interrupt();
     9a0:	0e 94 0d 05 	call	0xa1a	; 0xa1a <store_and_clear_interrupt>
   if(queue->end >= queue->start)
     9a4:	29 81       	ldd	r18, Y+1	; 0x01
     9a6:	98 81       	ld	r25, Y
     9a8:	29 17       	cp	r18, r25
     9aa:	18 f0       	brcs	.+6      	; 0x9b2 <bytequeue_length+0x18>
      len = queue->end - queue->start;
     9ac:	c2 2f       	mov	r28, r18
     9ae:	c9 1b       	sub	r28, r25
     9b0:	03 c0       	rjmp	.+6      	; 0x9b8 <bytequeue_length+0x1e>
   else
      len = (queue->length - queue->start) + queue->end;
     9b2:	ca 81       	ldd	r28, Y+2	; 0x02
     9b4:	c2 0f       	add	r28, r18
     9b6:	c9 1b       	sub	r28, r25
   restore_interrupt_setting(setting);
     9b8:	0e 94 10 05 	call	0xa20	; 0xa20 <restore_interrupt_setting>
   return len;
}
     9bc:	8c 2f       	mov	r24, r28
     9be:	df 91       	pop	r29
     9c0:	cf 91       	pop	r28
     9c2:	08 95       	ret

000009c4 <bytequeue_get>:

//we don't need to avoid interrupts if there is only one reader
uint8_t bytequeue_get(byteQueue_t * queue, byteQueueIndex_t index){
     9c4:	fc 01       	movw	r30, r24
   return queue->data[(queue->start + index) % queue->length];
     9c6:	20 81       	ld	r18, Z
     9c8:	86 2f       	mov	r24, r22
     9ca:	90 e0       	ldi	r25, 0x00	; 0
     9cc:	82 0f       	add	r24, r18
     9ce:	91 1d       	adc	r25, r1
     9d0:	62 81       	ldd	r22, Z+2	; 0x02
     9d2:	70 e0       	ldi	r23, 0x00	; 0
     9d4:	0e 94 66 0b 	call	0x16cc	; 0x16cc <__divmodhi4>
     9d8:	03 80       	ldd	r0, Z+3	; 0x03
     9da:	f4 81       	ldd	r31, Z+4	; 0x04
     9dc:	e0 2d       	mov	r30, r0
     9de:	e8 0f       	add	r30, r24
     9e0:	f9 1f       	adc	r31, r25
}
     9e2:	80 81       	ld	r24, Z
     9e4:	08 95       	ret

000009e6 <bytequeue_remove>:

//we just update the start index to remove elements
void bytequeue_remove(byteQueue_t * queue, byteQueueIndex_t numToRemove){
     9e6:	1f 93       	push	r17
     9e8:	cf 93       	push	r28
     9ea:	df 93       	push	r29
     9ec:	ec 01       	movw	r28, r24
     9ee:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
     9f0:	0e 94 0d 05 	call	0xa1a	; 0xa1a <store_and_clear_interrupt>
     9f4:	48 2f       	mov	r20, r24
   queue->start = (queue->start + numToRemove) % queue->length;
     9f6:	88 81       	ld	r24, Y
     9f8:	21 2f       	mov	r18, r17
     9fa:	30 e0       	ldi	r19, 0x00	; 0
     9fc:	28 0f       	add	r18, r24
     9fe:	31 1d       	adc	r19, r1
     a00:	6a 81       	ldd	r22, Y+2	; 0x02
     a02:	c9 01       	movw	r24, r18
     a04:	70 e0       	ldi	r23, 0x00	; 0
     a06:	0e 94 66 0b 	call	0x16cc	; 0x16cc <__divmodhi4>
     a0a:	88 83       	st	Y, r24
   restore_interrupt_setting(setting);
     a0c:	84 2f       	mov	r24, r20
     a0e:	0e 94 10 05 	call	0xa20	; 0xa20 <restore_interrupt_setting>
}
     a12:	df 91       	pop	r29
     a14:	cf 91       	pop	r28
     a16:	1f 91       	pop	r17
     a18:	08 95       	ret

00000a1a <store_and_clear_interrupt>:

#include "interrupt_setting.h"
#include <avr/interrupt.h>

interrupt_setting_t store_and_clear_interrupt(void) {
   uint8_t sreg = SREG;
     a1a:	8f b7       	in	r24, 0x3f	; 63
   cli();
     a1c:	f8 94       	cli
   return sreg;
}
     a1e:	08 95       	ret

00000a20 <restore_interrupt_setting>:

void restore_interrupt_setting(interrupt_setting_t setting) {
   SREG = setting;
     a20:	8f bf       	out	0x3f, r24	; 63
}
     a22:	08 95       	ret

00000a24 <midi_is_statusbyte>:
#define NULL 0
#endif

bool midi_is_statusbyte(uint8_t theByte){
   return (bool)(theByte & MIDI_STATUSMASK);
}
     a24:	88 1f       	adc	r24, r24
     a26:	88 27       	eor	r24, r24
     a28:	88 1f       	adc	r24, r24
     a2a:	08 95       	ret

00000a2c <midi_is_realtime>:

bool midi_is_realtime(uint8_t theByte){
   return (theByte >= MIDI_CLOCK);
     a2c:	91 e0       	ldi	r25, 0x01	; 1
     a2e:	88 3f       	cpi	r24, 0xF8	; 248
     a30:	08 f4       	brcc	.+2      	; 0xa34 <midi_is_realtime+0x8>
     a32:	90 e0       	ldi	r25, 0x00	; 0
}
     a34:	89 2f       	mov	r24, r25
     a36:	08 95       	ret

00000a38 <midi_packet_length>:

midi_packet_length_t midi_packet_length(uint8_t status){
   switch(status & 0xF0){
     a38:	28 2f       	mov	r18, r24
     a3a:	30 e0       	ldi	r19, 0x00	; 0
     a3c:	20 7f       	andi	r18, 0xF0	; 240
     a3e:	30 70       	andi	r19, 0x00	; 0
     a40:	20 3c       	cpi	r18, 0xC0	; 192
     a42:	31 05       	cpc	r19, r1
     a44:	e9 f1       	breq	.+122    	; 0xac0 <midi_packet_length+0x88>
     a46:	21 3c       	cpi	r18, 0xC1	; 193
     a48:	31 05       	cpc	r19, r1
     a4a:	8c f4       	brge	.+34     	; 0xa6e <midi_packet_length+0x36>
     a4c:	20 39       	cpi	r18, 0x90	; 144
     a4e:	31 05       	cpc	r19, r1
     a50:	e1 f0       	breq	.+56     	; 0xa8a <midi_packet_length+0x52>
     a52:	21 39       	cpi	r18, 0x91	; 145
     a54:	31 05       	cpc	r19, r1
     a56:	24 f4       	brge	.+8      	; 0xa60 <midi_packet_length+0x28>
     a58:	20 38       	cpi	r18, 0x80	; 128
     a5a:	31 05       	cpc	r19, r1
     a5c:	79 f5       	brne	.+94     	; 0xabc <midi_packet_length+0x84>
     a5e:	15 c0       	rjmp	.+42     	; 0xa8a <midi_packet_length+0x52>
     a60:	20 3a       	cpi	r18, 0xA0	; 160
     a62:	31 05       	cpc	r19, r1
     a64:	91 f0       	breq	.+36     	; 0xa8a <midi_packet_length+0x52>
     a66:	20 3b       	cpi	r18, 0xB0	; 176
     a68:	31 05       	cpc	r19, r1
     a6a:	41 f5       	brne	.+80     	; 0xabc <midi_packet_length+0x84>
     a6c:	0e c0       	rjmp	.+28     	; 0xa8a <midi_packet_length+0x52>
     a6e:	20 3e       	cpi	r18, 0xE0	; 224
     a70:	31 05       	cpc	r19, r1
     a72:	59 f0       	breq	.+22     	; 0xa8a <midi_packet_length+0x52>
     a74:	21 3e       	cpi	r18, 0xE1	; 225
     a76:	31 05       	cpc	r19, r1
     a78:	24 f4       	brge	.+8      	; 0xa82 <midi_packet_length+0x4a>
     a7a:	20 3d       	cpi	r18, 0xD0	; 208
     a7c:	31 05       	cpc	r19, r1
     a7e:	f1 f4       	brne	.+60     	; 0xabc <midi_packet_length+0x84>
     a80:	1f c0       	rjmp	.+62     	; 0xac0 <midi_packet_length+0x88>
     a82:	20 3f       	cpi	r18, 0xF0	; 240
     a84:	31 05       	cpc	r19, r1
     a86:	d1 f4       	brne	.+52     	; 0xabc <midi_packet_length+0x84>
     a88:	02 c0       	rjmp	.+4      	; 0xa8e <midi_packet_length+0x56>
      case MIDI_CC:
      case MIDI_NOTEON:
      case MIDI_NOTEOFF:
      case MIDI_AFTERTOUCH:
      case MIDI_PITCHBEND:
         return THREE3;
     a8a:	83 e0       	ldi	r24, 0x03	; 3
     a8c:	08 95       	ret
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
      case 0xF0:
         switch(status) {
     a8e:	86 3f       	cpi	r24, 0xF6	; 246
     a90:	79 f0       	breq	.+30     	; 0xab0 <midi_packet_length+0x78>
     a92:	87 3f       	cpi	r24, 0xF7	; 247
     a94:	38 f4       	brcc	.+14     	; 0xaa4 <midi_packet_length+0x6c>
     a96:	82 3f       	cpi	r24, 0xF2	; 242
     a98:	a9 f0       	breq	.+42     	; 0xac4 <midi_packet_length+0x8c>
     a9a:	83 3f       	cpi	r24, 0xF3	; 243
     a9c:	59 f0       	breq	.+22     	; 0xab4 <midi_packet_length+0x7c>
     a9e:	81 3f       	cpi	r24, 0xF1	; 241
     aa0:	59 f4       	brne	.+22     	; 0xab8 <midi_packet_length+0x80>
     aa2:	08 c0       	rjmp	.+16     	; 0xab4 <midi_packet_length+0x7c>
     aa4:	88 3f       	cpi	r24, 0xF8	; 248
     aa6:	40 f0       	brcs	.+16     	; 0xab8 <midi_packet_length+0x80>
     aa8:	8d 3f       	cpi	r24, 0xFD	; 253
     aaa:	10 f0       	brcs	.+4      	; 0xab0 <midi_packet_length+0x78>
     aac:	8e 3f       	cpi	r24, 0xFE	; 254
     aae:	20 f0       	brcs	.+8      	; 0xab8 <midi_packet_length+0x80>
            case MIDI_CONTINUE:
            case MIDI_STOP:
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
     ab0:	81 e0       	ldi	r24, 0x01	; 1
     ab2:	08 95       	ret
            case MIDI_SONGPOSITION:
               return THREE3;
            case MIDI_TC_QUARTERFRAME:
            case MIDI_SONGSELECT:
               return TWO2;
     ab4:	82 e0       	ldi	r24, 0x02	; 2
     ab6:	08 95       	ret
            case SYSEX_END:
            case SYSEX_BEGIN:
            default:
               return UNDEFINED;
     ab8:	80 e0       	ldi	r24, 0x00	; 0
     aba:	08 95       	ret
         }
      default:
         return UNDEFINED;
     abc:	80 e0       	ldi	r24, 0x00	; 0
     abe:	08 95       	ret
      case MIDI_PITCHBEND:
         return THREE3;
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
     ac0:	82 e0       	ldi	r24, 0x02	; 2
     ac2:	08 95       	ret
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
            case MIDI_SONGPOSITION:
               return THREE3;
     ac4:	83 e0       	ldi	r24, 0x03	; 3
               return UNDEFINED;
         }
      default:
         return UNDEFINED;
   }
}
     ac6:	08 95       	ret

00000ac8 <midi_send_cc>:

void midi_send_cc(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t val){
     ac8:	0f 93       	push	r16
     aca:	34 2f       	mov	r19, r20
     acc:	02 2f       	mov	r16, r18
   //CC Status: 0xB0 to 0xBF where the low nibble is the MIDI channel.
   //CC Data: Controller Num, Controller Val
   device->send_func(device, 3,
     ace:	46 2f       	mov	r20, r22
     ad0:	4f 70       	andi	r20, 0x0F	; 15
     ad2:	40 6b       	ori	r20, 0xB0	; 176
     ad4:	23 2f       	mov	r18, r19
     ad6:	2f 77       	andi	r18, 0x7F	; 127
     ad8:	0f 77       	andi	r16, 0x7F	; 127
     ada:	dc 01       	movw	r26, r24
     adc:	ed 91       	ld	r30, X+
     ade:	fc 91       	ld	r31, X
     ae0:	63 e0       	ldi	r22, 0x03	; 3
     ae2:	70 e0       	ldi	r23, 0x00	; 0
     ae4:	09 95       	icall
         MIDI_CC | (chan & MIDI_CHANMASK),
         num & 0x7F,
         val & 0x7F);
}
     ae6:	0f 91       	pop	r16
     ae8:	08 95       	ret

00000aea <midi_send_noteon>:

void midi_send_noteon(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
     aea:	0f 93       	push	r16
     aec:	34 2f       	mov	r19, r20
     aee:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
     af0:	46 2f       	mov	r20, r22
     af2:	4f 70       	andi	r20, 0x0F	; 15
     af4:	40 69       	ori	r20, 0x90	; 144
     af6:	23 2f       	mov	r18, r19
     af8:	2f 77       	andi	r18, 0x7F	; 127
     afa:	0f 77       	andi	r16, 0x7F	; 127
     afc:	dc 01       	movw	r26, r24
     afe:	ed 91       	ld	r30, X+
     b00:	fc 91       	ld	r31, X
     b02:	63 e0       	ldi	r22, 0x03	; 3
     b04:	70 e0       	ldi	r23, 0x00	; 0
     b06:	09 95       	icall
         MIDI_NOTEON | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
     b08:	0f 91       	pop	r16
     b0a:	08 95       	ret

00000b0c <midi_send_noteoff>:

void midi_send_noteoff(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
     b0c:	0f 93       	push	r16
     b0e:	34 2f       	mov	r19, r20
     b10:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
     b12:	46 2f       	mov	r20, r22
     b14:	4f 70       	andi	r20, 0x0F	; 15
     b16:	40 68       	ori	r20, 0x80	; 128
     b18:	23 2f       	mov	r18, r19
     b1a:	2f 77       	andi	r18, 0x7F	; 127
     b1c:	0f 77       	andi	r16, 0x7F	; 127
     b1e:	dc 01       	movw	r26, r24
     b20:	ed 91       	ld	r30, X+
     b22:	fc 91       	ld	r31, X
     b24:	63 e0       	ldi	r22, 0x03	; 3
     b26:	70 e0       	ldi	r23, 0x00	; 0
     b28:	09 95       	icall
         MIDI_NOTEOFF | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
     b2a:	0f 91       	pop	r16
     b2c:	08 95       	ret

00000b2e <midi_send_aftertouch>:

void midi_send_aftertouch(MidiDevice * device, uint8_t chan, uint8_t note_num, uint8_t amt){
     b2e:	0f 93       	push	r16
     b30:	34 2f       	mov	r19, r20
     b32:	02 2f       	mov	r16, r18
   device->send_func(device, 3,
     b34:	46 2f       	mov	r20, r22
     b36:	4f 70       	andi	r20, 0x0F	; 15
     b38:	40 6a       	ori	r20, 0xA0	; 160
     b3a:	23 2f       	mov	r18, r19
     b3c:	2f 77       	andi	r18, 0x7F	; 127
     b3e:	0f 77       	andi	r16, 0x7F	; 127
     b40:	dc 01       	movw	r26, r24
     b42:	ed 91       	ld	r30, X+
     b44:	fc 91       	ld	r31, X
     b46:	63 e0       	ldi	r22, 0x03	; 3
     b48:	70 e0       	ldi	r23, 0x00	; 0
     b4a:	09 95       	icall
         MIDI_AFTERTOUCH | (chan & MIDI_CHANMASK),
         note_num & 0x7F,
         amt & 0x7F);
}
     b4c:	0f 91       	pop	r16
     b4e:	08 95       	ret

00000b50 <midi_send_pitchbend>:

//XXX does this work right?
//amt in range -0x2000, 0x1fff
//uAmt should be in range..
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
     b50:	0f 93       	push	r16
     b52:	1f 93       	push	r17
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
     b54:	20 e2       	ldi	r18, 0x20	; 32
     b56:	40 30       	cpi	r20, 0x00	; 0
     b58:	52 07       	cpc	r21, r18
     b5a:	44 f4       	brge	.+16     	; 0xb6c <midi_send_pitchbend+0x1c>
      uAmt = 0x3FFF;
   } else if(amt < -0x2000){
     b5c:	a0 ee       	ldi	r26, 0xE0	; 224
     b5e:	40 30       	cpi	r20, 0x00	; 0
     b60:	5a 07       	cpc	r21, r26
     b62:	3c f0       	brlt	.+14     	; 0xb72 <midi_send_pitchbend+0x22>
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
     b64:	8a 01       	movw	r16, r20
     b66:	00 50       	subi	r16, 0x00	; 0
     b68:	10 4e       	sbci	r17, 0xE0	; 224
     b6a:	05 c0       	rjmp	.+10     	; 0xb76 <midi_send_pitchbend+0x26>
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
      uAmt = 0x3FFF;
     b6c:	0f ef       	ldi	r16, 0xFF	; 255
     b6e:	1f e3       	ldi	r17, 0x3F	; 63
     b70:	02 c0       	rjmp	.+4      	; 0xb76 <midi_send_pitchbend+0x26>
   } else if(amt < -0x2000){
      uAmt = 0;
     b72:	00 e0       	ldi	r16, 0x00	; 0
     b74:	10 e0       	ldi	r17, 0x00	; 0
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
     b76:	46 2f       	mov	r20, r22
     b78:	4f 70       	andi	r20, 0x0F	; 15
     b7a:	40 6e       	ori	r20, 0xE0	; 224
     b7c:	20 2f       	mov	r18, r16
     b7e:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
     b80:	00 0f       	add	r16, r16
     b82:	01 2f       	mov	r16, r17
     b84:	00 1f       	adc	r16, r16
     b86:	11 0b       	sbc	r17, r17
     b88:	11 95       	neg	r17
   } else if(amt < -0x2000){
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
     b8a:	0f 77       	andi	r16, 0x7F	; 127
     b8c:	dc 01       	movw	r26, r24
     b8e:	ed 91       	ld	r30, X+
     b90:	fc 91       	ld	r31, X
     b92:	63 e0       	ldi	r22, 0x03	; 3
     b94:	70 e0       	ldi	r23, 0x00	; 0
     b96:	09 95       	icall
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
}
     b98:	1f 91       	pop	r17
     b9a:	0f 91       	pop	r16
     b9c:	08 95       	ret

00000b9e <midi_send_programchange>:

void midi_send_programchange(MidiDevice * device, uint8_t chan, uint8_t num){
     b9e:	0f 93       	push	r16
     ba0:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
     ba2:	46 2f       	mov	r20, r22
     ba4:	4f 70       	andi	r20, 0x0F	; 15
     ba6:	40 6c       	ori	r20, 0xC0	; 192
     ba8:	2f 77       	andi	r18, 0x7F	; 127
     baa:	dc 01       	movw	r26, r24
     bac:	ed 91       	ld	r30, X+
     bae:	fc 91       	ld	r31, X
     bb0:	62 e0       	ldi	r22, 0x02	; 2
     bb2:	70 e0       	ldi	r23, 0x00	; 0
     bb4:	00 e0       	ldi	r16, 0x00	; 0
     bb6:	09 95       	icall
         MIDI_PROGCHANGE | (chan & MIDI_CHANMASK),
         num & 0x7F,
         0);
}
     bb8:	0f 91       	pop	r16
     bba:	08 95       	ret

00000bbc <midi_send_channelpressure>:

void midi_send_channelpressure(MidiDevice * device, uint8_t chan, uint8_t amt){
     bbc:	0f 93       	push	r16
     bbe:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
     bc0:	46 2f       	mov	r20, r22
     bc2:	4f 70       	andi	r20, 0x0F	; 15
     bc4:	40 6d       	ori	r20, 0xD0	; 208
     bc6:	2f 77       	andi	r18, 0x7F	; 127
     bc8:	dc 01       	movw	r26, r24
     bca:	ed 91       	ld	r30, X+
     bcc:	fc 91       	ld	r31, X
     bce:	62 e0       	ldi	r22, 0x02	; 2
     bd0:	70 e0       	ldi	r23, 0x00	; 0
     bd2:	00 e0       	ldi	r16, 0x00	; 0
     bd4:	09 95       	icall
         MIDI_CHANPRESSURE | (chan & MIDI_CHANMASK),
         amt & 0x7F,
         0);
}
     bd6:	0f 91       	pop	r16
     bd8:	08 95       	ret

00000bda <midi_send_clock>:

void midi_send_clock(MidiDevice * device){
     bda:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CLOCK, 0, 0);
     bdc:	dc 01       	movw	r26, r24
     bde:	ed 91       	ld	r30, X+
     be0:	fc 91       	ld	r31, X
     be2:	61 e0       	ldi	r22, 0x01	; 1
     be4:	70 e0       	ldi	r23, 0x00	; 0
     be6:	48 ef       	ldi	r20, 0xF8	; 248
     be8:	20 e0       	ldi	r18, 0x00	; 0
     bea:	00 e0       	ldi	r16, 0x00	; 0
     bec:	09 95       	icall
}
     bee:	0f 91       	pop	r16
     bf0:	08 95       	ret

00000bf2 <midi_send_tick>:

void midi_send_tick(MidiDevice * device){
     bf2:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TICK, 0, 0);
     bf4:	dc 01       	movw	r26, r24
     bf6:	ed 91       	ld	r30, X+
     bf8:	fc 91       	ld	r31, X
     bfa:	61 e0       	ldi	r22, 0x01	; 1
     bfc:	70 e0       	ldi	r23, 0x00	; 0
     bfe:	49 ef       	ldi	r20, 0xF9	; 249
     c00:	20 e0       	ldi	r18, 0x00	; 0
     c02:	00 e0       	ldi	r16, 0x00	; 0
     c04:	09 95       	icall
}
     c06:	0f 91       	pop	r16
     c08:	08 95       	ret

00000c0a <midi_send_start>:

void midi_send_start(MidiDevice * device){
     c0a:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_START, 0, 0);
     c0c:	dc 01       	movw	r26, r24
     c0e:	ed 91       	ld	r30, X+
     c10:	fc 91       	ld	r31, X
     c12:	61 e0       	ldi	r22, 0x01	; 1
     c14:	70 e0       	ldi	r23, 0x00	; 0
     c16:	4a ef       	ldi	r20, 0xFA	; 250
     c18:	20 e0       	ldi	r18, 0x00	; 0
     c1a:	00 e0       	ldi	r16, 0x00	; 0
     c1c:	09 95       	icall
}
     c1e:	0f 91       	pop	r16
     c20:	08 95       	ret

00000c22 <midi_send_continue>:

void midi_send_continue(MidiDevice * device){
     c22:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CONTINUE, 0, 0);
     c24:	dc 01       	movw	r26, r24
     c26:	ed 91       	ld	r30, X+
     c28:	fc 91       	ld	r31, X
     c2a:	61 e0       	ldi	r22, 0x01	; 1
     c2c:	70 e0       	ldi	r23, 0x00	; 0
     c2e:	4b ef       	ldi	r20, 0xFB	; 251
     c30:	20 e0       	ldi	r18, 0x00	; 0
     c32:	00 e0       	ldi	r16, 0x00	; 0
     c34:	09 95       	icall
}
     c36:	0f 91       	pop	r16
     c38:	08 95       	ret

00000c3a <midi_send_stop>:

void midi_send_stop(MidiDevice * device){
     c3a:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_STOP, 0, 0);
     c3c:	dc 01       	movw	r26, r24
     c3e:	ed 91       	ld	r30, X+
     c40:	fc 91       	ld	r31, X
     c42:	61 e0       	ldi	r22, 0x01	; 1
     c44:	70 e0       	ldi	r23, 0x00	; 0
     c46:	4c ef       	ldi	r20, 0xFC	; 252
     c48:	20 e0       	ldi	r18, 0x00	; 0
     c4a:	00 e0       	ldi	r16, 0x00	; 0
     c4c:	09 95       	icall
}
     c4e:	0f 91       	pop	r16
     c50:	08 95       	ret

00000c52 <midi_send_activesense>:

void midi_send_activesense(MidiDevice * device){
     c52:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_ACTIVESENSE, 0, 0);
     c54:	dc 01       	movw	r26, r24
     c56:	ed 91       	ld	r30, X+
     c58:	fc 91       	ld	r31, X
     c5a:	61 e0       	ldi	r22, 0x01	; 1
     c5c:	70 e0       	ldi	r23, 0x00	; 0
     c5e:	4e ef       	ldi	r20, 0xFE	; 254
     c60:	20 e0       	ldi	r18, 0x00	; 0
     c62:	00 e0       	ldi	r16, 0x00	; 0
     c64:	09 95       	icall
}
     c66:	0f 91       	pop	r16
     c68:	08 95       	ret

00000c6a <midi_send_reset>:

void midi_send_reset(MidiDevice * device){
     c6a:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_RESET, 0, 0);
     c6c:	dc 01       	movw	r26, r24
     c6e:	ed 91       	ld	r30, X+
     c70:	fc 91       	ld	r31, X
     c72:	61 e0       	ldi	r22, 0x01	; 1
     c74:	70 e0       	ldi	r23, 0x00	; 0
     c76:	4f ef       	ldi	r20, 0xFF	; 255
     c78:	20 e0       	ldi	r18, 0x00	; 0
     c7a:	00 e0       	ldi	r16, 0x00	; 0
     c7c:	09 95       	icall
}
     c7e:	0f 91       	pop	r16
     c80:	08 95       	ret

00000c82 <midi_send_tcquarterframe>:

void midi_send_tcquarterframe(MidiDevice * device, uint8_t time){
     c82:	0f 93       	push	r16
   device->send_func(device, 2,
     c84:	26 2f       	mov	r18, r22
     c86:	2f 77       	andi	r18, 0x7F	; 127
     c88:	dc 01       	movw	r26, r24
     c8a:	ed 91       	ld	r30, X+
     c8c:	fc 91       	ld	r31, X
     c8e:	62 e0       	ldi	r22, 0x02	; 2
     c90:	70 e0       	ldi	r23, 0x00	; 0
     c92:	41 ef       	ldi	r20, 0xF1	; 241
     c94:	00 e0       	ldi	r16, 0x00	; 0
     c96:	09 95       	icall
         MIDI_TC_QUARTERFRAME,
         time & 0x7F,
         0);
}
     c98:	0f 91       	pop	r16
     c9a:	08 95       	ret

00000c9c <midi_send_songposition>:

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
     c9c:	0f 93       	push	r16
     c9e:	1f 93       	push	r17
   device->send_func(device, 3,
     ca0:	26 2f       	mov	r18, r22
     ca2:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
     ca4:	8b 01       	movw	r16, r22
     ca6:	00 0f       	add	r16, r16
     ca8:	01 2f       	mov	r16, r17
     caa:	00 1f       	adc	r16, r16
     cac:	11 0b       	sbc	r17, r17
     cae:	11 95       	neg	r17
         0);
}

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
   device->send_func(device, 3,
     cb0:	0f 77       	andi	r16, 0x7F	; 127
     cb2:	dc 01       	movw	r26, r24
     cb4:	ed 91       	ld	r30, X+
     cb6:	fc 91       	ld	r31, X
     cb8:	63 e0       	ldi	r22, 0x03	; 3
     cba:	70 e0       	ldi	r23, 0x00	; 0
     cbc:	42 ef       	ldi	r20, 0xF2	; 242
     cbe:	09 95       	icall
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
}
     cc0:	1f 91       	pop	r17
     cc2:	0f 91       	pop	r16
     cc4:	08 95       	ret

00000cc6 <midi_send_songselect>:

void midi_send_songselect(MidiDevice * device, uint8_t song){
     cc6:	0f 93       	push	r16
   device->send_func(device, 2,
     cc8:	26 2f       	mov	r18, r22
     cca:	2f 77       	andi	r18, 0x7F	; 127
     ccc:	dc 01       	movw	r26, r24
     cce:	ed 91       	ld	r30, X+
     cd0:	fc 91       	ld	r31, X
     cd2:	62 e0       	ldi	r22, 0x02	; 2
     cd4:	70 e0       	ldi	r23, 0x00	; 0
     cd6:	43 ef       	ldi	r20, 0xF3	; 243
     cd8:	00 e0       	ldi	r16, 0x00	; 0
     cda:	09 95       	icall
         MIDI_SONGSELECT,
         song & 0x7F,
         0);
}
     cdc:	0f 91       	pop	r16
     cde:	08 95       	ret

00000ce0 <midi_send_tunerequest>:

void midi_send_tunerequest(MidiDevice * device){
     ce0:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TUNEREQUEST, 0, 0);
     ce2:	dc 01       	movw	r26, r24
     ce4:	ed 91       	ld	r30, X+
     ce6:	fc 91       	ld	r31, X
     ce8:	61 e0       	ldi	r22, 0x01	; 1
     cea:	70 e0       	ldi	r23, 0x00	; 0
     cec:	46 ef       	ldi	r20, 0xF6	; 246
     cee:	20 e0       	ldi	r18, 0x00	; 0
     cf0:	00 e0       	ldi	r16, 0x00	; 0
     cf2:	09 95       	icall
}
     cf4:	0f 91       	pop	r16
     cf6:	08 95       	ret

00000cf8 <midi_send_byte>:

void midi_send_byte(MidiDevice * device, uint8_t b){
     cf8:	0f 93       	push	r16
     cfa:	46 2f       	mov	r20, r22
   device->send_func(device, 1, b, 0, 0);
     cfc:	dc 01       	movw	r26, r24
     cfe:	ed 91       	ld	r30, X+
     d00:	fc 91       	ld	r31, X
     d02:	61 e0       	ldi	r22, 0x01	; 1
     d04:	70 e0       	ldi	r23, 0x00	; 0
     d06:	20 e0       	ldi	r18, 0x00	; 0
     d08:	00 e0       	ldi	r16, 0x00	; 0
     d0a:	09 95       	icall
}
     d0c:	0f 91       	pop	r16
     d0e:	08 95       	ret

00000d10 <midi_send_data>:

void midi_send_data(MidiDevice * device, uint16_t count, uint8_t byte0, uint8_t byte1, uint8_t byte2){
     d10:	0f 93       	push	r16
   //ensure that the count passed along is always 3 or lower
   if (count > 3) {
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
     d12:	dc 01       	movw	r26, r24
     d14:	ed 91       	ld	r30, X+
     d16:	fc 91       	ld	r31, X
     d18:	09 95       	icall
}
     d1a:	0f 91       	pop	r16
     d1c:	08 95       	ret

00000d1e <midi_send_array>:

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
     d1e:	6f 92       	push	r6
     d20:	7f 92       	push	r7
     d22:	8f 92       	push	r8
     d24:	9f 92       	push	r9
     d26:	af 92       	push	r10
     d28:	bf 92       	push	r11
     d2a:	cf 92       	push	r12
     d2c:	df 92       	push	r13
     d2e:	ef 92       	push	r14
     d30:	ff 92       	push	r15
     d32:	0f 93       	push	r16
     d34:	1f 93       	push	r17
     d36:	cf 93       	push	r28
     d38:	df 93       	push	r29
     d3a:	00 d0       	rcall	.+0      	; 0xd3c <midi_send_array+0x1e>
     d3c:	0f 92       	push	r0
     d3e:	cd b7       	in	r28, 0x3d	; 61
     d40:	de b7       	in	r29, 0x3e	; 62
     d42:	4c 01       	movw	r8, r24
     d44:	6b 01       	movw	r12, r22
     d46:	5a 01       	movw	r10, r20
  uint16_t i;
  for (i = 0; i < count; i += 3) {
     d48:	61 15       	cp	r22, r1
     d4a:	71 05       	cpc	r23, r1
     d4c:	41 f1       	breq	.+80     	; 0xd9e <midi_send_array+0x80>
     d4e:	ee 24       	eor	r14, r14
     d50:	ff 24       	eor	r15, r15
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
     d52:	0f 2e       	mov	r0, r31
     d54:	f3 e0       	ldi	r31, 0x03	; 3
     d56:	6f 2e       	mov	r6, r31
     d58:	77 24       	eor	r7, r7
     d5a:	f0 2d       	mov	r31, r0
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
     d5c:	19 82       	std	Y+1, r1	; 0x01
     d5e:	1a 82       	std	Y+2, r1	; 0x02
     d60:	1b 82       	std	Y+3, r1	; 0x03
    uint16_t to_send = count - i;
     d62:	86 01       	movw	r16, r12
     d64:	0e 19       	sub	r16, r14
     d66:	1f 09       	sbc	r17, r15
    to_send = (to_send > 3) ? 3 : to_send;
     d68:	04 30       	cpi	r16, 0x04	; 4
     d6a:	11 05       	cpc	r17, r1
     d6c:	08 f0       	brcs	.+2      	; 0xd70 <midi_send_array+0x52>
     d6e:	83 01       	movw	r16, r6
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
     d70:	b5 01       	movw	r22, r10
     d72:	6e 0d       	add	r22, r14
     d74:	7f 1d       	adc	r23, r15
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
     d76:	ce 01       	movw	r24, r28
     d78:	01 96       	adiw	r24, 0x01	; 1
     d7a:	40 2f       	mov	r20, r16
     d7c:	51 2f       	mov	r21, r17
     d7e:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <memcpy>
    midi_send_data(device, to_send, b[0], b[1], b[2]);
     d82:	c4 01       	movw	r24, r8
     d84:	b8 01       	movw	r22, r16
     d86:	49 81       	ldd	r20, Y+1	; 0x01
     d88:	2a 81       	ldd	r18, Y+2	; 0x02
     d8a:	0b 81       	ldd	r16, Y+3	; 0x03
     d8c:	0e 94 88 06 	call	0xd10	; 0xd10 <midi_send_data>
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
     d90:	83 e0       	ldi	r24, 0x03	; 3
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	e8 0e       	add	r14, r24
     d96:	f9 1e       	adc	r15, r25
     d98:	ec 14       	cp	r14, r12
     d9a:	fd 04       	cpc	r15, r13
     d9c:	f8 f2       	brcs	.-66     	; 0xd5c <midi_send_array+0x3e>
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    midi_send_data(device, to_send, b[0], b[1], b[2]);
  }
}
     d9e:	0f 90       	pop	r0
     da0:	0f 90       	pop	r0
     da2:	0f 90       	pop	r0
     da4:	df 91       	pop	r29
     da6:	cf 91       	pop	r28
     da8:	1f 91       	pop	r17
     daa:	0f 91       	pop	r16
     dac:	ff 90       	pop	r15
     dae:	ef 90       	pop	r14
     db0:	df 90       	pop	r13
     db2:	cf 90       	pop	r12
     db4:	bf 90       	pop	r11
     db6:	af 90       	pop	r10
     db8:	9f 90       	pop	r9
     dba:	8f 90       	pop	r8
     dbc:	7f 90       	pop	r7
     dbe:	6f 90       	pop	r6
     dc0:	08 95       	ret

00000dc2 <midi_register_cc_callback>:


void midi_register_cc_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_cc_callback = func;
     dc2:	fc 01       	movw	r30, r24
     dc4:	73 83       	std	Z+3, r23	; 0x03
     dc6:	62 83       	std	Z+2, r22	; 0x02
}
     dc8:	08 95       	ret

00000dca <midi_register_noteon_callback>:

void midi_register_noteon_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteon_callback = func;
     dca:	fc 01       	movw	r30, r24
     dcc:	75 83       	std	Z+5, r23	; 0x05
     dce:	64 83       	std	Z+4, r22	; 0x04
}
     dd0:	08 95       	ret

00000dd2 <midi_register_noteoff_callback>:

void midi_register_noteoff_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteoff_callback = func;
     dd2:	fc 01       	movw	r30, r24
     dd4:	77 83       	std	Z+7, r23	; 0x07
     dd6:	66 83       	std	Z+6, r22	; 0x06
}
     dd8:	08 95       	ret

00000dda <midi_register_aftertouch_callback>:

void midi_register_aftertouch_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_aftertouch_callback = func;
     dda:	fc 01       	movw	r30, r24
     ddc:	71 87       	std	Z+9, r23	; 0x09
     dde:	60 87       	std	Z+8, r22	; 0x08
}
     de0:	08 95       	ret

00000de2 <midi_register_pitchbend_callback>:

void midi_register_pitchbend_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_pitchbend_callback = func;
     de2:	fc 01       	movw	r30, r24
     de4:	73 87       	std	Z+11, r23	; 0x0b
     de6:	62 87       	std	Z+10, r22	; 0x0a
}
     de8:	08 95       	ret

00000dea <midi_register_songposition_callback>:

void midi_register_songposition_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_songposition_callback = func;
     dea:	fc 01       	movw	r30, r24
     dec:	75 87       	std	Z+13, r23	; 0x0d
     dee:	64 87       	std	Z+12, r22	; 0x0c
}
     df0:	08 95       	ret

00000df2 <midi_register_progchange_callback>:

void midi_register_progchange_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_progchange_callback = func;
     df2:	fc 01       	movw	r30, r24
     df4:	77 87       	std	Z+15, r23	; 0x0f
     df6:	66 87       	std	Z+14, r22	; 0x0e
}
     df8:	08 95       	ret

00000dfa <midi_register_chanpressure_callback>:

void midi_register_chanpressure_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_chanpressure_callback = func;
     dfa:	fc 01       	movw	r30, r24
     dfc:	71 8b       	std	Z+17, r23	; 0x11
     dfe:	60 8b       	std	Z+16, r22	; 0x10
}
     e00:	08 95       	ret

00000e02 <midi_register_songselect_callback>:

void midi_register_songselect_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_songselect_callback = func;
     e02:	fc 01       	movw	r30, r24
     e04:	73 8b       	std	Z+19, r23	; 0x13
     e06:	62 8b       	std	Z+18, r22	; 0x12
}
     e08:	08 95       	ret

00000e0a <midi_register_tc_quarterframe_callback>:

void midi_register_tc_quarterframe_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_tc_quarterframe_callback = func;
     e0a:	fc 01       	movw	r30, r24
     e0c:	75 8b       	std	Z+21, r23	; 0x15
     e0e:	64 8b       	std	Z+20, r22	; 0x14
}
     e10:	08 95       	ret

00000e12 <midi_register_realtime_callback>:

void midi_register_realtime_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_realtime_callback = func;
     e12:	fc 01       	movw	r30, r24
     e14:	77 8b       	std	Z+23, r23	; 0x17
     e16:	66 8b       	std	Z+22, r22	; 0x16
}
     e18:	08 95       	ret

00000e1a <midi_register_tunerequest_callback>:

void midi_register_tunerequest_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_tunerequest_callback = func;
     e1a:	fc 01       	movw	r30, r24
     e1c:	71 8f       	std	Z+25, r23	; 0x19
     e1e:	60 8f       	std	Z+24, r22	; 0x18
}
     e20:	08 95       	ret

00000e22 <midi_register_sysex_callback>:

void midi_register_sysex_callback(MidiDevice * device, midi_sysex_func_t func) {
   device->input_sysex_callback = func;
     e22:	fc 01       	movw	r30, r24
     e24:	73 8f       	std	Z+27, r23	; 0x1b
     e26:	62 8f       	std	Z+26, r22	; 0x1a
}
     e28:	08 95       	ret

00000e2a <midi_register_fallthrough_callback>:

void midi_register_fallthrough_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_fallthrough_callback = func;
     e2a:	fc 01       	movw	r30, r24
     e2c:	75 8f       	std	Z+29, r23	; 0x1d
     e2e:	64 8f       	std	Z+28, r22	; 0x1c
}
     e30:	08 95       	ret

00000e32 <midi_register_catchall_callback>:

void midi_register_catchall_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_catchall_callback = func;
     e32:	fc 01       	movw	r30, r24
     e34:	77 8f       	std	Z+31, r23	; 0x1f
     e36:	66 8f       	std	Z+30, r22	; 0x1e
}
     e38:	08 95       	ret

00000e3a <midi_device_init>:

//forward declarations, internally used to call the callbacks
void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2);
void midi_process_byte(MidiDevice * device, uint8_t input);

void midi_device_init(MidiDevice * device){
     e3a:	cf 93       	push	r28
     e3c:	df 93       	push	r29
     e3e:	ec 01       	movw	r28, r24
  device->input_state = IDLE;
     e40:	1d a2       	lds	r17, 0x9d
  device->input_count = 0;
     e42:	1f a2       	lds	r17, 0x9f
     e44:	1e a2       	lds	r17, 0x9e
  bytequeue_init(&device->input_queue, device->input_queue_data, MIDI_INPUT_QUEUE_LENGTH);
     e46:	bc 01       	movw	r22, r24
     e48:	68 5d       	subi	r22, 0xD8	; 216
     e4a:	7f 4f       	sbci	r23, 0xFF	; 255
     e4c:	88 51       	subi	r24, 0x18	; 24
     e4e:	9f 4f       	sbci	r25, 0xFF	; 255
     e50:	40 ec       	ldi	r20, 0xC0	; 192
     e52:	0e 94 97 04 	call	0x92e	; 0x92e <bytequeue_init>

  //three byte funcs
  device->input_cc_callback = NULL;
     e56:	1b 82       	std	Y+3, r1	; 0x03
     e58:	1a 82       	std	Y+2, r1	; 0x02
  device->input_noteon_callback = NULL;
     e5a:	1d 82       	std	Y+5, r1	; 0x05
     e5c:	1c 82       	std	Y+4, r1	; 0x04
  device->input_noteoff_callback = NULL;
     e5e:	1f 82       	std	Y+7, r1	; 0x07
     e60:	1e 82       	std	Y+6, r1	; 0x06
  device->input_aftertouch_callback = NULL;
     e62:	19 86       	std	Y+9, r1	; 0x09
     e64:	18 86       	std	Y+8, r1	; 0x08
  device->input_pitchbend_callback = NULL;
     e66:	1b 86       	std	Y+11, r1	; 0x0b
     e68:	1a 86       	std	Y+10, r1	; 0x0a
  device->input_songposition_callback = NULL;
     e6a:	1d 86       	std	Y+13, r1	; 0x0d
     e6c:	1c 86       	std	Y+12, r1	; 0x0c

  //two byte funcs
  device->input_progchange_callback = NULL;
     e6e:	1f 86       	std	Y+15, r1	; 0x0f
     e70:	1e 86       	std	Y+14, r1	; 0x0e
  device->input_chanpressure_callback = NULL;
     e72:	19 8a       	std	Y+17, r1	; 0x11
     e74:	18 8a       	std	Y+16, r1	; 0x10
  device->input_songselect_callback = NULL;
     e76:	1b 8a       	std	Y+19, r1	; 0x13
     e78:	1a 8a       	std	Y+18, r1	; 0x12
  device->input_tc_quarterframe_callback = NULL;
     e7a:	1d 8a       	std	Y+21, r1	; 0x15
     e7c:	1c 8a       	std	Y+20, r1	; 0x14

  //one byte funcs
  device->input_realtime_callback = NULL;
     e7e:	1f 8a       	std	Y+23, r1	; 0x17
     e80:	1e 8a       	std	Y+22, r1	; 0x16
  device->input_tunerequest_callback = NULL;
     e82:	19 8e       	std	Y+25, r1	; 0x19
     e84:	18 8e       	std	Y+24, r1	; 0x18

  //var byte functions
  device->input_sysex_callback = NULL;
     e86:	1b 8e       	std	Y+27, r1	; 0x1b
     e88:	1a 8e       	std	Y+26, r1	; 0x1a
  device->input_fallthrough_callback = NULL;
     e8a:	1d 8e       	std	Y+29, r1	; 0x1d
     e8c:	1c 8e       	std	Y+28, r1	; 0x1c
  device->input_catchall_callback = NULL;
     e8e:	1f 8e       	std	Y+31, r1	; 0x1f
     e90:	1e 8e       	std	Y+30, r1	; 0x1e

  device->pre_input_process_callback = NULL;
     e92:	19 a2       	lds	r17, 0x99
     e94:	18 a2       	lds	r17, 0x98
}
     e96:	df 91       	pop	r29
     e98:	cf 91       	pop	r28
     e9a:	08 95       	ret

00000e9c <midi_device_input>:

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
     e9c:	ef 92       	push	r14
     e9e:	ff 92       	push	r15
     ea0:	0f 93       	push	r16
     ea2:	1f 93       	push	r17
     ea4:	cf 93       	push	r28
     ea6:	df 93       	push	r29
     ea8:	d6 2f       	mov	r29, r22
  uint8_t i;
  for (i = 0; i < cnt; i++)
     eaa:	66 23       	and	r22, r22
     eac:	99 f0       	breq	.+38     	; 0xed4 <midi_device_input+0x38>
     eae:	04 2f       	mov	r16, r20
     eb0:	15 2f       	mov	r17, r21
     eb2:	c0 e0       	ldi	r28, 0x00	; 0
    bytequeue_enqueue(&device->input_queue, input[i]);
     eb4:	0f 2e       	mov	r0, r31
     eb6:	f8 ee       	ldi	r31, 0xE8	; 232
     eb8:	ef 2e       	mov	r14, r31
     eba:	ff 24       	eor	r15, r15
     ebc:	f0 2d       	mov	r31, r0
     ebe:	e8 0e       	add	r14, r24
     ec0:	f9 1e       	adc	r15, r25
     ec2:	f8 01       	movw	r30, r16
     ec4:	61 91       	ld	r22, Z+
     ec6:	8f 01       	movw	r16, r30
     ec8:	c7 01       	movw	r24, r14
     eca:	0e 94 9e 04 	call	0x93c	; 0x93c <bytequeue_enqueue>
  device->pre_input_process_callback = NULL;
}

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
  uint8_t i;
  for (i = 0; i < cnt; i++)
     ece:	cf 5f       	subi	r28, 0xFF	; 255
     ed0:	cd 17       	cp	r28, r29
     ed2:	b9 f7       	brne	.-18     	; 0xec2 <midi_device_input+0x26>
    bytequeue_enqueue(&device->input_queue, input[i]);
}
     ed4:	df 91       	pop	r29
     ed6:	cf 91       	pop	r28
     ed8:	1f 91       	pop	r17
     eda:	0f 91       	pop	r16
     edc:	ff 90       	pop	r15
     ede:	ef 90       	pop	r14
     ee0:	08 95       	ret

00000ee2 <midi_device_set_send_func>:

void midi_device_set_send_func(MidiDevice * device, midi_var_byte_func_t send_func){
  device->send_func = send_func;
     ee2:	fc 01       	movw	r30, r24
     ee4:	71 83       	std	Z+1, r23	; 0x01
     ee6:	60 83       	st	Z, r22
}
     ee8:	08 95       	ret

00000eea <midi_device_set_pre_input_process_func>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
     eea:	fc 01       	movw	r30, r24
     eec:	71 a3       	lds	r23, 0x51
     eee:	60 a3       	lds	r22, 0x50
}
     ef0:	08 95       	ret

00000ef2 <midi_input_callbacks>:
      }
    }
  }
}

void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2) {
     ef2:	af 92       	push	r10
     ef4:	bf 92       	push	r11
     ef6:	cf 92       	push	r12
     ef8:	df 92       	push	r13
     efa:	ef 92       	push	r14
     efc:	ff 92       	push	r15
     efe:	0f 93       	push	r16
     f00:	1f 93       	push	r17
     f02:	cf 93       	push	r28
     f04:	df 93       	push	r29
     f06:	00 d0       	rcall	.+0      	; 0xf08 <midi_input_callbacks+0x16>
     f08:	0f 92       	push	r0
     f0a:	cd b7       	in	r28, 0x3d	; 61
     f0c:	de b7       	in	r29, 0x3e	; 62
     f0e:	6c 01       	movw	r12, r24
     f10:	5b 01       	movw	r10, r22
     f12:	f4 2e       	mov	r15, r20
     f14:	e2 2e       	mov	r14, r18
     f16:	10 2f       	mov	r17, r16
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
     f18:	dc 01       	movw	r26, r24
     f1a:	95 96       	adiw	r26, 0x25	; 37
     f1c:	8c 91       	ld	r24, X
     f1e:	95 97       	sbiw	r26, 0x25	; 37
     f20:	84 30       	cpi	r24, 0x04	; 4
     f22:	e9 f4       	brne	.+58     	; 0xf5e <midi_input_callbacks+0x6c>
    if (device->input_sysex_callback) {
     f24:	5a 96       	adiw	r26, 0x1a	; 26
     f26:	ed 91       	ld	r30, X+
     f28:	fc 91       	ld	r31, X
     f2a:	5b 97       	sbiw	r26, 0x1b	; 27
     f2c:	30 97       	sbiw	r30, 0x00	; 0
     f2e:	09 f4       	brne	.+2      	; 0xf32 <midi_input_callbacks+0x40>
     f30:	ee c0       	rjmp	.+476    	; 0x110e <__stack+0xf>
      const uint16_t start = ((cnt - 1) / 3) * 3;
     f32:	cb 01       	movw	r24, r22
     f34:	01 97       	sbiw	r24, 0x01	; 1
     f36:	63 e0       	ldi	r22, 0x03	; 3
     f38:	70 e0       	ldi	r23, 0x00	; 0
     f3a:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
     f3e:	cb 01       	movw	r24, r22
     f40:	88 0f       	add	r24, r24
     f42:	99 1f       	adc	r25, r25
     f44:	68 0f       	add	r22, r24
     f46:	79 1f       	adc	r23, r25
      const uint8_t length = (cnt - start);
      uint8_t data[3];
      data[0] = byte0;
     f48:	49 83       	std	Y+1, r20	; 0x01
      data[1] = byte1;
     f4a:	2a 83       	std	Y+2, r18	; 0x02
      data[2] = byte2;
     f4c:	0b 83       	std	Y+3, r16	; 0x03
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    if (device->input_sysex_callback) {
      const uint16_t start = ((cnt - 1) / 3) * 3;
      const uint8_t length = (cnt - start);
     f4e:	4a 2d       	mov	r20, r10
     f50:	46 1b       	sub	r20, r22
      uint8_t data[3];
      data[0] = byte0;
      data[1] = byte1;
      data[2] = byte2;
      device->input_sysex_callback(device, start, length, data);
     f52:	c6 01       	movw	r24, r12
     f54:	9e 01       	movw	r18, r28
     f56:	2f 5f       	subi	r18, 0xFF	; 255
     f58:	3f 4f       	sbci	r19, 0xFF	; 255
     f5a:	09 95       	icall
     f5c:	c8 c0       	rjmp	.+400    	; 0x10ee <midi_input_callbacks+0x1fc>
      called = true;
    }
  } else {
    switch (cnt) {
     f5e:	62 30       	cpi	r22, 0x02	; 2
     f60:	71 05       	cpc	r23, r1
     f62:	09 f4       	brne	.+2      	; 0xf66 <midi_input_callbacks+0x74>
     f64:	5f c0       	rjmp	.+190    	; 0x1024 <midi_input_callbacks+0x132>
     f66:	63 30       	cpi	r22, 0x03	; 3
     f68:	71 05       	cpc	r23, r1
     f6a:	29 f0       	breq	.+10     	; 0xf76 <midi_input_callbacks+0x84>
     f6c:	61 30       	cpi	r22, 0x01	; 1
     f6e:	71 05       	cpc	r23, r1
     f70:	09 f0       	breq	.+2      	; 0xf74 <midi_input_callbacks+0x82>
     f72:	b3 c0       	rjmp	.+358    	; 0x10da <midi_input_callbacks+0x1e8>
     f74:	99 c0       	rjmp	.+306    	; 0x10a8 <midi_input_callbacks+0x1b6>
      case 3:
        {
          midi_three_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
     f76:	84 2f       	mov	r24, r20
     f78:	90 e0       	ldi	r25, 0x00	; 0
     f7a:	80 7f       	andi	r24, 0xF0	; 240
     f7c:	90 70       	andi	r25, 0x00	; 0
     f7e:	80 3a       	cpi	r24, 0xA0	; 160
     f80:	91 05       	cpc	r25, r1
     f82:	29 f1       	breq	.+74     	; 0xfce <midi_input_callbacks+0xdc>
     f84:	81 3a       	cpi	r24, 0xA1	; 161
     f86:	91 05       	cpc	r25, r1
     f88:	3c f4       	brge	.+14     	; 0xf98 <midi_input_callbacks+0xa6>
     f8a:	80 38       	cpi	r24, 0x80	; 128
     f8c:	91 05       	cpc	r25, r1
     f8e:	c9 f0       	breq	.+50     	; 0xfc2 <midi_input_callbacks+0xd0>
     f90:	80 39       	cpi	r24, 0x90	; 144
     f92:	91 05       	cpc	r25, r1
     f94:	91 f5       	brne	.+100    	; 0xffa <midi_input_callbacks+0x108>
     f96:	0f c0       	rjmp	.+30     	; 0xfb6 <midi_input_callbacks+0xc4>
     f98:	80 3e       	cpi	r24, 0xE0	; 224
     f9a:	91 05       	cpc	r25, r1
     f9c:	f1 f0       	breq	.+60     	; 0xfda <midi_input_callbacks+0xe8>
     f9e:	80 3f       	cpi	r24, 0xF0	; 240
     fa0:	91 05       	cpc	r25, r1
     fa2:	09 f1       	breq	.+66     	; 0xfe6 <midi_input_callbacks+0xf4>
     fa4:	80 3b       	cpi	r24, 0xB0	; 176
     fa6:	91 05       	cpc	r25, r1
     fa8:	41 f5       	brne	.+80     	; 0xffa <midi_input_callbacks+0x108>
            case MIDI_CC:
              func = device->input_cc_callback;
     faa:	d6 01       	movw	r26, r12
     fac:	12 96       	adiw	r26, 0x02	; 2
     fae:	ed 91       	ld	r30, X+
     fb0:	fc 91       	ld	r31, X
     fb2:	13 97       	sbiw	r26, 0x03	; 3
              break;
     fb4:	24 c0       	rjmp	.+72     	; 0xffe <midi_input_callbacks+0x10c>
            case MIDI_NOTEON:
              func = device->input_noteon_callback;
     fb6:	d6 01       	movw	r26, r12
     fb8:	14 96       	adiw	r26, 0x04	; 4
     fba:	ed 91       	ld	r30, X+
     fbc:	fc 91       	ld	r31, X
     fbe:	15 97       	sbiw	r26, 0x05	; 5
              break;
     fc0:	1e c0       	rjmp	.+60     	; 0xffe <midi_input_callbacks+0x10c>
            case MIDI_NOTEOFF:
              func = device->input_noteoff_callback;
     fc2:	d6 01       	movw	r26, r12
     fc4:	16 96       	adiw	r26, 0x06	; 6
     fc6:	ed 91       	ld	r30, X+
     fc8:	fc 91       	ld	r31, X
     fca:	17 97       	sbiw	r26, 0x07	; 7
              break;
     fcc:	18 c0       	rjmp	.+48     	; 0xffe <midi_input_callbacks+0x10c>
            case MIDI_AFTERTOUCH:
              func = device->input_aftertouch_callback;
     fce:	d6 01       	movw	r26, r12
     fd0:	18 96       	adiw	r26, 0x08	; 8
     fd2:	ed 91       	ld	r30, X+
     fd4:	fc 91       	ld	r31, X
     fd6:	19 97       	sbiw	r26, 0x09	; 9
              break;
     fd8:	12 c0       	rjmp	.+36     	; 0xffe <midi_input_callbacks+0x10c>
            case MIDI_PITCHBEND:
              func = device->input_pitchbend_callback;
     fda:	d6 01       	movw	r26, r12
     fdc:	1a 96       	adiw	r26, 0x0a	; 10
     fde:	ed 91       	ld	r30, X+
     fe0:	fc 91       	ld	r31, X
     fe2:	1b 97       	sbiw	r26, 0x0b	; 11
              break;
     fe4:	0c c0       	rjmp	.+24     	; 0xffe <midi_input_callbacks+0x10c>
            case 0xF0:
              if (byte0 == MIDI_SONGPOSITION)
     fe6:	b2 ef       	ldi	r27, 0xF2	; 242
     fe8:	4b 17       	cp	r20, r27
     fea:	09 f0       	breq	.+2      	; 0xfee <midi_input_callbacks+0xfc>
     fec:	90 c0       	rjmp	.+288    	; 0x110e <__stack+0xf>
                func = device->input_songposition_callback;
     fee:	d6 01       	movw	r26, r12
     ff0:	1c 96       	adiw	r26, 0x0c	; 12
     ff2:	ed 91       	ld	r30, X+
     ff4:	fc 91       	ld	r31, X
     ff6:	1d 97       	sbiw	r26, 0x0d	; 13
     ff8:	02 c0       	rjmp	.+4      	; 0xffe <midi_input_callbacks+0x10c>
    }
  } else {
    switch (cnt) {
      case 3:
        {
          midi_three_byte_func_t func = NULL;
     ffa:	e0 e0       	ldi	r30, 0x00	; 0
     ffc:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_songposition_callback;
              break;
            default:
              break;
          }
          if(func) {
     ffe:	30 97       	sbiw	r30, 0x00	; 0
    1000:	09 f4       	brne	.+2      	; 0x1004 <midi_input_callbacks+0x112>
    1002:	85 c0       	rjmp	.+266    	; 0x110e <__stack+0xf>
            //mask off the channel for non song position functions
            if (byte0 == MIDI_SONGPOSITION)
    1004:	b2 ef       	ldi	r27, 0xF2	; 242
    1006:	fb 16       	cp	r15, r27
    1008:	31 f4       	brne	.+12     	; 0x1016 <midi_input_callbacks+0x124>
              func(device, byte0, byte1, byte2);
    100a:	c6 01       	movw	r24, r12
    100c:	62 ef       	ldi	r22, 0xF2	; 242
    100e:	4e 2d       	mov	r20, r14
    1010:	21 2f       	mov	r18, r17
    1012:	09 95       	icall
    1014:	6c c0       	rjmp	.+216    	; 0x10ee <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1, byte2);
    1016:	6f 2d       	mov	r22, r15
    1018:	6f 70       	andi	r22, 0x0F	; 15
    101a:	c6 01       	movw	r24, r12
    101c:	4e 2d       	mov	r20, r14
    101e:	21 2f       	mov	r18, r17
    1020:	09 95       	icall
    1022:	65 c0       	rjmp	.+202    	; 0x10ee <midi_input_callbacks+0x1fc>
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    1024:	84 2f       	mov	r24, r20
    1026:	90 e0       	ldi	r25, 0x00	; 0
    1028:	80 7f       	andi	r24, 0xF0	; 240
    102a:	90 70       	andi	r25, 0x00	; 0
    102c:	80 3d       	cpi	r24, 0xD0	; 208
    102e:	91 05       	cpc	r25, r1
    1030:	61 f0       	breq	.+24     	; 0x104a <midi_input_callbacks+0x158>
    1032:	80 3f       	cpi	r24, 0xF0	; 240
    1034:	91 05       	cpc	r25, r1
    1036:	79 f0       	breq	.+30     	; 0x1056 <midi_input_callbacks+0x164>
    1038:	80 3c       	cpi	r24, 0xC0	; 192
    103a:	91 05       	cpc	r25, r1
    103c:	f9 f4       	brne	.+62     	; 0x107c <midi_input_callbacks+0x18a>
            case MIDI_PROGCHANGE:
              func = device->input_progchange_callback;
    103e:	d6 01       	movw	r26, r12
    1040:	1e 96       	adiw	r26, 0x0e	; 14
    1042:	ed 91       	ld	r30, X+
    1044:	fc 91       	ld	r31, X
    1046:	1f 97       	sbiw	r26, 0x0f	; 15
              break;
    1048:	1b c0       	rjmp	.+54     	; 0x1080 <midi_input_callbacks+0x18e>
            case MIDI_CHANPRESSURE:
              func = device->input_chanpressure_callback;
    104a:	d6 01       	movw	r26, r12
    104c:	50 96       	adiw	r26, 0x10	; 16
    104e:	ed 91       	ld	r30, X+
    1050:	fc 91       	ld	r31, X
    1052:	51 97       	sbiw	r26, 0x11	; 17
              break;
    1054:	15 c0       	rjmp	.+42     	; 0x1080 <midi_input_callbacks+0x18e>
            case 0xF0:
              if (byte0 == MIDI_SONGSELECT)
    1056:	b3 ef       	ldi	r27, 0xF3	; 243
    1058:	4b 17       	cp	r20, r27
    105a:	31 f4       	brne	.+12     	; 0x1068 <midi_input_callbacks+0x176>
                func = device->input_songselect_callback;
    105c:	d6 01       	movw	r26, r12
    105e:	52 96       	adiw	r26, 0x12	; 18
    1060:	ed 91       	ld	r30, X+
    1062:	fc 91       	ld	r31, X
    1064:	53 97       	sbiw	r26, 0x13	; 19
    1066:	0c c0       	rjmp	.+24     	; 0x1080 <midi_input_callbacks+0x18e>
              else if (byte0 == MIDI_TC_QUARTERFRAME)
    1068:	b1 ef       	ldi	r27, 0xF1	; 241
    106a:	4b 17       	cp	r20, r27
    106c:	09 f0       	breq	.+2      	; 0x1070 <midi_input_callbacks+0x17e>
    106e:	4f c0       	rjmp	.+158    	; 0x110e <__stack+0xf>
                func = device->input_tc_quarterframe_callback;
    1070:	d6 01       	movw	r26, r12
    1072:	54 96       	adiw	r26, 0x14	; 20
    1074:	ed 91       	ld	r30, X+
    1076:	fc 91       	ld	r31, X
    1078:	55 97       	sbiw	r26, 0x15	; 21
    107a:	02 c0       	rjmp	.+4      	; 0x1080 <midi_input_callbacks+0x18e>
          }
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
    107c:	e0 e0       	ldi	r30, 0x00	; 0
    107e:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_tc_quarterframe_callback;
              break;
            default:
              break;
          }
          if(func) {
    1080:	30 97       	sbiw	r30, 0x00	; 0
    1082:	09 f4       	brne	.+2      	; 0x1086 <midi_input_callbacks+0x194>
    1084:	44 c0       	rjmp	.+136    	; 0x110e <__stack+0xf>
            //mask off the channel
            if (byte0 == MIDI_SONGSELECT || byte0 == MIDI_TC_QUARTERFRAME)
    1086:	b3 ef       	ldi	r27, 0xF3	; 243
    1088:	fb 16       	cp	r15, r27
    108a:	19 f0       	breq	.+6      	; 0x1092 <midi_input_callbacks+0x1a0>
    108c:	81 ef       	ldi	r24, 0xF1	; 241
    108e:	f8 16       	cp	r15, r24
    1090:	29 f4       	brne	.+10     	; 0x109c <midi_input_callbacks+0x1aa>
              func(device, byte0, byte1);
    1092:	c6 01       	movw	r24, r12
    1094:	6f 2d       	mov	r22, r15
    1096:	4e 2d       	mov	r20, r14
    1098:	09 95       	icall
    109a:	29 c0       	rjmp	.+82     	; 0x10ee <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1);
    109c:	6f 2d       	mov	r22, r15
    109e:	6f 70       	andi	r22, 0x0F	; 15
    10a0:	c6 01       	movw	r24, r12
    10a2:	4e 2d       	mov	r20, r14
    10a4:	09 95       	icall
    10a6:	23 c0       	rjmp	.+70     	; 0x10ee <midi_input_callbacks+0x1fc>
        }
        break;
      case 1:
        {
          midi_one_byte_func_t func = NULL;
          if (midi_is_realtime(byte0))
    10a8:	84 2f       	mov	r24, r20
    10aa:	0e 94 16 05 	call	0xa2c	; 0xa2c <midi_is_realtime>
    10ae:	88 23       	and	r24, r24
    10b0:	31 f0       	breq	.+12     	; 0x10be <midi_input_callbacks+0x1cc>
            func = device->input_realtime_callback;
    10b2:	d6 01       	movw	r26, r12
    10b4:	56 96       	adiw	r26, 0x16	; 22
    10b6:	ed 91       	ld	r30, X+
    10b8:	fc 91       	ld	r31, X
    10ba:	57 97       	sbiw	r26, 0x17	; 23
    10bc:	08 c0       	rjmp	.+16     	; 0x10ce <midi_input_callbacks+0x1dc>
          else if (byte0 == MIDI_TUNEREQUEST)
    10be:	b6 ef       	ldi	r27, 0xF6	; 246
    10c0:	fb 16       	cp	r15, r27
    10c2:	29 f5       	brne	.+74     	; 0x110e <__stack+0xf>
            func = device->input_tunerequest_callback;
    10c4:	d6 01       	movw	r26, r12
    10c6:	58 96       	adiw	r26, 0x18	; 24
    10c8:	ed 91       	ld	r30, X+
    10ca:	fc 91       	ld	r31, X
    10cc:	59 97       	sbiw	r26, 0x19	; 25
          if (func) {
    10ce:	30 97       	sbiw	r30, 0x00	; 0
    10d0:	f1 f0       	breq	.+60     	; 0x110e <__stack+0xf>
            func(device, byte0);
    10d2:	c6 01       	movw	r24, r12
    10d4:	6f 2d       	mov	r22, r15
    10d6:	09 95       	icall
    10d8:	0a c0       	rjmp	.+20     	; 0x10ee <midi_input_callbacks+0x1fc>
          }
        }
        break;
      default:
        //just in case
        if (cnt > 3)
    10da:	64 30       	cpi	r22, 0x04	; 4
    10dc:	71 05       	cpc	r23, r1
    10de:	a8 f4       	brcc	.+42     	; 0x110a <__stack+0xb>
    10e0:	16 c0       	rjmp	.+44     	; 0x110e <__stack+0xf>
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
    10e2:	c6 01       	movw	r24, r12
    10e4:	b5 01       	movw	r22, r10
    10e6:	4f 2d       	mov	r20, r15
    10e8:	2e 2d       	mov	r18, r14
    10ea:	01 2f       	mov	r16, r17
    10ec:	09 95       	icall
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    10ee:	d6 01       	movw	r26, r12
    10f0:	5e 96       	adiw	r26, 0x1e	; 30
    10f2:	ed 91       	ld	r30, X+
    10f4:	fc 91       	ld	r31, X
    10f6:	5f 97       	sbiw	r26, 0x1f	; 31
    10f8:	30 97       	sbiw	r30, 0x00	; 0
    10fa:	89 f0       	breq	.+34     	; 0x111e <__stack+0x1f>
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
    10fc:	c6 01       	movw	r24, r12
    10fe:	b5 01       	movw	r22, r10
    1100:	4f 2d       	mov	r20, r15
    1102:	2e 2d       	mov	r18, r14
    1104:	01 2f       	mov	r16, r17
    1106:	09 95       	icall
    1108:	0a c0       	rjmp	.+20     	; 0x111e <__stack+0x1f>
        }
        break;
      default:
        //just in case
        if (cnt > 3)
          cnt = 0;
    110a:	aa 24       	eor	r10, r10
    110c:	bb 24       	eor	r11, r11
    }
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    110e:	d6 01       	movw	r26, r12
    1110:	5c 96       	adiw	r26, 0x1c	; 28
    1112:	ed 91       	ld	r30, X+
    1114:	fc 91       	ld	r31, X
    1116:	5d 97       	sbiw	r26, 0x1d	; 29
    1118:	30 97       	sbiw	r30, 0x00	; 0
    111a:	19 f7       	brne	.-58     	; 0x10e2 <midi_input_callbacks+0x1f0>
    111c:	e8 cf       	rjmp	.-48     	; 0x10ee <midi_input_callbacks+0x1fc>
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
}
    111e:	0f 90       	pop	r0
    1120:	0f 90       	pop	r0
    1122:	0f 90       	pop	r0
    1124:	df 91       	pop	r29
    1126:	cf 91       	pop	r28
    1128:	1f 91       	pop	r17
    112a:	0f 91       	pop	r16
    112c:	ff 90       	pop	r15
    112e:	ef 90       	pop	r14
    1130:	df 90       	pop	r13
    1132:	cf 90       	pop	r12
    1134:	bf 90       	pop	r11
    1136:	af 90       	pop	r10
    1138:	08 95       	ret

0000113a <midi_process_byte>:
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}

void midi_process_byte(MidiDevice * device, uint8_t input) {
    113a:	ef 92       	push	r14
    113c:	ff 92       	push	r15
    113e:	0f 93       	push	r16
    1140:	cf 93       	push	r28
    1142:	df 93       	push	r29
    1144:	7c 01       	movw	r14, r24
    1146:	c6 2f       	mov	r28, r22
  if (midi_is_realtime(input)) {
    1148:	86 2f       	mov	r24, r22
    114a:	0e 94 16 05 	call	0xa2c	; 0xa2c <midi_is_realtime>
    114e:	88 23       	and	r24, r24
    1150:	91 f0       	breq	.+36     	; 0x1176 <midi_process_byte+0x3c>
    //call callback, store and restore state
    input_state_t state = device->input_state;
    1152:	d7 01       	movw	r26, r14
    1154:	95 96       	adiw	r26, 0x25	; 37
    1156:	dc 91       	ld	r29, X
    1158:	95 97       	sbiw	r26, 0x25	; 37
    device->input_state = ONE_BYTE_MESSAGE;
    115a:	81 e0       	ldi	r24, 0x01	; 1
    115c:	95 96       	adiw	r26, 0x25	; 37
    115e:	8c 93       	st	X, r24
    midi_input_callbacks(device, 1, input, 0, 0);
    1160:	c7 01       	movw	r24, r14
    1162:	61 e0       	ldi	r22, 0x01	; 1
    1164:	70 e0       	ldi	r23, 0x00	; 0
    1166:	4c 2f       	mov	r20, r28
    1168:	20 e0       	ldi	r18, 0x00	; 0
    116a:	00 e0       	ldi	r16, 0x00	; 0
    116c:	0e 94 79 07 	call	0xef2	; 0xef2 <midi_input_callbacks>
    device->input_state = state;
    1170:	f7 01       	movw	r30, r14
    1172:	d5 a3       	lds	r29, 0x55
    1174:	b7 c0       	rjmp	.+366    	; 0x12e4 <midi_process_byte+0x1aa>
  } else if (midi_is_statusbyte(input)) {
    1176:	8c 2f       	mov	r24, r28
    1178:	0e 94 12 05 	call	0xa24	; 0xa24 <midi_is_statusbyte>
    117c:	88 23       	and	r24, r24
    117e:	09 f4       	brne	.+2      	; 0x1182 <midi_process_byte+0x48>
    1180:	73 c0       	rjmp	.+230    	; 0x1268 <midi_process_byte+0x12e>
    //store the byte
    if (device->input_state != SYSEX_MESSAGE) {
    1182:	d7 01       	movw	r26, r14
    1184:	95 96       	adiw	r26, 0x25	; 37
    1186:	8c 91       	ld	r24, X
    1188:	95 97       	sbiw	r26, 0x25	; 37
    118a:	84 30       	cpi	r24, 0x04	; 4
    118c:	49 f0       	breq	.+18     	; 0x11a0 <midi_process_byte+0x66>
      device->input_buffer[0] = input;
    118e:	92 96       	adiw	r26, 0x22	; 34
    1190:	cc 93       	st	X, r28
    1192:	92 97       	sbiw	r26, 0x22	; 34
      device->input_count = 1;
    1194:	81 e0       	ldi	r24, 0x01	; 1
    1196:	90 e0       	ldi	r25, 0x00	; 0
    1198:	97 96       	adiw	r26, 0x27	; 39
    119a:	9c 93       	st	X, r25
    119c:	8e 93       	st	-X, r24
    119e:	96 97       	sbiw	r26, 0x26	; 38
    }
    switch (midi_packet_length(input)) {
    11a0:	8c 2f       	mov	r24, r28
    11a2:	0e 94 1c 05 	call	0xa38	; 0xa38 <midi_packet_length>
    11a6:	81 30       	cpi	r24, 0x01	; 1
    11a8:	41 f0       	breq	.+16     	; 0x11ba <midi_process_byte+0x80>
    11aa:	81 30       	cpi	r24, 0x01	; 1
    11ac:	00 f1       	brcs	.+64     	; 0x11ee <midi_process_byte+0xb4>
    11ae:	82 30       	cpi	r24, 0x02	; 2
    11b0:	a1 f0       	breq	.+40     	; 0x11da <midi_process_byte+0xa0>
    11b2:	83 30       	cpi	r24, 0x03	; 3
    11b4:	09 f0       	breq	.+2      	; 0x11b8 <midi_process_byte+0x7e>
    11b6:	4f c0       	rjmp	.+158    	; 0x1256 <midi_process_byte+0x11c>
    11b8:	14 c0       	rjmp	.+40     	; 0x11e2 <midi_process_byte+0xa8>
      case ONE1:
        device->input_state = ONE_BYTE_MESSAGE;;
    11ba:	81 e0       	ldi	r24, 0x01	; 1
    11bc:	f7 01       	movw	r30, r14
    11be:	85 a3       	lds	r24, 0x55
        midi_input_callbacks(device, 1, input, 0, 0);
    11c0:	c7 01       	movw	r24, r14
    11c2:	61 e0       	ldi	r22, 0x01	; 1
    11c4:	70 e0       	ldi	r23, 0x00	; 0
    11c6:	4c 2f       	mov	r20, r28
    11c8:	20 e0       	ldi	r18, 0x00	; 0
    11ca:	00 e0       	ldi	r16, 0x00	; 0
    11cc:	0e 94 79 07 	call	0xef2	; 0xef2 <midi_input_callbacks>
        device->input_state = IDLE;
    11d0:	d7 01       	movw	r26, r14
    11d2:	95 96       	adiw	r26, 0x25	; 37
    11d4:	1c 92       	st	X, r1
    11d6:	95 97       	sbiw	r26, 0x25	; 37
        break;
    11d8:	85 c0       	rjmp	.+266    	; 0x12e4 <midi_process_byte+0x1aa>
      case TWO2:
        device->input_state = TWO_BYTE_MESSAGE;
    11da:	82 e0       	ldi	r24, 0x02	; 2
    11dc:	f7 01       	movw	r30, r14
    11de:	85 a3       	lds	r24, 0x55
        break;
    11e0:	81 c0       	rjmp	.+258    	; 0x12e4 <midi_process_byte+0x1aa>
      case THREE3:
        device->input_state = THREE_BYTE_MESSAGE;
    11e2:	83 e0       	ldi	r24, 0x03	; 3
    11e4:	d7 01       	movw	r26, r14
    11e6:	95 96       	adiw	r26, 0x25	; 37
    11e8:	8c 93       	st	X, r24
    11ea:	95 97       	sbiw	r26, 0x25	; 37
        break;
    11ec:	7b c0       	rjmp	.+246    	; 0x12e4 <midi_process_byte+0x1aa>
      case UNDEFINED:
        switch(input) {
    11ee:	c0 3f       	cpi	r28, 0xF0	; 240
    11f0:	19 f0       	breq	.+6      	; 0x11f8 <midi_process_byte+0xbe>
    11f2:	c7 3f       	cpi	r28, 0xF7	; 247
    11f4:	59 f5       	brne	.+86     	; 0x124c <midi_process_byte+0x112>
    11f6:	0a c0       	rjmp	.+20     	; 0x120c <midi_process_byte+0xd2>
          case SYSEX_BEGIN:
            device->input_state = SYSEX_MESSAGE;
    11f8:	84 e0       	ldi	r24, 0x04	; 4
    11fa:	f7 01       	movw	r30, r14
    11fc:	85 a3       	lds	r24, 0x55
            device->input_buffer[0] = input;
    11fe:	80 ef       	ldi	r24, 0xF0	; 240
    1200:	82 a3       	lds	r24, 0x52
            device->input_count = 1;
    1202:	81 e0       	ldi	r24, 0x01	; 1
    1204:	90 e0       	ldi	r25, 0x00	; 0
    1206:	97 a3       	lds	r25, 0x57
    1208:	86 a3       	lds	r24, 0x56
            break;
    120a:	6c c0       	rjmp	.+216    	; 0x12e4 <midi_process_byte+0x1aa>
          case SYSEX_END:
            //send what is left in the input buffer, set idle
            device->input_buffer[device->input_count % 3] = input;
    120c:	d7 01       	movw	r26, r14
    120e:	96 96       	adiw	r26, 0x26	; 38
    1210:	2d 91       	ld	r18, X+
    1212:	3c 91       	ld	r19, X
    1214:	97 97       	sbiw	r26, 0x27	; 39
    1216:	c9 01       	movw	r24, r18
    1218:	63 e0       	ldi	r22, 0x03	; 3
    121a:	70 e0       	ldi	r23, 0x00	; 0
    121c:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
    1220:	f7 01       	movw	r30, r14
    1222:	e8 0f       	add	r30, r24
    1224:	f9 1f       	adc	r31, r25
    1226:	87 ef       	ldi	r24, 0xF7	; 247
    1228:	82 a3       	lds	r24, 0x52
            device->input_count += 1;
    122a:	b9 01       	movw	r22, r18
    122c:	6f 5f       	subi	r22, 0xFF	; 255
    122e:	7f 4f       	sbci	r23, 0xFF	; 255
    1230:	f7 01       	movw	r30, r14
    1232:	77 a3       	lds	r23, 0x57
    1234:	66 a3       	lds	r22, 0x56
            //call the callback
            midi_input_callbacks(device, device->input_count, 
    1236:	c7 01       	movw	r24, r14
    1238:	42 a1       	lds	r20, 0x42
    123a:	23 a1       	lds	r18, 0x43
    123c:	04 a1       	lds	r16, 0x44
    123e:	0e 94 79 07 	call	0xef2	; 0xef2 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
            device->input_state = IDLE;
    1242:	d7 01       	movw	r26, r14
    1244:	95 96       	adiw	r26, 0x25	; 37
    1246:	1c 92       	st	X, r1
    1248:	95 97       	sbiw	r26, 0x25	; 37
            break;
    124a:	4c c0       	rjmp	.+152    	; 0x12e4 <midi_process_byte+0x1aa>
          default:
            device->input_state = IDLE;
    124c:	f7 01       	movw	r30, r14
    124e:	15 a2       	lds	r17, 0x95
            device->input_count = 0;
    1250:	17 a2       	lds	r17, 0x97
    1252:	16 a2       	lds	r17, 0x96
    1254:	47 c0       	rjmp	.+142    	; 0x12e4 <midi_process_byte+0x1aa>
        }

        break;
      default:
        device->input_state = IDLE;
    1256:	d7 01       	movw	r26, r14
    1258:	95 96       	adiw	r26, 0x25	; 37
    125a:	1c 92       	st	X, r1
    125c:	95 97       	sbiw	r26, 0x25	; 37
        device->input_count = 0;
    125e:	97 96       	adiw	r26, 0x27	; 39
    1260:	1c 92       	st	X, r1
    1262:	1e 92       	st	-X, r1
    1264:	96 97       	sbiw	r26, 0x26	; 38
        break;
    1266:	3e c0       	rjmp	.+124    	; 0x12e4 <midi_process_byte+0x1aa>
    }
  } else {
    if (device->input_state != IDLE) {
    1268:	f7 01       	movw	r30, r14
    126a:	25 a1       	lds	r18, 0x45
    126c:	22 23       	and	r18, r18
    126e:	d1 f1       	breq	.+116    	; 0x12e4 <midi_process_byte+0x1aa>
      //store the byte
      device->input_buffer[device->input_count % 3] = input;
    1270:	06 a0       	lds	r16, 0x86
    1272:	f7 a1       	lds	r31, 0x47
    1274:	e0 2d       	mov	r30, r0
    1276:	cf 01       	movw	r24, r30
    1278:	63 e0       	ldi	r22, 0x03	; 3
    127a:	70 e0       	ldi	r23, 0x00	; 0
    127c:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
    1280:	ac 01       	movw	r20, r24
    1282:	8e 0d       	add	r24, r14
    1284:	9f 1d       	adc	r25, r15
    1286:	dc 01       	movw	r26, r24
    1288:	92 96       	adiw	r26, 0x22	; 34
    128a:	cc 93       	st	X, r28
    128c:	92 97       	sbiw	r26, 0x22	; 34
      //increment count
      uint16_t prev = device->input_count;
      device->input_count += 1;
    128e:	bf 01       	movw	r22, r30
    1290:	6f 5f       	subi	r22, 0xFF	; 255
    1292:	7f 4f       	sbci	r23, 0xFF	; 255
    1294:	f7 01       	movw	r30, r14
    1296:	77 a3       	lds	r23, 0x57
    1298:	66 a3       	lds	r22, 0x56

      switch(prev % 3) {
    129a:	41 30       	cpi	r20, 0x01	; 1
    129c:	51 05       	cpc	r21, r1
    129e:	91 f0       	breq	.+36     	; 0x12c4 <midi_process_byte+0x18a>
    12a0:	42 30       	cpi	r20, 0x02	; 2
    12a2:	51 05       	cpc	r21, r1
    12a4:	f9 f4       	brne	.+62     	; 0x12e4 <midi_process_byte+0x1aa>
        case 2:
          //call callback
          midi_input_callbacks(device, device->input_count,
    12a6:	c7 01       	movw	r24, r14
    12a8:	42 a1       	lds	r20, 0x42
    12aa:	23 a1       	lds	r18, 0x43
    12ac:	04 a1       	lds	r16, 0x44
    12ae:	0e 94 79 07 	call	0xef2	; 0xef2 <midi_input_callbacks>
              device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
          if (device->input_state != SYSEX_MESSAGE) {
    12b2:	f7 01       	movw	r30, r14
    12b4:	85 a1       	lds	r24, 0x45
    12b6:	84 30       	cpi	r24, 0x04	; 4
    12b8:	a9 f0       	breq	.+42     	; 0x12e4 <midi_process_byte+0x1aa>
            //set to 1, keeping status byte, allowing for running status
            device->input_count = 1;
    12ba:	81 e0       	ldi	r24, 0x01	; 1
    12bc:	90 e0       	ldi	r25, 0x00	; 0
    12be:	97 a3       	lds	r25, 0x57
    12c0:	86 a3       	lds	r24, 0x56
    12c2:	10 c0       	rjmp	.+32     	; 0x12e4 <midi_process_byte+0x1aa>
          }
          break;
        case 1:
          if (device->input_state == TWO_BYTE_MESSAGE) {
    12c4:	22 30       	cpi	r18, 0x02	; 2
    12c6:	71 f4       	brne	.+28     	; 0x12e4 <midi_process_byte+0x1aa>
            //call callback
            midi_input_callbacks(device, device->input_count,
    12c8:	c7 01       	movw	r24, r14
    12ca:	42 a1       	lds	r20, 0x42
    12cc:	23 a1       	lds	r18, 0x43
    12ce:	00 e0       	ldi	r16, 0x00	; 0
    12d0:	0e 94 79 07 	call	0xef2	; 0xef2 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], 0);
            if (device->input_state != SYSEX_MESSAGE) {
    12d4:	f7 01       	movw	r30, r14
    12d6:	85 a1       	lds	r24, 0x45
    12d8:	84 30       	cpi	r24, 0x04	; 4
    12da:	21 f0       	breq	.+8      	; 0x12e4 <midi_process_byte+0x1aa>
              //set to 1, keeping status byte, allowing for running status
              device->input_count = 1;
    12dc:	81 e0       	ldi	r24, 0x01	; 1
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	97 a3       	lds	r25, 0x57
    12e2:	86 a3       	lds	r24, 0x56
          //one byte messages are dealt with directly
          break;
      }
    }
  }
}
    12e4:	df 91       	pop	r29
    12e6:	cf 91       	pop	r28
    12e8:	0f 91       	pop	r16
    12ea:	ff 90       	pop	r15
    12ec:	ef 90       	pop	r14
    12ee:	08 95       	ret

000012f0 <midi_device_process>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
}

void midi_device_process(MidiDevice * device) {
    12f0:	cf 92       	push	r12
    12f2:	df 92       	push	r13
    12f4:	ef 92       	push	r14
    12f6:	ff 92       	push	r15
    12f8:	0f 93       	push	r16
    12fa:	1f 93       	push	r17
    12fc:	cf 93       	push	r28
    12fe:	df 93       	push	r29
    1300:	6c 01       	movw	r12, r24
  //call the pre_input_process_callback if there is one
  if(device->pre_input_process_callback)
    1302:	dc 01       	movw	r26, r24
    1304:	90 96       	adiw	r26, 0x20	; 32
    1306:	ed 91       	ld	r30, X+
    1308:	fc 91       	ld	r31, X
    130a:	91 97       	sbiw	r26, 0x21	; 33
    130c:	30 97       	sbiw	r30, 0x00	; 0
    130e:	09 f0       	breq	.+2      	; 0x1312 <midi_device_process+0x22>
    device->pre_input_process_callback(device);
    1310:	09 95       	icall

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
    1312:	0f 2e       	mov	r0, r31
    1314:	f8 ee       	ldi	r31, 0xE8	; 232
    1316:	ef 2e       	mov	r14, r31
    1318:	ff 24       	eor	r15, r15
    131a:	f0 2d       	mov	r31, r0
    131c:	ec 0c       	add	r14, r12
    131e:	fd 1c       	adc	r15, r13
    1320:	c7 01       	movw	r24, r14
    1322:	0e 94 cd 04 	call	0x99a	; 0x99a <bytequeue_length>
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    1326:	c8 2f       	mov	r28, r24
    1328:	d0 e0       	ldi	r29, 0x00	; 0
    132a:	20 97       	sbiw	r28, 0x00	; 0
    132c:	99 f0       	breq	.+38     	; 0x1354 <midi_device_process+0x64>
    132e:	00 e0       	ldi	r16, 0x00	; 0
    1330:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    1332:	c7 01       	movw	r24, r14
    1334:	60 e0       	ldi	r22, 0x00	; 0
    1336:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <bytequeue_get>
    133a:	68 2f       	mov	r22, r24
    midi_process_byte(device, val);
    133c:	c6 01       	movw	r24, r12
    133e:	0e 94 9d 08 	call	0x113a	; 0x113a <midi_process_byte>
    bytequeue_remove(&device->input_queue, 1);
    1342:	c7 01       	movw	r24, r14
    1344:	61 e0       	ldi	r22, 0x01	; 1
    1346:	0e 94 f3 04 	call	0x9e6	; 0x9e6 <bytequeue_remove>

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    134a:	0f 5f       	subi	r16, 0xFF	; 255
    134c:	1f 4f       	sbci	r17, 0xFF	; 255
    134e:	0c 17       	cp	r16, r28
    1350:	1d 07       	cpc	r17, r29
    1352:	78 f3       	brcs	.-34     	; 0x1332 <midi_device_process+0x42>
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}
    1354:	df 91       	pop	r29
    1356:	cf 91       	pop	r28
    1358:	1f 91       	pop	r17
    135a:	0f 91       	pop	r16
    135c:	ff 90       	pop	r15
    135e:	ef 90       	pop	r14
    1360:	df 90       	pop	r13
    1362:	cf 90       	pop	r12
    1364:	08 95       	ret

00001366 <sysex_encoded_length>:
//You should have received a copy of the GNU General Public License
//along with avr-midi.  If not, see <http://www.gnu.org/licenses/>.

#include "sysex_tools.h"

uint16_t sysex_encoded_length(uint16_t decoded_length){
    1366:	9c 01       	movw	r18, r24
   uint8_t remainder = decoded_length % 7;
    1368:	67 e0       	ldi	r22, 0x07	; 7
    136a:	70 e0       	ldi	r23, 0x00	; 0
    136c:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
    1370:	48 2f       	mov	r20, r24
   if (remainder)
    1372:	88 23       	and	r24, r24
    1374:	81 f0       	breq	.+32     	; 0x1396 <sysex_encoded_length+0x30>
      return (decoded_length / 7) * 8 + remainder + 1;
    1376:	c9 01       	movw	r24, r18
    1378:	67 e0       	ldi	r22, 0x07	; 7
    137a:	70 e0       	ldi	r23, 0x00	; 0
    137c:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
    1380:	cb 01       	movw	r24, r22
    1382:	88 0f       	add	r24, r24
    1384:	99 1f       	adc	r25, r25
    1386:	88 0f       	add	r24, r24
    1388:	99 1f       	adc	r25, r25
    138a:	88 0f       	add	r24, r24
    138c:	99 1f       	adc	r25, r25
    138e:	01 96       	adiw	r24, 0x01	; 1
    1390:	84 0f       	add	r24, r20
    1392:	91 1d       	adc	r25, r1
    1394:	08 95       	ret
   else
      return (decoded_length / 7) * 8;
    1396:	c9 01       	movw	r24, r18
    1398:	67 e0       	ldi	r22, 0x07	; 7
    139a:	70 e0       	ldi	r23, 0x00	; 0
    139c:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
    13a0:	cb 01       	movw	r24, r22
    13a2:	88 0f       	add	r24, r24
    13a4:	99 1f       	adc	r25, r25
    13a6:	88 0f       	add	r24, r24
    13a8:	99 1f       	adc	r25, r25
    13aa:	88 0f       	add	r24, r24
    13ac:	99 1f       	adc	r25, r25
}
    13ae:	08 95       	ret

000013b0 <sysex_decoded_length>:

uint16_t sysex_decoded_length(uint16_t encoded_length){
   uint8_t remainder = encoded_length % 8;
    13b0:	48 2f       	mov	r20, r24
    13b2:	47 70       	andi	r20, 0x07	; 7
   if (remainder)
    13b4:	a1 f0       	breq	.+40     	; 0x13de <sysex_decoded_length+0x2e>
      return (encoded_length / 8) * 7 + remainder - 1;
    13b6:	9c 01       	movw	r18, r24
    13b8:	36 95       	lsr	r19
    13ba:	27 95       	ror	r18
    13bc:	36 95       	lsr	r19
    13be:	27 95       	ror	r18
    13c0:	36 95       	lsr	r19
    13c2:	27 95       	ror	r18
    13c4:	c9 01       	movw	r24, r18
    13c6:	88 0f       	add	r24, r24
    13c8:	99 1f       	adc	r25, r25
    13ca:	88 0f       	add	r24, r24
    13cc:	99 1f       	adc	r25, r25
    13ce:	88 0f       	add	r24, r24
    13d0:	99 1f       	adc	r25, r25
    13d2:	82 1b       	sub	r24, r18
    13d4:	93 0b       	sbc	r25, r19
    13d6:	01 97       	sbiw	r24, 0x01	; 1
    13d8:	84 0f       	add	r24, r20
    13da:	91 1d       	adc	r25, r1
    13dc:	08 95       	ret
   else
      return (encoded_length / 8) * 7;
    13de:	9c 01       	movw	r18, r24
    13e0:	36 95       	lsr	r19
    13e2:	27 95       	ror	r18
    13e4:	36 95       	lsr	r19
    13e6:	27 95       	ror	r18
    13e8:	36 95       	lsr	r19
    13ea:	27 95       	ror	r18
    13ec:	c9 01       	movw	r24, r18
    13ee:	88 0f       	add	r24, r24
    13f0:	99 1f       	adc	r25, r25
    13f2:	88 0f       	add	r24, r24
    13f4:	99 1f       	adc	r25, r25
    13f6:	88 0f       	add	r24, r24
    13f8:	99 1f       	adc	r25, r25
    13fa:	82 1b       	sub	r24, r18
    13fc:	93 0b       	sbc	r25, r19
}
    13fe:	08 95       	ret

00001400 <sysex_encode>:

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1400:	2f 92       	push	r2
    1402:	3f 92       	push	r3
    1404:	4f 92       	push	r4
    1406:	5f 92       	push	r5
    1408:	6f 92       	push	r6
    140a:	7f 92       	push	r7
    140c:	8f 92       	push	r8
    140e:	9f 92       	push	r9
    1410:	af 92       	push	r10
    1412:	bf 92       	push	r11
    1414:	cf 92       	push	r12
    1416:	df 92       	push	r13
    1418:	ef 92       	push	r14
    141a:	ff 92       	push	r15
    141c:	0f 93       	push	r16
    141e:	1f 93       	push	r17
    1420:	cf 93       	push	r28
    1422:	df 93       	push	r29
    1424:	00 d0       	rcall	.+0      	; 0x1426 <sysex_encode+0x26>
    1426:	00 d0       	rcall	.+0      	; 0x1428 <sysex_encode+0x28>
    1428:	00 d0       	rcall	.+0      	; 0x142a <sysex_encode+0x2a>
    142a:	cd b7       	in	r28, 0x3d	; 61
    142c:	de b7       	in	r29, 0x3e	; 62
    142e:	1c 01       	movw	r2, r24
    1430:	7a 83       	std	Y+2, r23	; 0x02
    1432:	69 83       	std	Y+1, r22	; 0x01
    1434:	3a 01       	movw	r6, r20
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
    1436:	ca 01       	movw	r24, r20
    1438:	67 e0       	ldi	r22, 0x07	; 7
    143a:	70 e0       	ldi	r23, 0x00	; 0
    143c:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
    1440:	2b 01       	movw	r4, r22
    1442:	5b 01       	movw	r10, r22
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    1444:	61 15       	cp	r22, r1
    1446:	71 05       	cpc	r23, r1
    1448:	b1 f1       	breq	.+108    	; 0x14b6 <sysex_encode+0xb6>
    144a:	81 01       	movw	r16, r2
    144c:	e9 80       	ldd	r14, Y+1	; 0x01
    144e:	fa 80       	ldd	r15, Y+2	; 0x02
    1450:	cc 24       	eor	r12, r12
    1452:	dd 24       	eor	r13, r13
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    1454:	88 24       	eor	r8, r8
    1456:	99 24       	eor	r9, r9
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1458:	1e 83       	std	Y+6, r17	; 0x06
    145a:	0d 83       	std	Y+5, r16	; 0x05

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
    145c:	f8 01       	movw	r30, r16
    145e:	11 92       	st	Z+, r1
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1460:	fc 82       	std	Y+4, r15	; 0x04
    1462:	eb 82       	std	Y+3, r14	; 0x03
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    1464:	a4 01       	movw	r20, r8
         uint8_t current = source[input_start_idx + j];
    1466:	ab 81       	ldd	r26, Y+3	; 0x03
    1468:	bc 81       	ldd	r27, Y+4	; 0x04
    146a:	2d 91       	ld	r18, X+
    146c:	bc 83       	std	Y+4, r27	; 0x04
    146e:	ab 83       	std	Y+3, r26	; 0x03
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    1470:	4f 5f       	subi	r20, 0xFF	; 255
    1472:	5f 4f       	sbci	r21, 0xFF	; 255
    1474:	82 2f       	mov	r24, r18
    1476:	90 e0       	ldi	r25, 0x00	; 0
    1478:	80 78       	andi	r24, 0x80	; 128
    147a:	90 70       	andi	r25, 0x00	; 0
    147c:	bc 01       	movw	r22, r24
    147e:	04 2e       	mov	r0, r20
    1480:	02 c0       	rjmp	.+4      	; 0x1486 <sysex_encode+0x86>
    1482:	75 95       	asr	r23
    1484:	67 95       	ror	r22
    1486:	0a 94       	dec	r0
    1488:	e2 f7       	brpl	.-8      	; 0x1482 <sysex_encode+0x82>
    148a:	ad 81       	ldd	r26, Y+5	; 0x05
    148c:	be 81       	ldd	r27, Y+6	; 0x06
    148e:	8c 91       	ld	r24, X
    1490:	86 2b       	or	r24, r22
    1492:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    1494:	2f 77       	andi	r18, 0x7F	; 127
    1496:	21 93       	st	Z+, r18
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    1498:	47 30       	cpi	r20, 0x07	; 7
    149a:	51 05       	cpc	r21, r1
    149c:	21 f7       	brne	.-56     	; 0x1466 <sysex_encode+0x66>
uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    149e:	08 94       	sec
    14a0:	c1 1c       	adc	r12, r1
    14a2:	d1 1c       	adc	r13, r1
    14a4:	08 5f       	subi	r16, 0xF8	; 248
    14a6:	1f 4f       	sbci	r17, 0xFF	; 255
    14a8:	e7 e0       	ldi	r30, 0x07	; 7
    14aa:	f0 e0       	ldi	r31, 0x00	; 0
    14ac:	ee 0e       	add	r14, r30
    14ae:	ff 1e       	adc	r15, r31
    14b0:	ca 14       	cp	r12, r10
    14b2:	db 04       	cpc	r13, r11
    14b4:	89 f6       	brne	.-94     	; 0x1458 <sysex_encode+0x58>
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
   }

   //fill out the rest if there is any more
   uint8_t remainder = length % 7;
    14b6:	c3 01       	movw	r24, r6
    14b8:	67 e0       	ldi	r22, 0x07	; 7
    14ba:	70 e0       	ldi	r23, 0x00	; 0
    14bc:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <__udivmodhi4>
   if (remainder) {
    14c0:	88 23       	and	r24, r24
    14c2:	d9 f1       	breq	.+118    	; 0x153a <sysex_encode+0x13a>
      uint16_t encoded_msb_idx = encoded_full * 8;
    14c4:	82 01       	movw	r16, r4
    14c6:	00 0f       	add	r16, r16
    14c8:	11 1f       	adc	r17, r17
    14ca:	00 0f       	add	r16, r16
    14cc:	11 1f       	adc	r17, r17
    14ce:	00 0f       	add	r16, r16
    14d0:	11 1f       	adc	r17, r17
      uint16_t input_start_idx = encoded_full * 7;
    14d2:	78 01       	movw	r14, r16
    14d4:	e4 18       	sub	r14, r4
    14d6:	f5 08       	sbc	r15, r5
      encoded[encoded_msb_idx] = 0;
    14d8:	d1 01       	movw	r26, r2
    14da:	a0 0f       	add	r26, r16
    14dc:	b1 1f       	adc	r27, r17
    14de:	1c 92       	st	X, r1
      for(j = 0; j < remainder; j++){
    14e0:	68 2f       	mov	r22, r24
    14e2:	70 e0       	ldi	r23, 0x00	; 0
    14e4:	61 15       	cp	r22, r1
    14e6:	71 05       	cpc	r23, r1
    14e8:	19 f1       	breq	.+70     	; 0x1530 <sysex_encode+0x130>
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    14ea:	e9 81       	ldd	r30, Y+1	; 0x01
    14ec:	fa 81       	ldd	r31, Y+2	; 0x02
    14ee:	ee 0e       	add	r14, r30
    14f0:	ff 1e       	adc	r15, r31
    14f2:	c8 01       	movw	r24, r16
    14f4:	01 96       	adiw	r24, 0x01	; 1
    14f6:	28 0e       	add	r2, r24
    14f8:	39 1e       	adc	r3, r25
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    14fa:	20 e0       	ldi	r18, 0x00	; 0
    14fc:	30 e0       	ldi	r19, 0x00	; 0
         uint8_t current = source[input_start_idx + j];
    14fe:	f7 01       	movw	r30, r14
    1500:	41 91       	ld	r20, Z+
    1502:	7f 01       	movw	r14, r30
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    1504:	2f 5f       	subi	r18, 0xFF	; 255
    1506:	3f 4f       	sbci	r19, 0xFF	; 255
    1508:	84 2f       	mov	r24, r20
    150a:	90 e0       	ldi	r25, 0x00	; 0
    150c:	80 78       	andi	r24, 0x80	; 128
    150e:	90 70       	andi	r25, 0x00	; 0
    1510:	02 2e       	mov	r0, r18
    1512:	02 c0       	rjmp	.+4      	; 0x1518 <sysex_encode+0x118>
    1514:	95 95       	asr	r25
    1516:	87 95       	ror	r24
    1518:	0a 94       	dec	r0
    151a:	e2 f7       	brpl	.-8      	; 0x1514 <sysex_encode+0x114>
    151c:	9c 91       	ld	r25, X
    151e:	89 2b       	or	r24, r25
    1520:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    1522:	4f 77       	andi	r20, 0x7F	; 127
    1524:	f1 01       	movw	r30, r2
    1526:	41 93       	st	Z+, r20
    1528:	1f 01       	movw	r2, r30
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    152a:	26 17       	cp	r18, r22
    152c:	37 07       	cpc	r19, r23
    152e:	38 f3       	brcs	.-50     	; 0x14fe <sysex_encode+0xfe>
         uint8_t current = source[input_start_idx + j];
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
      return encoded_msb_idx + remainder + 1;
    1530:	c8 01       	movw	r24, r16
    1532:	01 96       	adiw	r24, 0x01	; 1
    1534:	86 0f       	add	r24, r22
    1536:	97 1f       	adc	r25, r23
    1538:	07 c0       	rjmp	.+14     	; 0x1548 <sysex_encode+0x148>
   } else {
      return encoded_full * 8;
    153a:	c2 01       	movw	r24, r4
    153c:	88 0f       	add	r24, r24
    153e:	99 1f       	adc	r25, r25
    1540:	88 0f       	add	r24, r24
    1542:	99 1f       	adc	r25, r25
    1544:	88 0f       	add	r24, r24
    1546:	99 1f       	adc	r25, r25
   }
}
    1548:	26 96       	adiw	r28, 0x06	; 6
    154a:	0f b6       	in	r0, 0x3f	; 63
    154c:	f8 94       	cli
    154e:	de bf       	out	0x3e, r29	; 62
    1550:	0f be       	out	0x3f, r0	; 63
    1552:	cd bf       	out	0x3d, r28	; 61
    1554:	df 91       	pop	r29
    1556:	cf 91       	pop	r28
    1558:	1f 91       	pop	r17
    155a:	0f 91       	pop	r16
    155c:	ff 90       	pop	r15
    155e:	ef 90       	pop	r14
    1560:	df 90       	pop	r13
    1562:	cf 90       	pop	r12
    1564:	bf 90       	pop	r11
    1566:	af 90       	pop	r10
    1568:	9f 90       	pop	r9
    156a:	8f 90       	pop	r8
    156c:	7f 90       	pop	r7
    156e:	6f 90       	pop	r6
    1570:	5f 90       	pop	r5
    1572:	4f 90       	pop	r4
    1574:	3f 90       	pop	r3
    1576:	2f 90       	pop	r2
    1578:	08 95       	ret

0000157a <sysex_decode>:

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    157a:	6f 92       	push	r6
    157c:	7f 92       	push	r7
    157e:	8f 92       	push	r8
    1580:	9f 92       	push	r9
    1582:	af 92       	push	r10
    1584:	bf 92       	push	r11
    1586:	cf 92       	push	r12
    1588:	df 92       	push	r13
    158a:	ef 92       	push	r14
    158c:	ff 92       	push	r15
    158e:	0f 93       	push	r16
    1590:	1f 93       	push	r17
    1592:	cf 93       	push	r28
    1594:	df 93       	push	r29
    1596:	3c 01       	movw	r6, r24
    1598:	4b 01       	movw	r8, r22
    159a:	5a 01       	movw	r10, r20
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
    159c:	42 30       	cpi	r20, 0x02	; 2
    159e:	51 05       	cpc	r21, r1
    15a0:	08 f4       	brcc	.+2      	; 0x15a4 <sysex_decode+0x2a>
    15a2:	6f c0       	rjmp	.+222    	; 0x1682 <sysex_decode+0x108>
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
    15a4:	7a 01       	movw	r14, r20
    15a6:	f6 94       	lsr	r15
    15a8:	e7 94       	ror	r14
    15aa:	f6 94       	lsr	r15
    15ac:	e7 94       	ror	r14
    15ae:	f6 94       	lsr	r15
    15b0:	e7 94       	ror	r14

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    15b2:	e1 14       	cp	r14, r1
    15b4:	f1 04       	cpc	r15, r1
    15b6:	29 f1       	breq	.+74     	; 0x1602 <sysex_decode+0x88>
    15b8:	eb 01       	movw	r28, r22
    15ba:	b3 01       	movw	r22, r6
    15bc:	00 e0       	ldi	r16, 0x00	; 0
    15be:	10 e0       	ldi	r17, 0x00	; 0
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    15c0:	cc 24       	eor	r12, r12
    15c2:	dd 24       	eor	r13, r13
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    15c4:	de 01       	movw	r26, r28
    15c6:	11 96       	adiw	r26, 0x01	; 1
    15c8:	fb 01       	movw	r30, r22

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    15ca:	a6 01       	movw	r20, r12
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    15cc:	2d 91       	ld	r18, X+
    15ce:	2f 77       	andi	r18, 0x7F	; 127
    15d0:	20 83       	st	Z, r18
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    15d2:	4f 5f       	subi	r20, 0xFF	; 255
    15d4:	5f 4f       	sbci	r21, 0xFF	; 255
    15d6:	88 81       	ld	r24, Y
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	04 2e       	mov	r0, r20
    15dc:	02 c0       	rjmp	.+4      	; 0x15e2 <sysex_decode+0x68>
    15de:	88 0f       	add	r24, r24
    15e0:	99 1f       	adc	r25, r25
    15e2:	0a 94       	dec	r0
    15e4:	e2 f7       	brpl	.-8      	; 0x15de <sysex_decode+0x64>
    15e6:	80 78       	andi	r24, 0x80	; 128
    15e8:	28 2b       	or	r18, r24
    15ea:	21 93       	st	Z+, r18

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    15ec:	47 30       	cpi	r20, 0x07	; 7
    15ee:	51 05       	cpc	r21, r1
    15f0:	69 f7       	brne	.-38     	; 0x15cc <sysex_decode+0x52>

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    15f2:	0f 5f       	subi	r16, 0xFF	; 255
    15f4:	1f 4f       	sbci	r17, 0xFF	; 255
    15f6:	28 96       	adiw	r28, 0x08	; 8
    15f8:	69 5f       	subi	r22, 0xF9	; 249
    15fa:	7f 4f       	sbci	r23, 0xFF	; 255
    15fc:	0e 15       	cp	r16, r14
    15fe:	1f 05       	cpc	r17, r15
    1600:	09 f7       	brne	.-62     	; 0x15c4 <sysex_decode+0x4a>
      for(j = 0; j < 7; j++){
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
   }
   uint8_t remainder = length % 8;
    1602:	5a 2d       	mov	r21, r10
    1604:	57 70       	andi	r21, 0x07	; 7
   if (remainder) {
    1606:	99 f1       	breq	.+102    	; 0x166e <sysex_decode+0xf4>
      uint16_t encoded_msb_idx = decoded_full * 8;
    1608:	e7 01       	movw	r28, r14
    160a:	cc 0f       	add	r28, r28
    160c:	dd 1f       	adc	r29, r29
    160e:	cc 0f       	add	r28, r28
    1610:	dd 1f       	adc	r29, r29
    1612:	cc 0f       	add	r28, r28
    1614:	dd 1f       	adc	r29, r29
      uint16_t output_start_index = decoded_full * 7;
    1616:	8e 01       	movw	r16, r28
    1618:	0e 19       	sub	r16, r14
    161a:	1f 09       	sbc	r17, r15
      for(j = 0; j < (remainder - 1); j++) {
    161c:	65 2f       	mov	r22, r21
    161e:	70 e0       	ldi	r23, 0x00	; 0
    1620:	61 50       	subi	r22, 0x01	; 1
    1622:	70 40       	sbci	r23, 0x00	; 0
    1624:	f9 f0       	breq	.+62     	; 0x1664 <sysex_decode+0xea>
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    1626:	ce 01       	movw	r24, r28
    1628:	01 96       	adiw	r24, 0x01	; 1
    162a:	d4 01       	movw	r26, r8
    162c:	a8 0f       	add	r26, r24
    162e:	b9 1f       	adc	r27, r25
    1630:	f3 01       	movw	r30, r6
    1632:	e0 0f       	add	r30, r16
    1634:	f1 1f       	adc	r31, r17
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    1636:	20 e0       	ldi	r18, 0x00	; 0
    1638:	30 e0       	ldi	r19, 0x00	; 0
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    163a:	c8 0d       	add	r28, r8
    163c:	d9 1d       	adc	r29, r9
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    163e:	4d 91       	ld	r20, X+
    1640:	4f 77       	andi	r20, 0x7F	; 127
    1642:	40 83       	st	Z, r20
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    1644:	2f 5f       	subi	r18, 0xFF	; 255
    1646:	3f 4f       	sbci	r19, 0xFF	; 255
    1648:	88 81       	ld	r24, Y
    164a:	90 e0       	ldi	r25, 0x00	; 0
    164c:	02 2e       	mov	r0, r18
    164e:	02 c0       	rjmp	.+4      	; 0x1654 <sysex_decode+0xda>
    1650:	88 0f       	add	r24, r24
    1652:	99 1f       	adc	r25, r25
    1654:	0a 94       	dec	r0
    1656:	e2 f7       	brpl	.-8      	; 0x1650 <sysex_decode+0xd6>
    1658:	80 78       	andi	r24, 0x80	; 128
    165a:	48 2b       	or	r20, r24
    165c:	41 93       	st	Z+, r20
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    165e:	26 17       	cp	r18, r22
    1660:	37 07       	cpc	r19, r23
    1662:	68 f3       	brcs	.-38     	; 0x163e <sysex_decode+0xc4>
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
      return decoded_full * 7 + remainder - 1;
    1664:	c8 01       	movw	r24, r16
    1666:	01 97       	sbiw	r24, 0x01	; 1
    1668:	85 0f       	add	r24, r21
    166a:	91 1d       	adc	r25, r1
    166c:	0c c0       	rjmp	.+24     	; 0x1686 <sysex_decode+0x10c>
   } else {
      return decoded_full * 7;
    166e:	c7 01       	movw	r24, r14
    1670:	88 0f       	add	r24, r24
    1672:	99 1f       	adc	r25, r25
    1674:	88 0f       	add	r24, r24
    1676:	99 1f       	adc	r25, r25
    1678:	88 0f       	add	r24, r24
    167a:	99 1f       	adc	r25, r25
    167c:	8e 19       	sub	r24, r14
    167e:	9f 09       	sbc	r25, r15
    1680:	02 c0       	rjmp	.+4      	; 0x1686 <sysex_decode+0x10c>
uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
      return 0;
    1682:	80 e0       	ldi	r24, 0x00	; 0
    1684:	90 e0       	ldi	r25, 0x00	; 0
      }
      return decoded_full * 7 + remainder - 1;
   } else {
      return decoded_full * 7;
   }
}
    1686:	df 91       	pop	r29
    1688:	cf 91       	pop	r28
    168a:	1f 91       	pop	r17
    168c:	0f 91       	pop	r16
    168e:	ff 90       	pop	r15
    1690:	ef 90       	pop	r14
    1692:	df 90       	pop	r13
    1694:	cf 90       	pop	r12
    1696:	bf 90       	pop	r11
    1698:	af 90       	pop	r10
    169a:	9f 90       	pop	r9
    169c:	8f 90       	pop	r8
    169e:	7f 90       	pop	r7
    16a0:	6f 90       	pop	r6
    16a2:	08 95       	ret

000016a4 <__udivmodhi4>:
    16a4:	aa 1b       	sub	r26, r26
    16a6:	bb 1b       	sub	r27, r27
    16a8:	51 e1       	ldi	r21, 0x11	; 17
    16aa:	07 c0       	rjmp	.+14     	; 0x16ba <__udivmodhi4_ep>

000016ac <__udivmodhi4_loop>:
    16ac:	aa 1f       	adc	r26, r26
    16ae:	bb 1f       	adc	r27, r27
    16b0:	a6 17       	cp	r26, r22
    16b2:	b7 07       	cpc	r27, r23
    16b4:	10 f0       	brcs	.+4      	; 0x16ba <__udivmodhi4_ep>
    16b6:	a6 1b       	sub	r26, r22
    16b8:	b7 0b       	sbc	r27, r23

000016ba <__udivmodhi4_ep>:
    16ba:	88 1f       	adc	r24, r24
    16bc:	99 1f       	adc	r25, r25
    16be:	5a 95       	dec	r21
    16c0:	a9 f7       	brne	.-22     	; 0x16ac <__udivmodhi4_loop>
    16c2:	80 95       	com	r24
    16c4:	90 95       	com	r25
    16c6:	bc 01       	movw	r22, r24
    16c8:	cd 01       	movw	r24, r26
    16ca:	08 95       	ret

000016cc <__divmodhi4>:
    16cc:	97 fb       	bst	r25, 7
    16ce:	09 2e       	mov	r0, r25
    16d0:	07 26       	eor	r0, r23
    16d2:	0a d0       	rcall	.+20     	; 0x16e8 <__divmodhi4_neg1>
    16d4:	77 fd       	sbrc	r23, 7
    16d6:	04 d0       	rcall	.+8      	; 0x16e0 <__divmodhi4_neg2>
    16d8:	e5 df       	rcall	.-54     	; 0x16a4 <__udivmodhi4>
    16da:	06 d0       	rcall	.+12     	; 0x16e8 <__divmodhi4_neg1>
    16dc:	00 20       	and	r0, r0
    16de:	1a f4       	brpl	.+6      	; 0x16e6 <__divmodhi4_exit>

000016e0 <__divmodhi4_neg2>:
    16e0:	70 95       	com	r23
    16e2:	61 95       	neg	r22
    16e4:	7f 4f       	sbci	r23, 0xFF	; 255

000016e6 <__divmodhi4_exit>:
    16e6:	08 95       	ret

000016e8 <__divmodhi4_neg1>:
    16e8:	f6 f7       	brtc	.-4      	; 0x16e6 <__divmodhi4_exit>
    16ea:	90 95       	com	r25
    16ec:	81 95       	neg	r24
    16ee:	9f 4f       	sbci	r25, 0xFF	; 255
    16f0:	08 95       	ret

000016f2 <memcpy>:
    16f2:	fb 01       	movw	r30, r22
    16f4:	dc 01       	movw	r26, r24
    16f6:	02 c0       	rjmp	.+4      	; 0x16fc <memcpy+0xa>
    16f8:	01 90       	ld	r0, Z+
    16fa:	0d 92       	st	X+, r0
    16fc:	41 50       	subi	r20, 0x01	; 1
    16fe:	50 40       	sbci	r21, 0x00	; 0
    1700:	d8 f7       	brcc	.-10     	; 0x16f8 <memcpy+0x6>
    1702:	08 95       	ret

00001704 <_exit>:
    1704:	f8 94       	cli

00001706 <__stop_program>:
    1706:	ff cf       	rjmp	.-2      	; 0x1706 <__stop_program>
