Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct 18 21:08:10 2022
| Host         : DESKTOP-FKMFD8S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file board_timing_summary_routed.rpt -pb board_timing_summary_routed.pb -rpx board_timing_summary_routed.rpx -warn_on_violation
| Design       : board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (46)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (132)
5. checking no_input_delay (13)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (46)
-------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_5khz/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (132)
--------------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  141          inf        0.000                      0                  141           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outaddr[3]
                            (input port)
  Destination:            hex[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.906ns  (logic 5.577ns (37.416%)  route 9.329ns (62.584%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  outaddr[3] (IN)
                         net (fo=0)                   0.000     0.000    outaddr[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  outaddr_IBUF[3]_inst/O
                         net (fo=6, routed)           4.445     5.412    my_rf/ram_reg_0_15_0_3/ADDRA3
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.562 r  my_rf/ram_reg_0_15_0_3/RAMA/O
                         net (fo=1, routed)           0.665     6.227    my7seg/dout[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.352     6.579 r  my7seg/hex_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.966     7.545    my7seg/d[0]
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.356     7.901 r  my7seg/hex_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.253    11.154    hex_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    14.906 r  hex_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.906    hex[3]
    K13                                                               r  hex[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outaddr[2]
                            (input port)
  Destination:            hex[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.025ns  (logic 5.641ns (40.221%)  route 8.384ns (59.779%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  outaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    outaddr[2]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  outaddr_IBUF[2]_inst/O
                         net (fo=6, routed)           4.327     5.309    my_rf/ram_reg_0_15_0_3/ADDRB2
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     5.459 r  my_rf/ram_reg_0_15_0_3/RAMB/O
                         net (fo=1, routed)           0.810     6.269    my7seg/dout[2]
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.376     6.645 r  my7seg/hex_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.821     7.466    my7seg/d[2]
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.354     7.820 r  my7seg/hex_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.426    10.246    hex_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    14.025 r  hex_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.025    hex[0]
    T10                                                               r  hex[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outaddr[2]
                            (input port)
  Destination:            hex[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.690ns  (logic 5.390ns (39.368%)  route 8.301ns (60.632%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  outaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    outaddr[2]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  outaddr_IBUF[2]_inst/O
                         net (fo=6, routed)           4.327     5.309    my_rf/ram_reg_0_15_0_3/ADDRB2
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     5.459 r  my_rf/ram_reg_0_15_0_3/RAMB/O
                         net (fo=1, routed)           0.810     6.269    my7seg/dout[2]
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.376     6.645 r  my7seg/hex_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.821     7.466    my7seg/d[2]
    SLICE_X0Y71          LUT4 (Prop_lut4_I1_O)        0.326     7.792 r  my7seg/hex_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.343    10.135    hex_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.690 r  hex_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.690    hex[1]
    R10                                                               r  hex[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outaddr[3]
                            (input port)
  Destination:            hex[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.654ns  (logic 5.290ns (38.743%)  route 8.364ns (61.257%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  outaddr[3] (IN)
                         net (fo=0)                   0.000     0.000    outaddr[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  outaddr_IBUF[3]_inst/O
                         net (fo=6, routed)           4.445     5.412    my_rf/ram_reg_0_15_0_3/ADDRA3
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.562 f  my_rf/ram_reg_0_15_0_3/RAMA/O
                         net (fo=1, routed)           0.665     6.227    my7seg/dout[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.352     6.579 f  my7seg/hex_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.966     7.545    my7seg/d[0]
    SLICE_X0Y72          LUT4 (Prop_lut4_I2_O)        0.328     7.873 r  my7seg/hex_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.288    10.161    hex_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.654 r  hex_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.654    hex[2]
    K16                                                               r  hex[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outaddr[3]
                            (input port)
  Destination:            hex[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.604ns  (logic 5.594ns (41.118%)  route 8.010ns (58.882%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  outaddr[3] (IN)
                         net (fo=0)                   0.000     0.000    outaddr[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  outaddr_IBUF[3]_inst/O
                         net (fo=6, routed)           4.445     5.412    my_rf/ram_reg_0_15_0_3/ADDRA3
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.562 r  my_rf/ram_reg_0_15_0_3/RAMA/O
                         net (fo=1, routed)           0.665     6.227    my7seg/dout[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.352     6.579 r  my7seg/hex_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.969     7.548    my7seg/d[0]
    SLICE_X0Y72          LUT4 (Prop_lut4_I1_O)        0.356     7.904 r  my7seg/hex_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.932     9.835    hex_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    13.604 r  hex_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.604    hex[5]
    T11                                                               r  hex[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outaddr[3]
                            (input port)
  Destination:            hex[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.493ns  (logic 5.334ns (39.535%)  route 8.158ns (60.465%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  outaddr[3] (IN)
                         net (fo=0)                   0.000     0.000    outaddr[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  outaddr_IBUF[3]_inst/O
                         net (fo=6, routed)           4.445     5.412    my_rf/ram_reg_0_15_0_3/ADDRA3
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.562 r  my_rf/ram_reg_0_15_0_3/RAMA/O
                         net (fo=1, routed)           0.665     6.227    my7seg/dout[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.352     6.579 r  my7seg/hex_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.607     7.186    my7seg/d[0]
    SLICE_X0Y72          LUT4 (Prop_lut4_I2_O)        0.328     7.514 r  my7seg/hex_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.442     9.955    hex_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.493 r  hex_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.493    hex[6]
    L18                                                               r  hex[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outaddr[3]
                            (input port)
  Destination:            hex[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.081ns  (logic 5.331ns (40.751%)  route 7.750ns (59.249%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  outaddr[3] (IN)
                         net (fo=0)                   0.000     0.000    outaddr[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  outaddr_IBUF[3]_inst/O
                         net (fo=6, routed)           4.445     5.412    my_rf/ram_reg_0_15_0_3/ADDRA3
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.562 r  my_rf/ram_reg_0_15_0_3/RAMA/O
                         net (fo=1, routed)           0.665     6.227    my7seg/dout[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.352     6.579 r  my7seg/hex_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.969     7.548    my7seg/d[0]
    SLICE_X0Y72          LUT4 (Prop_lut4_I0_O)        0.328     7.876 r  my7seg/hex_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.547    hex_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.081 r  hex_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.081    hex[4]
    P15                                                               r  hex[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my7seg/s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 4.368ns (53.235%)  route 3.837ns (46.765%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  my7seg/s_reg[0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my7seg/s_reg[0]/Q
                         net (fo=9, routed)           0.888     1.344    my7seg/s[0]
    SLICE_X2Y71          LUT3 (Prop_lut3_I2_O)        0.152     1.496 r  my7seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.949     4.445    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.760     8.204 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.204    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my7seg/s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.776ns  (logic 4.116ns (52.925%)  route 3.661ns (47.075%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  my7seg/s_reg[0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my7seg/s_reg[0]/Q
                         net (fo=9, routed)           0.896     1.352    my7seg/s[0]
    SLICE_X2Y71          LUT3 (Prop_lut3_I2_O)        0.124     1.476 r  my7seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.765     4.241    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.776 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.776    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            my_rf/ram_reg_0_15_0_3/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 1.467ns (24.162%)  route 4.603ns (75.838%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  din_IBUF[0]_inst/O
                         net (fo=2, routed)           4.603     6.070    my_rf/ram_reg_0_15_0_3/DIA0
    SLICE_X2Y70          RAMD32                                       r  my_rf/ram_reg_0_15_0_3/RAMA/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_5khz/clkcount_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_5khz/clkcount_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  my_5khz/clkcount_reg[31]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_5khz/clkcount_reg[31]/Q
                         net (fo=2, routed)           0.117     0.258    my_5khz/clkcount_reg[31]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  my_5khz/clkcount_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    my_5khz/clkcount_reg[28]_i_1_n_4
    SLICE_X1Y74          FDRE                                         r  my_5khz/clkcount_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_5khz/clkcount_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_5khz/clkcount_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  my_5khz/clkcount_reg[19]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_5khz/clkcount_reg[19]/Q
                         net (fo=2, routed)           0.119     0.260    my_5khz/clkcount_reg[19]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  my_5khz/clkcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    my_5khz/clkcount_reg[16]_i_1_n_4
    SLICE_X1Y71          FDRE                                         r  my_5khz/clkcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_5khz/clkcount_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_5khz/clkcount_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  my_5khz/clkcount_reg[27]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_5khz/clkcount_reg[27]/Q
                         net (fo=2, routed)           0.119     0.260    my_5khz/clkcount_reg[27]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  my_5khz/clkcount_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    my_5khz/clkcount_reg[24]_i_1_n_4
    SLICE_X1Y73          FDRE                                         r  my_5khz/clkcount_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_5khz/clkcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_5khz/clkcount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  my_5khz/clkcount_reg[3]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_5khz/clkcount_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    my_5khz/clkcount_reg[3]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  my_5khz/clkcount_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    my_5khz/clkcount_reg[0]_i_2_n_4
    SLICE_X1Y67          FDRE                                         r  my_5khz/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_5khz/clkcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_5khz/clkcount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  my_5khz/clkcount_reg[7]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_5khz/clkcount_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    my_5khz/clkcount_reg[7]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  my_5khz/clkcount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    my_5khz/clkcount_reg[4]_i_1_n_4
    SLICE_X1Y68          FDRE                                         r  my_5khz/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_5khz/clkcount_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_5khz/clkcount_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  my_5khz/clkcount_reg[23]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_5khz/clkcount_reg[23]/Q
                         net (fo=2, routed)           0.120     0.261    my_5khz/clkcount_reg[23]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  my_5khz/clkcount_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    my_5khz/clkcount_reg[20]_i_1_n_4
    SLICE_X1Y72          FDRE                                         r  my_5khz/clkcount_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_5khz/clkcount_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_5khz/clkcount_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  my_5khz/clkcount_reg[16]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_5khz/clkcount_reg[16]/Q
                         net (fo=2, routed)           0.114     0.255    my_5khz/clkcount_reg[16]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  my_5khz/clkcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    my_5khz/clkcount_reg[16]_i_1_n_7
    SLICE_X1Y71          FDRE                                         r  my_5khz/clkcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_5khz/clkcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_5khz/clkcount_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  my_5khz/clkcount_reg[11]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_5khz/clkcount_reg[11]/Q
                         net (fo=2, routed)           0.123     0.264    my_5khz/clkcount_reg[11]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.372 r  my_5khz/clkcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.372    my_5khz/clkcount_reg[8]_i_1_n_4
    SLICE_X1Y69          FDRE                                         r  my_5khz/clkcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_5khz/clkcount_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_5khz/clkout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.231ns (62.121%)  route 0.141ns (37.879%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  my_5khz/clkcount_reg[17]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_5khz/clkcount_reg[17]/Q
                         net (fo=2, routed)           0.072     0.213    my_5khz/clkcount_reg[17]
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.045     0.258 r  my_5khz/clkcount[0]_i_3/O
                         net (fo=2, routed)           0.069     0.327    my_5khz/clkcount[0]_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.045     0.372 r  my_5khz/clkout_i_1/O
                         net (fo=1, routed)           0.000     0.372    my_5khz/clkout_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  my_5khz/clkout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_5khz/clkcount_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_5khz/clkcount_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  my_5khz/clkcount_reg[12]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_5khz/clkcount_reg[12]/Q
                         net (fo=2, routed)           0.116     0.257    my_5khz/clkcount_reg[12]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  my_5khz/clkcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    my_5khz/clkcount_reg[12]_i_1_n_7
    SLICE_X1Y70          FDRE                                         r  my_5khz/clkcount_reg[12]/D
  -------------------------------------------------------------------    -------------------





