Checking out license 'RTL_Compiler_Physical'... (0 seconds elapsed)
License RTL_Compiler_Physical checkout failed
Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
License RTL_Compiler_Ultra checkout failed
Checking out license 'RTL_Compiler_Verification'... (0 seconds elapsed)
License RTL_Compiler_Verification checkout failed
Checking out license 'FE_GPS'... (0 seconds elapsed)
License FE_GPS checkout failed
Checking out license 'SOC_Encounter_GPS'... (0 seconds elapsed)
License SOC_Encounter_GPS checkout failed
Checking out license 'First_Encounter_GXL'... (0 seconds elapsed)
License First_Encounter_GXL checkout failed
Checking out license 'SOC_Encounter_GXL'... (0 seconds elapsed)
License SOC_Encounter_GXL checkout failed
Checking out license 'Encounter_Design_Planner_XL'... (0 seconds elapsed)
License Encounter_Design_Planner_XL checkout failed
Checking out license 'Encounter_Digital_Impl_Sys_XL'... (0 seconds elapsed)
License Encounter_Digital_Impl_Sys_XL checkout failed
Checking out license 'RTL_Compiler_Physical'... (1 seconds elapsed)
License RTL_Compiler_Physical checkout failed
Checking out license 'RTL_Compiler_L'... (0 seconds elapsed)
License RTL_Compiler_L checkout failed
Checking out license 'Virtuoso_Digital_Implem'... (0 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
               Version v08.10-s108_1 (64-bit), built Jul 29 2008


Sourcing './rc_tempR.tcl' (Mon Mar 27 16:33:55 PDT 2017)...
  Setting attribute of root '/': 'library' = /home/scf-12/ee552/proteus/pdk/proteus/qdi_image_ta.lib
  Setting attribute of root '/': 'hdl_language' = sv
  Setting attribute of root '/': 'hdl_search_path' = 
  Cannot remove 'cadence' from attribute 'input_pragma_keyword'.
  Setting attribute of root '/': 'input_pragma_keyword' = cadence synopsys pragma get2chip g2c
  Setting attribute of root '/': 'synthesis_off_command' = translate_off synthesis_off
  Setting attribute of root '/': 'synthesis_on_command' = translate_on synthesis_on
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
  Setting attribute of root '/': 'hdl_trim_target_index' = false
  Setting attribute of root '/': 'write_vlog_bit_blast_mapped_ports' = true
  Setting attribute of root '/': 'bit_blasted_port_style' = %s[%d]
	integer receiveCounter =0;
	                         |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '/home/scf-12/ee552/proteus/pdk/proteus/e1ofN_M.sv' on line 27, column 27.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
	logic e = 0;
	           |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '/home/scf-12/ee552/proteus/pdk/proteus/rtl_interface.sv' on line 7, column 13.
Warning : Missing a setup timing arc for next-state library pin. [LBR-34]
        : Library pin 'LATCH_X2/L' has no setup arcs.
        : Pins used in next-state functions must have setup timing arcs.  Otherwise, the library cell will be treated as a timing-model.
  Library has 1010 usable logic and 8 usable sequential lib-cells.
  Elaborating top-level block 'acc' from file '/home/scf-30/huayufu/acc/acc.rtl.sv'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused register 'ff$a' in module 'acc_RTL_WIDTH16_A_rtl_interface_N2_M16_RtlIn_Sum_rtl_interface_N2_M16_RtlOut' in file '/home/scf-30/huayufu/acc/acc.rtl.sv' on line 8.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Use 'set_attribute hdl_preserve_unused_registers true /' to preserve the flip-flop or latch.
  Done elaborating 'acc'.
1
START: creating CLK with period 0.9
START: Bug 13448 Flatten CSP cells
START: ProteusRestrictSynthesis
  Setting attribute of libcell 'TOK_EDFF_X2': 'avoid' = true
  Setting attribute of libcell 'TOK_EDFF_X4': 'avoid' = true
  Setting attribute of libcell 'TOK_EDFF_X6': 'avoid' = true
  Setting attribute of libcell 'TOK_EDFF_X8': 'avoid' = true
START: ProteusRcConstraintsUser
START: synthesize -to_generic
Warning : Missing a setup timing arc for next-state library pin. [LBR-34]
        : Library pin 'LATCH_X2/L' has no setup arcs.
  Library has 1010 usable logic and 4 usable sequential lib-cells.
Deleting 1 hierarchical instance.  It does not transitively
  drive any primary outputs.
  Synthesis succeeded.
START: report datapath
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s108_1
  Generated on:           Mar 27 2017  04:34:31 PM
  Module:                 acc
  Technology library:     PROTEUS 1.0
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Inferred components

             Operator Signedness Inputs Outputs CellArea Line Col  Filename  
=============================================================================
acc
 acc_RTL_BODY
  add_28_30
  module:add_unsigned
   very_fast     +    unsigned   16x16  16       5184.43   28  30 acc.rtl.sv 
=============================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules  5184.43      63.80 
external muxes       0.00       0.00 
others            2941.64      36.20 
-------------------------------------
total             8126.07     100.00 

START: report gates
============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s108_1
  Generated on:           Mar 27 2017  04:34:31 PM
  Module:                 acc
  Technology library:     PROTEUS 1.0
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                 
    Gate      Instances   Area     Library  
--------------------------------------------
RECV_1of2_X2         16  619.315    PROTEUS 
SEND_1of2_X2         16  376.013    PROTEUS 
--------------------------------------------
total                32  995.328            


                                      
    Type     Instances   Area  Area % 
--------------------------------------
timing_model        32 995.328  100.0 
sequential          16   0.000    0.0 
inverter            38   0.000    0.0 
logic              132   0.000    0.0 
--------------------------------------
total              218 995.328  100.0 

START: synthesize -to_mapped -effort high
Mapping acc to gates.
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:    24 ps
Target path end-point (Pin: acc_RTL_BODY/ff$sum_reg[13]/d)

 
Global mapping status
=====================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_map       5463       0  N/A
 
Global incremental target info
==============================
Cost Group 'CLK' target slack:    16 ps
Target path end-point (Pin: acc_RTL_BODY/ff$sum_reg[15]/L (TOK_BUF_X6/L))

 
Global incremental optimization status
======================================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_inc       5313       0  N/A
                         Group  
                         Total  - - - - DRC Totals - - - - 
                 Total   Worst      Max       Max    Max   
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 simp_cc_in       5272       0         0        0        0
 
Incremental optimization status
===============================
                         Group  
                         Total  - - - - DRC Totals - - - - 
                 Total   Worst      Max       Max    Max   
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       5272       0         0        0        0
 init_drc         5272       0         0        0        0
 init_area        5272       0         0        0        0
 gate_comp        5193       0         0        0        0
 glob_area        5183       0         0        0        0
 
Incremental optimization status
===============================
                         Group  
                         Total  - - - - DRC Totals - - - - 
                 Total   Worst      Max       Max    Max   
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       5183       0         0        0        0
 init_drc         5183       0         0        0        0
 init_area        5183       0         0        0        0
 
Incremental optimization status
===============================
                         Group  
                         Total  - - - - DRC Totals - - - - 
                 Total   Worst      Max       Max    Max   
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       5183       0         0        0        0
 init_drc         5183       0         0        0        0
 init_area        5183       0         0        0        0

  Done mapping acc
  Synthesis succeeded.
START: Bug 13448 Peephole optimize RECV/SEND
  Incrementally optimizing acc
 
Incremental optimization status
===============================
                         Group  
                         Total  - - - - DRC Totals - - - - 
                 Total   Worst      Max       Max    Max   
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       5183       0         0        0        0
 init_drc         5183       0         0        0        0
 init_area        5183       0         0        0        0
 
Incremental optimization status
===============================
                         Group  
                         Total  - - - - DRC Totals - - - - 
                 Total   Worst      Max       Max    Max   
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       5183       0         0        0        0
 init_drc         5183       0         0        0        0
 init_area        5183       0         0        0        0

  Done mapping acc
  Synthesis succeeded.
START: ProteusRcReportUser
START: report timing -lint
============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s108_1
  Generated on:           Mar 27 2017  04:37:13 PM
  Module:                 acc
  Technology library:     PROTEUS 1.0
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No problems found.

START: report timing
============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s108_1
  Generated on:           Mar 27 2017  04:37:13 PM
  Module:                 acc
  Technology library:     PROTEUS 1.0
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

       Pin                     Type              Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock CLK)          launch                                                   0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                              0             0 R 
  ff$sum_reg[0]/R    TOK_BUF_X6                       2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                                        +0      60   
    g19188/X         LOGIC2_8_X4                      2  2.3   15   +61     122 F 
    g19167/A0                                                        +0     122   
    g19167/X         LOGIC3_17_X4                     3  3.1   20   +89     210 R 
    g19155/A1                                                        +0     210   
    g19155/X         LOGIC4_00EF_X4                   2  2.2   15   +76     286 R 
    g19149/A0                                                        +0     286   
    g19149/X         LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     388 R 
    g19148/L                                                         +0     388   
    g19148/R         BUF_X1                           4  4.1   22   +79     467 R 
    g19143/A0                                                        +0     467   
    g19143/X         LOGIC3_0B_X4                     2  2.2   17   +84     551 R 
    g19142/L                                                         +0     551   
    g19142/R         BUF_X1                           3  3.3   21   +74     625 R 
    g19127/A2                                                        +0     625   
    g19127/X         LOGIC5_4F44FFFF_X2               1  1.5   21   +97     722 F 
    g19122/A2                                                        +0     722   
    g19122/X         LOGIC3_96_X4                     2  3.1   17   +72     794 R 
  add_28_30/Z[9] 
  ff$sum_reg[9]/L    TOK_BUF_X6                                      +0     794   
  ff$sum_reg[9]/CK   setup                                      0    +0     794 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)          capture                                                900 R 
----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     106ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[9]/L

path   2:

       Pin                      Type              Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock CLK)           launch                                                   0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                               0             0 R 
  ff$sum_reg[0]/R     TOK_BUF_X6                       2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                                         +0      60   
    g19188/X          LOGIC2_8_X4                      2  2.3   15   +61     122 F 
    g19167/A0                                                         +0     122   
    g19167/X          LOGIC3_17_X4                     3  3.1   20   +89     210 R 
    g19155/A1                                                         +0     210   
    g19155/X          LOGIC4_00EF_X4                   2  2.2   15   +76     286 R 
    g19149/A0                                                         +0     286   
    g19149/X          LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     388 R 
    g19145/A3                                                         +0     388   
    g19145/X          LOGIC4_0080_X2                   1  1.0   17   +69     457 F 
    g19141/A3                                                         +0     457   
    g19141/X          LOGIC4_0007_X2                   2  2.2   20   +77     534 R 
    g19140/L                                                          +0     534   
    g19140/R          BUF_X1                           3  3.3   21   +76     609 R 
    g19128/A2                                                         +0     609   
    g19128/X          LOGIC5_4F44FFFF_X2               1  1.5   21   +97     706 F 
    g19121/A2                                                         +0     706   
    g19121/X          LOGIC3_96_X4                     2  3.1   17   +72     778 F 
  add_28_30/Z[13] 
  ff$sum_reg[13]/L    TOK_BUF_X6                                      +0     778   
  ff$sum_reg[13]/CK   setup                                      0    +0     778 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)           capture                                                900 R 
-----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     122ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[13]/L

path   3:

       Pin                      Type              Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock CLK)           launch                                                   0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                               0             0 R 
  ff$sum_reg[0]/R     TOK_BUF_X6                       2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                                         +0      60   
    g19188/X          LOGIC2_8_X4                      2  2.3   15   +61     122 F 
    g19167/A0                                                         +0     122   
    g19167/X          LOGIC3_17_X4                     3  3.1   20   +89     210 R 
    g19155/A1                                                         +0     210   
    g19155/X          LOGIC4_00EF_X4                   2  2.2   15   +76     286 R 
    g19149/A0                                                         +0     286   
    g19149/X          LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     388 R 
    g19145/A3                                                         +0     388   
    g19145/X          LOGIC4_0080_X2                   1  1.0   17   +69     457 F 
    g19141/A3                                                         +0     457   
    g19141/X          LOGIC4_0007_X2                   2  2.2   20   +77     534 R 
    g19137/A3                                                         +0     534   
    g19137/X          LOGIC4_000E_X2                   2  1.9   19   +79     612 F 
    g19131/A1                                                         +0     612   
    g19131/X          LOGIC2_2_X4                      2  2.3   15   +70     682 R 
    g19123/A1                                                         +0     682   
    g19123/X          LOGIC4_FF1F_X2                   2  3.1   21   +92     775 F 
  add_28_30/Z[15] 
  ff$sum_reg[15]/L    TOK_BUF_X6                                      +0     775   
  ff$sum_reg[15]/CK   setup                                      0    +0     775 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)           capture                                                900 R 
-----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     125ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[15]/L

path   4:

       Pin                      Type              Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock CLK)           launch                                                   0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                               0             0 R 
  ff$sum_reg[0]/R     TOK_BUF_X6                       2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                                         +0      60   
    g19188/X          LOGIC2_8_X4                      2  2.3   15   +61     122 F 
    g19167/A0                                                         +0     122   
    g19167/X          LOGIC3_17_X4                     3  3.1   20   +89     210 R 
    g19155/A1                                                         +0     210   
    g19155/X          LOGIC4_00EF_X4                   2  2.2   15   +76     286 R 
    g19149/A0                                                         +0     286   
    g19149/X          LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     388 R 
    g19148/L                                                          +0     388   
    g19148/R          BUF_X1                           4  4.1   22   +79     467 R 
    g19143/A0                                                         +0     467   
    g19143/X          LOGIC3_0B_X4                     2  2.2   17   +84     551 R 
    g19136/A1                                                         +0     551   
    g19136/X          LOGIC2_2_X4                      2  1.9   14   +62     613 F 
    g19130/A1                                                         +0     613   
    g19130/X          LOGIC2_2_X4                      2  2.3   15   +67     680 R 
    g19124/A1                                                         +0     680   
    g19124/X          LOGIC4_FF1F_X2                   2  3.1   21   +92     773 F 
  add_28_30/Z[11] 
  ff$sum_reg[11]/L    TOK_BUF_X6                                      +0     773   
  ff$sum_reg[11]/CK   setup                                      0    +0     773 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)           capture                                                900 R 
-----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     127ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[11]/L

path   5:

       Pin                      Type              Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock CLK)           launch                                                   0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                               0             0 R 
  ff$sum_reg[0]/R     TOK_BUF_X6                       2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                                         +0      60   
    g19188/X          LOGIC2_8_X4                      2  2.3   15   +61     122 F 
    g19167/A0                                                         +0     122   
    g19167/X          LOGIC3_17_X4                     3  3.1   20   +89     210 R 
    g19155/A1                                                         +0     210   
    g19155/X          LOGIC4_00EF_X4                   2  2.2   15   +76     286 R 
    g19149/A0                                                         +0     286   
    g19149/X          LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     388 R 
    g19145/A3                                                         +0     388   
    g19145/X          LOGIC4_0080_X2                   1  1.0   17   +69     457 F 
    g19141/A3                                                         +0     457   
    g19141/X          LOGIC4_0007_X2                   2  2.2   20   +77     534 R 
    g19137/A3                                                         +0     534   
    g19137/X          LOGIC4_000E_X2                   2  1.9   19   +79     612 F 
    g19131/A1                                                         +0     612   
    g19131/X          LOGIC2_2_X4                      2  2.3   15   +70     682 R 
    g19126/A2                                                         +0     682   
    g19126/X          LOGIC3_69_X4                     2  3.1   18   +69     751 R 
  add_28_30/Z[14] 
  ff$sum_reg[14]/L    TOK_BUF_X6                                      +0     751   
  ff$sum_reg[14]/CK   setup                                      0    +0     751 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)           capture                                                900 R 
-----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     149ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[14]/L

path   6:

       Pin                      Type              Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock CLK)           launch                                                   0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                               0             0 R 
  ff$sum_reg[0]/R     TOK_BUF_X6                       2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                                         +0      60   
    g19188/X          LOGIC2_8_X4                      2  2.3   15   +61     122 F 
    g19167/A0                                                         +0     122   
    g19167/X          LOGIC3_17_X4                     3  3.1   20   +89     210 R 
    g19155/A1                                                         +0     210   
    g19155/X          LOGIC4_00EF_X4                   2  2.2   15   +76     286 R 
    g19149/A0                                                         +0     286   
    g19149/X          LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     388 R 
    g19148/L                                                          +0     388   
    g19148/R          BUF_X1                           4  4.1   22   +79     467 R 
    g19143/A0                                                         +0     467   
    g19143/X          LOGIC3_0B_X4                     2  2.2   17   +84     551 R 
    g19136/A1                                                         +0     551   
    g19136/X          LOGIC2_2_X4                      2  1.9   14   +62     613 F 
    g19130/A1                                                         +0     613   
    g19130/X          LOGIC2_2_X4                      2  2.3   15   +67     680 R 
    g19125/A2                                                         +0     680   
    g19125/X          LOGIC3_69_X4                     2  3.1   18   +69     749 R 
  add_28_30/Z[10] 
  ff$sum_reg[10]/L    TOK_BUF_X6                                      +0     749   
  ff$sum_reg[10]/CK   setup                                      0    +0     749 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)           capture                                                900 R 
-----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     151ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[10]/L

path   7:

       Pin                     Type              Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock CLK)          launch                                                   0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                              0             0 R 
  ff$sum_reg[0]/R    TOK_BUF_X6                       2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                                        +0      60   
    g19188/X         LOGIC2_8_X4                      2  2.3   15   +61     122 F 
    g19167/A0                                                        +0     122   
    g19167/X         LOGIC3_17_X4                     3  3.1   20   +89     210 R 
    g19155/A1                                                        +0     210   
    g19155/X         LOGIC4_00EF_X4                   2  2.2   15   +76     286 R 
    g19149/A0                                                        +0     286   
    g19149/X         LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     388 R 
    g19148/L                                                         +0     388   
    g19148/R         BUF_X1                           4  4.1   22   +79     467 R 
    g19143/A0                                                        +0     467   
    g19143/X         LOGIC3_0B_X4                     2  2.2   17   +84     551 R 
    g19142/L                                                         +0     551   
    g19142/R         BUF_X1                           3  3.3   21   +74     625 R 
    g19135/A2                                                        +0     625   
    g19135/X         LOGIC3_69_X4                     2  3.1   18   +72     698 R 
  add_28_30/Z[8] 
  ff$sum_reg[8]/L    TOK_BUF_X6                                      +0     698   
  ff$sum_reg[8]/CK   setup                                      0    +0     698 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)          capture                                                900 R 
----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     202ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[8]/L

path   8:

       Pin                      Type              Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock CLK)           launch                                                   0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                               0             0 R 
  ff$sum_reg[0]/R     TOK_BUF_X6                       2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                                         +0      60   
    g19188/X          LOGIC2_8_X4                      2  2.3   15   +61     122 F 
    g19167/A0                                                         +0     122   
    g19167/X          LOGIC3_17_X4                     3  3.1   20   +89     210 R 
    g19155/A1                                                         +0     210   
    g19155/X          LOGIC4_00EF_X4                   2  2.2   15   +76     286 R 
    g19149/A0                                                         +0     286   
    g19149/X          LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     388 R 
    g19145/A3                                                         +0     388   
    g19145/X          LOGIC4_0080_X2                   1  1.0   17   +69     457 F 
    g19141/A3                                                         +0     457   
    g19141/X          LOGIC4_0007_X2                   2  2.2   20   +77     534 R 
    g19140/L                                                          +0     534   
    g19140/R          BUF_X1                           3  3.3   21   +76     609 R 
    g19134/A2                                                         +0     609   
    g19134/X          LOGIC3_69_X4                     2  3.1   18   +72     682 R 
  add_28_30/Z[12] 
  ff$sum_reg[12]/L    TOK_BUF_X6                                      +0     682   
  ff$sum_reg[12]/CK   setup                                      0    +0     682 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)           capture                                                900 R 
-----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     218ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[12]/L

path   9:

       Pin                     Type              Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock CLK)          launch                                                   0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                              0             0 R 
  ff$sum_reg[0]/R    TOK_BUF_X6                       2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                                        +0      60   
    g19188/X         LOGIC2_8_X4                      2  2.3   15   +61     122 F 
    g19167/A0                                                        +0     122   
    g19167/X         LOGIC3_17_X4                     3  3.1   20   +89     210 R 
    g19155/A1                                                        +0     210   
    g19155/X         LOGIC4_00EF_X4                   2  2.2   15   +76     286 R 
    g19149/A0                                                        +0     286   
    g19149/X         LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     388 R 
    g19148/L                                                         +0     388   
    g19148/R         BUF_X1                           4  4.1   22   +79     467 R 
    g19138/A2                                                        +0     467   
    g19138/X         LOGIC5_4F44FFFF_X2               1  1.5   21   +98     565 F 
    g19129/A2                                                        +0     565   
    g19129/X         LOGIC3_96_X4                     2  3.1   17   +72     637 R 
  add_28_30/Z[7] 
  ff$sum_reg[7]/L    TOK_BUF_X6                                      +0     637   
  ff$sum_reg[7]/CK   setup                                      0    +0     637 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)          capture                                                900 R 
----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     263ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[7]/L

path  10:

       Pin                     Type              Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock CLK)          launch                                                   0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                              0             0 R 
  ff$sum_reg[0]/R    TOK_BUF_X6                       2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                                        +0      60   
    g19188/X         LOGIC2_8_X4                      2  2.3   15   +61     122 F 
    g19167/A0                                                        +0     122   
    g19167/X         LOGIC3_17_X4                     3  3.1   20   +89     210 R 
    g19155/A1                                                        +0     210   
    g19155/X         LOGIC4_00EF_X4                   2  2.2   15   +76     286 R 
    g19149/A0                                                        +0     286   
    g19149/X         LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     388 R 
    g19148/L                                                         +0     388   
    g19148/R         BUF_X1                           4  4.1   22   +79     467 R 
    g19144/A2                                                        +0     467   
    g19144/X         LOGIC3_69_X4                     2  3.1   18   +73     540 R 
  add_28_30/Z[6] 
  ff$sum_reg[6]/L    TOK_BUF_X6                                      +0     540   
  ff$sum_reg[6]/CK   setup                                      0    +0     540 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)          capture                                                900 R 
----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     360ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[6]/L

path  11:

       Pin                 Type          Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock CLK)          launch                                           0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                      0             0 R 
  ff$sum_reg[0]/R    TOK_BUF_X6               2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                                +0      60   
    g19188/X         LOGIC2_8_X4              2  2.3   15   +61     122 F 
    g19167/A0                                                +0     122   
    g19167/X         LOGIC3_17_X4             3  3.1   20   +89     210 R 
    g19155/A1                                                +0     210   
    g19155/X         LOGIC4_00EF_X4           2  2.2   15   +76     286 R 
    g19154/L                                                 +0     286   
    g19154/R         BUF_X1                   3  3.3   21   +73     359 R 
    g19146/A2                                                +0     359   
    g19146/X         LOGIC5_4F44FFFF_X2       1  1.5   21   +97     456 F 
    g19139/A2                                                +0     456   
    g19139/X         LOGIC3_96_X4             2  3.1   17   +72     528 R 
  add_28_30/Z[5] 
  ff$sum_reg[5]/L    TOK_BUF_X6                              +0     528   
  ff$sum_reg[5]/CK   setup                              0    +0     528 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)          capture                                        900 R 
--------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     372ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[5]/L

path  12:

       Pin               Type        Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock CLK)          launch                                       0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                  0             0 R 
  ff$sum_reg[0]/R    TOK_BUF_X6           2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                            +0      60   
    g19188/X         LOGIC2_8_X4          2  2.3   15   +61     122 F 
    g19167/A0                                            +0     122   
    g19167/X         LOGIC3_17_X4         3  3.1   20   +89     210 R 
    g19155/A1                                            +0     210   
    g19155/X         LOGIC4_00EF_X4       2  2.2   15   +76     286 R 
    g19154/L                                             +0     286   
    g19154/R         BUF_X1               3  3.3   21   +73     359 R 
    g19150/A2                                            +0     359   
    g19150/X         LOGIC3_69_X4         2  3.1   18   +72     432 R 
  add_28_30/Z[4] 
  ff$sum_reg[4]/L    TOK_BUF_X6                          +0     432   
  ff$sum_reg[4]/CK   setup                          0    +0     432 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)          capture                                    900 R 
----------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     468ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[4]/L

path  13:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock CLK)          launch                                     0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                0             0 R 
  ff$sum_reg[0]/R    TOK_BUF_X6         2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                          +0      60   
    g19188/X         LOGIC2_8_X4        2  2.3   15   +61     122 F 
    g19167/A0                                          +0     122   
    g19167/X         LOGIC3_17_X4       3  3.1   20   +89     210 R 
    g19152/A1                                          +0     210   
    g19152/X         LOGIC3_1F_X4       1  1.5   16   +81     292 F 
    g19151/A2                                          +0     292   
    g19151/X         LOGIC3_96_X4       2  3.1   17   +69     360 F 
  add_28_30/Z[3] 
  ff$sum_reg[3]/L    TOK_BUF_X6                        +0     360   
  ff$sum_reg[3]/CK   setup                        0    +0     360 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)          capture                                  900 R 
--------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     540ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[3]/L

path  14:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock CLK)          launch                                     0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                0             0 R 
  ff$sum_reg[0]/R    TOK_BUF_X6         2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                          +0      60   
    g19188/X         LOGIC2_8_X4        2  2.3   15   +61     122 F 
    g19167/A0                                          +0     122   
    g19167/X         LOGIC3_17_X4       3  3.1   20   +89     210 R 
    g19156/A2                                          +0     210   
    g19156/X         LOGIC3_69_X4       2  3.1   17   +72     282 R 
  add_28_30/Z[2] 
  ff$sum_reg[2]/L    TOK_BUF_X6                        +0     282   
  ff$sum_reg[2]/CK   setup                        0    +0     282 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)          capture                                  900 R 
--------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     618ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[2]/L

path  15:

       Pin              Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock CLK)          launch                                     0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                                0             0 R 
  ff$sum_reg[0]/R    TOK_BUF_X6         2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19188/A0                                          +0      60   
    g19188/X         LOGIC2_8_X4        2  2.3   15   +61     122 F 
    g19161/A2                                          +0     122   
    g19161/X         LOGIC3_96_X4       2  3.1   17   +68     190 R 
  add_28_30/Z[1] 
  ff$sum_reg[1]/L    TOK_BUF_X6                        +0     190   
  ff$sum_reg[1]/CK   setup                        0    +0     190 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)          capture                                  900 R 
--------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     710ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[1]/L

path  16:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock CLK)          launch                                    0 R 
acc_RTL_BODY
  ff$sum_reg[0]/CK                               0             0 R 
  ff$sum_reg[0]/R    TOK_BUF_X6        2  2.6   13   +60      60 F 
  add_28_30/A[0] 
    g19174/A1                                         +0      60   
    g19174/X         LOGIC2_6_X4       2  3.1   17   +70     130 F 
  add_28_30/Z[0] 
  ff$sum_reg[0]/L    TOK_BUF_X6                       +0     130   
  ff$sum_reg[0]/CK   setup                       0    +0     130 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)          capture                                 900 R 
-------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     770ps 
Start-point  : acc_RTL_BODY/ff$sum_reg[0]/CK
End-point    : acc_RTL_BODY/ff$sum_reg[0]/L

path  17:

        Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(in_del_1)                     ext delay                                       +0       0 R 
A_d[0][0]               (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                           +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                  +0      80   
    g19188/X                   LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                  +0     143   
    g19167/X                   LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                  +0     232   
    g19155/X                   LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                  +0     308   
    g19149/X                   LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19148/L                                                                   +0     409   
    g19148/R                   BUF_X1                           4  4.1   22   +79     489 R 
    g19143/A0                                                                  +0     489   
    g19143/X                   LOGIC3_0B_X4                     2  2.2   17   +84     573 R 
    g19142/L                                                                   +0     573   
    g19142/R                   BUF_X1                           3  3.3   21   +74     647 R 
    g19127/A2                                                                  +0     647   
    g19127/X                   LOGIC5_4F44FFFF_X2               1  1.5   21   +97     744 F 
    g19122/A2                                                                  +0     744   
    g19122/X                   LOGIC3_96_X4                     2  3.1   17   +72     816 R 
  add_28_30/Z[9] 
acc_RTL_BODY/Sum_d[9] 
Sum_SEND/L_d[9] 
  send/L[9] 
    bits[9].send/L[0]                                                          +0     816   
    bits[9].send/R.1  (i) (p)  SEND_1of2_X2                     1  0.0    0   +80     896 R 
  send/R.1[9] 
Sum_SEND/R_d[1][9] 
Sum_d[1][9]                    out port                                        +0     896 R 
(ou_del_1)                     ext delay                                       +0     896 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                                            9000   
--------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8104ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][9]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  18:

        Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(in_del_1)                     ext delay                                       +0       0 R 
A_d[0][0]               (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                           +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                  +0      80   
    g19188/X                   LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                  +0     143   
    g19167/X                   LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                  +0     232   
    g19155/X                   LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                  +0     308   
    g19149/X                   LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19148/L                                                                   +0     409   
    g19148/R                   BUF_X1                           4  4.1   22   +79     489 R 
    g19143/A0                                                                  +0     489   
    g19143/X                   LOGIC3_0B_X4                     2  2.2   17   +84     573 R 
    g19142/L                                                                   +0     573   
    g19142/R                   BUF_X1                           3  3.3   21   +74     647 R 
    g19127/A2                                                                  +0     647   
    g19127/X                   LOGIC5_4F44FFFF_X2               1  1.5   21   +97     744 F 
    g19122/A2                                                                  +0     744   
    g19122/X                   LOGIC3_96_X4                     2  3.1   17   +72     816 F 
  add_28_30/Z[9] 
acc_RTL_BODY/Sum_d[9] 
Sum_SEND/L_d[9] 
  send/L[9] 
    bits[9].send/L[0]                                                          +0     816   
    bits[9].send/R.0  (i) (p)  SEND_1of2_X2                     1  0.0    0   +78     894 R 
  send/R.0[9] 
Sum_SEND/R_d[0][9] 
Sum_d[0][9]                    out port                                        +0     894 R 
(ou_del_1)                     ext delay                                       +0     894 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                                            9000   
--------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8106ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][9]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  19:

         Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(in_del_1)                      ext delay                                       +0       0 R 
A_d[0][0]                (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                            +0       0   
    bits[0].recv/R[0]    (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                   +0      80   
    g19188/X                    LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                   +0     143   
    g19167/X                    LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                   +0     232   
    g19155/X                    LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                   +0     308   
    g19149/X                    LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19145/A3                                                                   +0     409   
    g19145/X                    LOGIC4_0080_X2                   1  1.0   17   +69     478 F 
    g19141/A3                                                                   +0     478   
    g19141/X                    LOGIC4_0007_X2                   2  2.2   20   +77     555 R 
    g19140/L                                                                    +0     555   
    g19140/R                    BUF_X1                           3  3.3   21   +76     631 R 
    g19128/A2                                                                   +0     631   
    g19128/X                    LOGIC5_4F44FFFF_X2               1  1.5   21   +97     728 F 
    g19121/A2                                                                   +0     728   
    g19121/X                    LOGIC3_96_X4                     2  3.1   17   +72     800 R 
  add_28_30/Z[13] 
acc_RTL_BODY/Sum_d[13] 
Sum_SEND/L_d[13] 
  send/L[13] 
    bits[13].send/L[0]                                                          +0     800   
    bits[13].send/R.1  (i) (p)  SEND_1of2_X2                     1  0.0    0   +80     880 R 
  send/R.1[13] 
Sum_SEND/R_d[1][13] 
Sum_d[1][13]                    out port                                        +0     880 R 
(ou_del_1)                      ext delay                                       +0     880 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                                            9000   
---------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8120ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][13]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  20:

         Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(in_del_1)                      ext delay                                       +0       0 R 
A_d[0][0]                (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                            +0       0   
    bits[0].recv/R[0]    (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                   +0      80   
    g19188/X                    LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                   +0     143   
    g19167/X                    LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                   +0     232   
    g19155/X                    LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                   +0     308   
    g19149/X                    LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19145/A3                                                                   +0     409   
    g19145/X                    LOGIC4_0080_X2                   1  1.0   17   +69     478 F 
    g19141/A3                                                                   +0     478   
    g19141/X                    LOGIC4_0007_X2                   2  2.2   20   +77     555 R 
    g19140/L                                                                    +0     555   
    g19140/R                    BUF_X1                           3  3.3   21   +76     631 R 
    g19128/A2                                                                   +0     631   
    g19128/X                    LOGIC5_4F44FFFF_X2               1  1.5   21   +97     728 F 
    g19121/A2                                                                   +0     728   
    g19121/X                    LOGIC3_96_X4                     2  3.1   17   +72     800 F 
  add_28_30/Z[13] 
acc_RTL_BODY/Sum_d[13] 
Sum_SEND/L_d[13] 
  send/L[13] 
    bits[13].send/L[0]                                                          +0     800   
    bits[13].send/R.0  (i) (p)  SEND_1of2_X2                     1  0.0    0   +78     878 R 
  send/R.0[13] 
Sum_SEND/R_d[0][13] 
Sum_d[0][13]                    out port                                        +0     878 R 
(ou_del_1)                      ext delay                                       +0     878 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                                            9000   
---------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8122ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][13]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  21:

         Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(in_del_1)                      ext delay                                       +0       0 R 
A_d[0][0]                (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                            +0       0   
    bits[0].recv/R[0]    (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                   +0      80   
    g19188/X                    LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                   +0     143   
    g19167/X                    LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                   +0     232   
    g19155/X                    LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                   +0     308   
    g19149/X                    LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19145/A3                                                                   +0     409   
    g19145/X                    LOGIC4_0080_X2                   1  1.0   17   +69     478 F 
    g19141/A3                                                                   +0     478   
    g19141/X                    LOGIC4_0007_X2                   2  2.2   20   +77     555 R 
    g19137/A3                                                                   +0     555   
    g19137/X                    LOGIC4_000E_X2                   2  1.9   19   +79     634 F 
    g19131/A1                                                                   +0     634   
    g19131/X                    LOGIC2_2_X4                      2  2.3   15   +70     704 R 
    g19123/A1                                                                   +0     704   
    g19123/X                    LOGIC4_FF1F_X2                   2  3.1   21   +92     796 F 
  add_28_30/Z[15] 
acc_RTL_BODY/Sum_d[15] 
Sum_SEND/L_d[15] 
  send/L[15] 
    bits[15].send/L[0]                                                          +0     796   
    bits[15].send/R.0  (i) (p)  SEND_1of2_X2                     1  0.0    0   +81     877 R 
  send/R.0[15] 
Sum_SEND/R_d[0][15] 
Sum_d[0][15]                    out port                                        +0     877 R 
(ou_del_1)                      ext delay                                       +0     877 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                                            9000   
---------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8123ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][15]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  22:

         Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(in_del_1)                      ext delay                                       +0       0 R 
A_d[0][0]                (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                            +0       0   
    bits[0].recv/R[0]    (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                   +0      80   
    g19188/X                    LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                   +0     143   
    g19167/X                    LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                   +0     232   
    g19155/X                    LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                   +0     308   
    g19149/X                    LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19148/L                                                                    +0     409   
    g19148/R                    BUF_X1                           4  4.1   22   +79     489 R 
    g19143/A0                                                                   +0     489   
    g19143/X                    LOGIC3_0B_X4                     2  2.2   17   +84     573 R 
    g19136/A1                                                                   +0     573   
    g19136/X                    LOGIC2_2_X4                      2  1.9   14   +62     634 F 
    g19130/A1                                                                   +0     634   
    g19130/X                    LOGIC2_2_X4                      2  2.3   15   +67     702 R 
    g19124/A1                                                                   +0     702   
    g19124/X                    LOGIC4_FF1F_X2                   2  3.1   21   +92     794 F 
  add_28_30/Z[11] 
acc_RTL_BODY/Sum_d[11] 
Sum_SEND/L_d[11] 
  send/L[11] 
    bits[11].send/L[0]                                                          +0     794   
    bits[11].send/R.0  (i) (p)  SEND_1of2_X2                     1  0.0    0   +81     875 R 
  send/R.0[11] 
Sum_SEND/R_d[0][11] 
Sum_d[0][11]                    out port                                        +0     875 R 
(ou_del_1)                      ext delay                                       +0     875 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                                            9000   
---------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8125ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][11]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  23:

         Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(in_del_1)                      ext delay                                       +0       0 R 
A_d[0][0]                (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                            +0       0   
    bits[0].recv/R[0]    (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                   +0      80   
    g19188/X                    LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                   +0     143   
    g19167/X                    LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                   +0     232   
    g19155/X                    LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                   +0     308   
    g19149/X                    LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19145/A3                                                                   +0     409   
    g19145/X                    LOGIC4_0080_X2                   1  1.0   17   +69     478 F 
    g19141/A3                                                                   +0     478   
    g19141/X                    LOGIC4_0007_X2                   2  2.2   20   +77     555 R 
    g19137/A3                                                                   +0     555   
    g19137/X                    LOGIC4_000E_X2                   2  1.9   19   +79     634 F 
    g19133/A3                                                                   +0     634   
    g19133/X                    LOGIC4_FF7F_X2                   1  0.9   16   +70     704 F 
    g19123/A2                                                                   +0     704   
    g19123/X                    LOGIC4_FF1F_X2                   2  3.1   21   +81     785 R 
  add_28_30/Z[15] 
acc_RTL_BODY/Sum_d[15] 
Sum_SEND/L_d[15] 
  send/L[15] 
    bits[15].send/L[0]                                                          +0     785   
    bits[15].send/R.1  (i) (p)  SEND_1of2_X2                     1  0.0    0   +83     868 R 
  send/R.1[15] 
Sum_SEND/R_d[1][15] 
Sum_d[1][15]                    out port                                        +0     868 R 
(ou_del_1)                      ext delay                                       +0     868 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                                            9000   
---------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8132ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][15]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  24:

         Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(in_del_1)                      ext delay                                       +0       0 R 
A_d[0][0]                (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                            +0       0   
    bits[0].recv/R[0]    (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                   +0      80   
    g19188/X                    LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                   +0     143   
    g19167/X                    LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                   +0     232   
    g19155/X                    LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                   +0     308   
    g19149/X                    LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19148/L                                                                    +0     409   
    g19148/R                    BUF_X1                           4  4.1   22   +79     489 R 
    g19143/A0                                                                   +0     489   
    g19143/X                    LOGIC3_0B_X4                     2  2.2   17   +84     573 R 
    g19136/A1                                                                   +0     573   
    g19136/X                    LOGIC2_2_X4                      2  1.9   14   +62     634 F 
    g19132/A3                                                                   +0     634   
    g19132/X                    LOGIC4_FF7F_X2                   1  0.9   15   +68     702 F 
    g19124/A2                                                                   +0     702   
    g19124/X                    LOGIC4_FF1F_X2                   2  3.1   21   +80     783 R 
  add_28_30/Z[11] 
acc_RTL_BODY/Sum_d[11] 
Sum_SEND/L_d[11] 
  send/L[11] 
    bits[11].send/L[0]                                                          +0     783   
    bits[11].send/R.1  (i) (p)  SEND_1of2_X2                     1  0.0    0   +83     866 R 
  send/R.1[11] 
Sum_SEND/R_d[1][11] 
Sum_d[1][11]                    out port                                        +0     866 R 
(ou_del_1)                      ext delay                                       +0     866 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                                            9000   
---------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8134ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][11]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  25:

         Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(in_del_1)                      ext delay                                       +0       0 R 
A_d[0][0]                (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                            +0       0   
    bits[0].recv/R[0]    (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                   +0      80   
    g19188/X                    LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                   +0     143   
    g19167/X                    LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                   +0     232   
    g19155/X                    LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                   +0     308   
    g19149/X                    LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19145/A3                                                                   +0     409   
    g19145/X                    LOGIC4_0080_X2                   1  1.0   17   +69     478 F 
    g19141/A3                                                                   +0     478   
    g19141/X                    LOGIC4_0007_X2                   2  2.2   20   +77     555 R 
    g19137/A3                                                                   +0     555   
    g19137/X                    LOGIC4_000E_X2                   2  1.9   19   +79     634 F 
    g19131/A1                                                                   +0     634   
    g19131/X                    LOGIC2_2_X4                      2  2.3   15   +70     704 R 
    g19126/A2                                                                   +0     704   
    g19126/X                    LOGIC3_69_X4                     2  3.1   18   +69     773 R 
  add_28_30/Z[14] 
acc_RTL_BODY/Sum_d[14] 
Sum_SEND/L_d[14] 
  send/L[14] 
    bits[14].send/L[0]                                                          +0     773   
    bits[14].send/R.1  (i) (p)  SEND_1of2_X2                     1  0.0    0   +80     853 R 
  send/R.1[14] 
Sum_SEND/R_d[1][14] 
Sum_d[1][14]                    out port                                        +0     853 R 
(ou_del_1)                      ext delay                                       +0     853 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                                            9000   
---------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8147ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][14]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  26:

         Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(in_del_1)                      ext delay                                       +0       0 R 
A_d[0][0]                (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                            +0       0   
    bits[0].recv/R[0]    (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                   +0      80   
    g19188/X                    LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                   +0     143   
    g19167/X                    LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                   +0     232   
    g19155/X                    LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                   +0     308   
    g19149/X                    LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19148/L                                                                    +0     409   
    g19148/R                    BUF_X1                           4  4.1   22   +79     489 R 
    g19143/A0                                                                   +0     489   
    g19143/X                    LOGIC3_0B_X4                     2  2.2   17   +84     573 R 
    g19136/A1                                                                   +0     573   
    g19136/X                    LOGIC2_2_X4                      2  1.9   14   +62     634 F 
    g19130/A1                                                                   +0     634   
    g19130/X                    LOGIC2_2_X4                      2  2.3   15   +67     702 R 
    g19125/A2                                                                   +0     702   
    g19125/X                    LOGIC3_69_X4                     2  3.1   18   +69     771 R 
  add_28_30/Z[10] 
acc_RTL_BODY/Sum_d[10] 
Sum_SEND/L_d[10] 
  send/L[10] 
    bits[10].send/L[0]                                                          +0     771   
    bits[10].send/R.1  (i) (p)  SEND_1of2_X2                     1  0.0    0   +80     851 R 
  send/R.1[10] 
Sum_SEND/R_d[1][10] 
Sum_d[1][10]                    out port                                        +0     851 R 
(ou_del_1)                      ext delay                                       +0     851 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                                            9000   
---------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8149ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][10]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  27:

         Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(in_del_1)                      ext delay                                       +0       0 R 
A_d[0][0]                (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                            +0       0   
    bits[0].recv/R[0]    (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                   +0      80   
    g19188/X                    LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                   +0     143   
    g19167/X                    LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                   +0     232   
    g19155/X                    LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                   +0     308   
    g19149/X                    LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19145/A3                                                                   +0     409   
    g19145/X                    LOGIC4_0080_X2                   1  1.0   17   +69     478 F 
    g19141/A3                                                                   +0     478   
    g19141/X                    LOGIC4_0007_X2                   2  2.2   20   +77     555 R 
    g19137/A3                                                                   +0     555   
    g19137/X                    LOGIC4_000E_X2                   2  1.9   19   +79     634 F 
    g19131/A1                                                                   +0     634   
    g19131/X                    LOGIC2_2_X4                      2  2.3   15   +70     704 R 
    g19126/A2                                                                   +0     704   
    g19126/X                    LOGIC3_69_X4                     2  3.1   17   +67     771 F 
  add_28_30/Z[14] 
acc_RTL_BODY/Sum_d[14] 
Sum_SEND/L_d[14] 
  send/L[14] 
    bits[14].send/L[0]                                                          +0     771   
    bits[14].send/R.0  (i) (p)  SEND_1of2_X2                     1  0.0    0   +78     849 R 
  send/R.0[14] 
Sum_SEND/R_d[0][14] 
Sum_d[0][14]                    out port                                        +0     849 R 
(ou_del_1)                      ext delay                                       +0     849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                                            9000   
---------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8151ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][14]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  28:

         Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(in_del_1)                      ext delay                                       +0       0 R 
A_d[0][0]                (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                            +0       0   
    bits[0].recv/R[0]    (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                   +0      80   
    g19188/X                    LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                   +0     143   
    g19167/X                    LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                   +0     232   
    g19155/X                    LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                   +0     308   
    g19149/X                    LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19148/L                                                                    +0     409   
    g19148/R                    BUF_X1                           4  4.1   22   +79     489 R 
    g19143/A0                                                                   +0     489   
    g19143/X                    LOGIC3_0B_X4                     2  2.2   17   +84     573 R 
    g19136/A1                                                                   +0     573   
    g19136/X                    LOGIC2_2_X4                      2  1.9   14   +62     634 F 
    g19130/A1                                                                   +0     634   
    g19130/X                    LOGIC2_2_X4                      2  2.3   15   +67     702 R 
    g19125/A2                                                                   +0     702   
    g19125/X                    LOGIC3_69_X4                     2  3.1   17   +67     769 F 
  add_28_30/Z[10] 
acc_RTL_BODY/Sum_d[10] 
Sum_SEND/L_d[10] 
  send/L[10] 
    bits[10].send/L[0]                                                          +0     769   
    bits[10].send/R.0  (i) (p)  SEND_1of2_X2                     1  0.0    0   +78     847 R 
  send/R.0[10] 
Sum_SEND/R_d[0][10] 
Sum_d[0][10]                    out port                                        +0     847 R 
(ou_del_1)                      ext delay                                       +0     847 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                                            9000   
---------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8153ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][10]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  29:

        Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(in_del_1)                     ext delay                                       +0       0 R 
A_d[0][0]               (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                           +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                  +0      80   
    g19188/X                   LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                  +0     143   
    g19167/X                   LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                  +0     232   
    g19155/X                   LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                  +0     308   
    g19149/X                   LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19148/L                                                                   +0     409   
    g19148/R                   BUF_X1                           4  4.1   22   +79     489 R 
    g19143/A0                                                                  +0     489   
    g19143/X                   LOGIC3_0B_X4                     2  2.2   17   +84     573 R 
    g19142/L                                                                   +0     573   
    g19142/R                   BUF_X1                           3  3.3   21   +74     647 R 
    g19135/A2                                                                  +0     647   
    g19135/X                   LOGIC3_69_X4                     2  3.1   18   +72     719 R 
  add_28_30/Z[8] 
acc_RTL_BODY/Sum_d[8] 
Sum_SEND/L_d[8] 
  send/L[8] 
    bits[8].send/L[0]                                                          +0     719   
    bits[8].send/R.1  (i) (p)  SEND_1of2_X2                     1  0.0    0   +80     800 R 
  send/R.1[8] 
Sum_SEND/R_d[1][8] 
Sum_d[1][8]                    out port                                        +0     800 R 
(ou_del_1)                     ext delay                                       +0     800 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                                            9000   
--------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8200ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][8]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  30:

        Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(in_del_1)                     ext delay                                       +0       0 R 
A_d[0][0]               (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                           +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                  +0      80   
    g19188/X                   LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                  +0     143   
    g19167/X                   LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                  +0     232   
    g19155/X                   LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                  +0     308   
    g19149/X                   LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19148/L                                                                   +0     409   
    g19148/R                   BUF_X1                           4  4.1   22   +79     489 R 
    g19143/A0                                                                  +0     489   
    g19143/X                   LOGIC3_0B_X4                     2  2.2   17   +84     573 R 
    g19142/L                                                                   +0     573   
    g19142/R                   BUF_X1                           3  3.3   21   +74     647 R 
    g19135/A2                                                                  +0     647   
    g19135/X                   LOGIC3_69_X4                     2  3.1   17   +71     718 F 
  add_28_30/Z[8] 
acc_RTL_BODY/Sum_d[8] 
Sum_SEND/L_d[8] 
  send/L[8] 
    bits[8].send/L[0]                                                          +0     718   
    bits[8].send/R.0  (i) (p)  SEND_1of2_X2                     1  0.0    0   +78     796 R 
  send/R.0[8] 
Sum_SEND/R_d[0][8] 
Sum_d[0][8]                    out port                                        +0     796 R 
(ou_del_1)                     ext delay                                       +0     796 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                                            9000   
--------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8204ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][8]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  31:

         Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(in_del_1)                      ext delay                                       +0       0 R 
A_d[0][0]                (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                            +0       0   
    bits[0].recv/R[0]    (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                   +0      80   
    g19188/X                    LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                   +0     143   
    g19167/X                    LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                   +0     232   
    g19155/X                    LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                   +0     308   
    g19149/X                    LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19145/A3                                                                   +0     409   
    g19145/X                    LOGIC4_0080_X2                   1  1.0   17   +69     478 F 
    g19141/A3                                                                   +0     478   
    g19141/X                    LOGIC4_0007_X2                   2  2.2   20   +77     555 R 
    g19140/L                                                                    +0     555   
    g19140/R                    BUF_X1                           3  3.3   21   +76     631 R 
    g19134/A2                                                                   +0     631   
    g19134/X                    LOGIC3_69_X4                     2  3.1   18   +72     703 R 
  add_28_30/Z[12] 
acc_RTL_BODY/Sum_d[12] 
Sum_SEND/L_d[12] 
  send/L[12] 
    bits[12].send/L[0]                                                          +0     703   
    bits[12].send/R.1  (i) (p)  SEND_1of2_X2                     1  0.0    0   +80     784 R 
  send/R.1[12] 
Sum_SEND/R_d[1][12] 
Sum_d[1][12]                    out port                                        +0     784 R 
(ou_del_1)                      ext delay                                       +0     784 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                                            9000   
---------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8216ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][12]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  32:

         Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(in_del_1)                      ext delay                                       +0       0 R 
A_d[0][0]                (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                            +0       0   
    bits[0].recv/R[0]    (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                   +0      80   
    g19188/X                    LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                   +0     143   
    g19167/X                    LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                   +0     232   
    g19155/X                    LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                   +0     308   
    g19149/X                    LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19145/A3                                                                   +0     409   
    g19145/X                    LOGIC4_0080_X2                   1  1.0   17   +69     478 F 
    g19141/A3                                                                   +0     478   
    g19141/X                    LOGIC4_0007_X2                   2  2.2   20   +77     555 R 
    g19140/L                                                                    +0     555   
    g19140/R                    BUF_X1                           3  3.3   21   +76     631 R 
    g19134/A2                                                                   +0     631   
    g19134/X                    LOGIC3_69_X4                     2  3.1   17   +71     702 F 
  add_28_30/Z[12] 
acc_RTL_BODY/Sum_d[12] 
Sum_SEND/L_d[12] 
  send/L[12] 
    bits[12].send/L[0]                                                          +0     702   
    bits[12].send/R.0  (i) (p)  SEND_1of2_X2                     1  0.0    0   +78     780 R 
  send/R.0[12] 
Sum_SEND/R_d[0][12] 
Sum_d[0][12]                    out port                                        +0     780 R 
(ou_del_1)                      ext delay                                       +0     780 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                                            9000   
---------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8220ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][12]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  33:

        Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(in_del_1)                     ext delay                                       +0       0 R 
A_d[0][0]               (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                           +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                  +0      80   
    g19188/X                   LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                  +0     143   
    g19167/X                   LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                  +0     232   
    g19155/X                   LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                  +0     308   
    g19149/X                   LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19148/L                                                                   +0     409   
    g19148/R                   BUF_X1                           4  4.1   22   +79     489 R 
    g19138/A2                                                                  +0     489   
    g19138/X                   LOGIC5_4F44FFFF_X2               1  1.5   21   +98     587 F 
    g19129/A2                                                                  +0     587   
    g19129/X                   LOGIC3_96_X4                     2  3.1   17   +72     658 R 
  add_28_30/Z[7] 
acc_RTL_BODY/Sum_d[7] 
Sum_SEND/L_d[7] 
  send/L[7] 
    bits[7].send/L[0]                                                          +0     658   
    bits[7].send/R.1  (i) (p)  SEND_1of2_X2                     1  0.0    0   +80     739 R 
  send/R.1[7] 
Sum_SEND/R_d[1][7] 
Sum_d[1][7]                    out port                                        +0     739 R 
(ou_del_1)                     ext delay                                       +0     739 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                                            9000   
--------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8261ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][7]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  34:

        Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(in_del_1)                     ext delay                                       +0       0 R 
A_d[0][0]               (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                           +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                  +0      80   
    g19188/X                   LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                  +0     143   
    g19167/X                   LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                  +0     232   
    g19155/X                   LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                  +0     308   
    g19149/X                   LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19148/L                                                                   +0     409   
    g19148/R                   BUF_X1                           4  4.1   22   +79     489 R 
    g19138/A2                                                                  +0     489   
    g19138/X                   LOGIC5_4F44FFFF_X2               1  1.5   21   +98     587 F 
    g19129/A2                                                                  +0     587   
    g19129/X                   LOGIC3_96_X4                     2  3.1   17   +72     658 F 
  add_28_30/Z[7] 
acc_RTL_BODY/Sum_d[7] 
Sum_SEND/L_d[7] 
  send/L[7] 
    bits[7].send/L[0]                                                          +0     658   
    bits[7].send/R.0  (i) (p)  SEND_1of2_X2                     1  0.0    0   +78     737 R 
  send/R.0[7] 
Sum_SEND/R_d[0][7] 
Sum_d[0][7]                    out port                                        +0     737 R 
(ou_del_1)                     ext delay                                       +0     737 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                                            9000   
--------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8263ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][7]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  35:

        Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(in_del_1)                     ext delay                                       +0       0 R 
A_d[0][0]               (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                           +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                  +0      80   
    g19188/X                   LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                  +0     143   
    g19167/X                   LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                  +0     232   
    g19155/X                   LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                  +0     308   
    g19149/X                   LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19148/L                                                                   +0     409   
    g19148/R                   BUF_X1                           4  4.1   22   +79     489 R 
    g19144/A2                                                                  +0     489   
    g19144/X                   LOGIC3_69_X4                     2  3.1   18   +73     562 R 
  add_28_30/Z[6] 
acc_RTL_BODY/Sum_d[6] 
Sum_SEND/L_d[6] 
  send/L[6] 
    bits[6].send/L[0]                                                          +0     562   
    bits[6].send/R.1  (i) (p)  SEND_1of2_X2                     1  0.0    0   +80     642 R 
  send/R.1[6] 
Sum_SEND/R_d[1][6] 
Sum_d[1][6]                    out port                                        +0     642 R 
(ou_del_1)                     ext delay                                       +0     642 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                                            9000   
--------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8358ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][6]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  36:

        Pin                              Type              Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(in_del_1)                     ext delay                                       +0       0 R 
A_d[0][0]               (i)    in port                          1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                           +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2                     2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                                  +0      80   
    g19188/X                   LOGIC2_8_X4                      2  2.3   15   +63     143 F 
    g19167/A0                                                                  +0     143   
    g19167/X                   LOGIC3_17_X4                     3  3.1   20   +89     232 R 
    g19155/A1                                                                  +0     232   
    g19155/X                   LOGIC4_00EF_X4                   2  2.2   15   +76     308 R 
    g19149/A0                                                                  +0     308   
    g19149/X                   LOGIC6_0000B0BBB0BBB0BB_X2       2  2.1   21  +102     409 R 
    g19148/L                                                                   +0     409   
    g19148/R                   BUF_X1                           4  4.1   22   +79     489 R 
    g19144/A2                                                                  +0     489   
    g19144/X                   LOGIC3_69_X4                     2  3.1   17   +72     560 F 
  add_28_30/Z[6] 
acc_RTL_BODY/Sum_d[6] 
Sum_SEND/L_d[6] 
  send/L[6] 
    bits[6].send/L[0]                                                          +0     560   
    bits[6].send/R.0  (i) (p)  SEND_1of2_X2                     1  0.0    0   +78     638 R 
  send/R.0[6] 
Sum_SEND/R_d[0][6] 
Sum_d[0][6]                    out port                                        +0     638 R 
(ou_del_1)                     ext delay                                       +0     638 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                                            9000   
--------------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8362ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][6]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  37:

        Pin                          Type          Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(in_del_1)                     ext delay                               +0       0 R 
A_d[0][0]               (i)    in port                  1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                   +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2             2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                          +0      80   
    g19188/X                   LOGIC2_8_X4              2  2.3   15   +63     143 F 
    g19167/A0                                                          +0     143   
    g19167/X                   LOGIC3_17_X4             3  3.1   20   +89     232 R 
    g19155/A1                                                          +0     232   
    g19155/X                   LOGIC4_00EF_X4           2  2.2   15   +76     308 R 
    g19154/L                                                           +0     308   
    g19154/R                   BUF_X1                   3  3.3   21   +73     381 R 
    g19146/A2                                                          +0     381   
    g19146/X                   LOGIC5_4F44FFFF_X2       1  1.5   21   +97     478 F 
    g19139/A2                                                          +0     478   
    g19139/X                   LOGIC3_96_X4             2  3.1   17   +72     550 R 
  add_28_30/Z[5] 
acc_RTL_BODY/Sum_d[5] 
Sum_SEND/L_d[5] 
  send/L[5] 
    bits[5].send/L[0]                                                  +0     550   
    bits[5].send/R.1  (i) (p)  SEND_1of2_X2             1  0.0    0   +80     630 R 
  send/R.1[5] 
Sum_SEND/R_d[1][5] 
Sum_d[1][5]                    out port                                +0     630 R 
(ou_del_1)                     ext delay                               +0     630 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                                    9000   
------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8370ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][5]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  38:

        Pin                          Type          Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(in_del_1)                     ext delay                               +0       0 R 
A_d[0][0]               (i)    in port                  1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                                   +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2             2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                          +0      80   
    g19188/X                   LOGIC2_8_X4              2  2.3   15   +63     143 F 
    g19167/A0                                                          +0     143   
    g19167/X                   LOGIC3_17_X4             3  3.1   20   +89     232 R 
    g19155/A1                                                          +0     232   
    g19155/X                   LOGIC4_00EF_X4           2  2.2   15   +76     308 R 
    g19154/L                                                           +0     308   
    g19154/R                   BUF_X1                   3  3.3   21   +73     381 R 
    g19146/A2                                                          +0     381   
    g19146/X                   LOGIC5_4F44FFFF_X2       1  1.5   21   +97     478 F 
    g19139/A2                                                          +0     478   
    g19139/X                   LOGIC3_96_X4             2  3.1   17   +72     550 F 
  add_28_30/Z[5] 
acc_RTL_BODY/Sum_d[5] 
Sum_SEND/L_d[5] 
  send/L[5] 
    bits[5].send/L[0]                                                  +0     550   
    bits[5].send/R.0  (i) (p)  SEND_1of2_X2             1  0.0    0   +78     628 R 
  send/R.0[5] 
Sum_SEND/R_d[0][5] 
Sum_d[0][5]                    out port                                +0     628 R 
(ou_del_1)                     ext delay                               +0     628 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                                    9000   
------------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8372ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][5]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  39:

        Pin                        Type        Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(in_del_1)                     ext delay                           +0       0 R 
A_d[0][0]               (i)    in port              1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                               +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2         2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                      +0      80   
    g19188/X                   LOGIC2_8_X4          2  2.3   15   +63     143 F 
    g19167/A0                                                      +0     143   
    g19167/X                   LOGIC3_17_X4         3  3.1   20   +89     232 R 
    g19155/A1                                                      +0     232   
    g19155/X                   LOGIC4_00EF_X4       2  2.2   15   +76     308 R 
    g19154/L                                                       +0     308   
    g19154/R                   BUF_X1               3  3.3   21   +73     381 R 
    g19150/A2                                                      +0     381   
    g19150/X                   LOGIC3_69_X4         2  3.1   18   +72     453 R 
  add_28_30/Z[4] 
acc_RTL_BODY/Sum_d[4] 
Sum_SEND/L_d[4] 
  send/L[4] 
    bits[4].send/L[0]                                              +0     453   
    bits[4].send/R.1  (i) (p)  SEND_1of2_X2         1  0.0    0   +80     534 R 
  send/R.1[4] 
Sum_SEND/R_d[1][4] 
Sum_d[1][4]                    out port                            +0     534 R 
(ou_del_1)                     ext delay                           +0     534 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                                9000   
--------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8466ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][4]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  40:

        Pin                        Type        Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(in_del_1)                     ext delay                           +0       0 R 
A_d[1][0]               (i)    in port              1  0.0    0    +0       0 R 
A_RECEIVE/L_d[1][0] 
  recv/L.1[0] 
    bits[0].recv/L.1                                               +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2         2  2.0   20   +68      68 R 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                      +0      68   
    g19188/X                   LOGIC2_8_X4          2  2.3   15   +70     138 R 
    g19167/A0                                                      +0     138   
    g19167/X                   LOGIC3_17_X4         3  3.1   21   +90     228 F 
    g19155/A1                                                      +0     228   
    g19155/X                   LOGIC4_00EF_X4       2  2.2   15   +75     302 F 
    g19154/L                                                       +0     302   
    g19154/R                   BUF_X1               3  3.3   22   +78     380 F 
    g19150/A2                                                      +0     380   
    g19150/X                   LOGIC3_69_X4         2  3.1   17   +72     452 F 
  add_28_30/Z[4] 
acc_RTL_BODY/Sum_d[4] 
Sum_SEND/L_d[4] 
  send/L[4] 
    bits[4].send/L[0]                                              +0     452   
    bits[4].send/R.0  (i) (p)  SEND_1of2_X2         1  0.0    0   +78     530 R 
  send/R.0[4] 
Sum_SEND/R_d[0][4] 
Sum_d[0][4]                    out port                            +0     530 R 
(ou_del_1)                     ext delay                           +0     530 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                                9000   
--------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8470ps 
Start-point  : A_d[1][0]
End-point    : Sum_d[0][4]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  41:

        Pin                       Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(in_del_1)                     ext delay                         +0       0 R 
A_d[0][0]               (i)    in port            1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                             +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2       2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                    +0      80   
    g19188/X                   LOGIC2_8_X4        2  2.3   15   +63     143 F 
    g19167/A0                                                    +0     143   
    g19167/X                   LOGIC3_17_X4       3  3.1   20   +89     232 R 
    g19152/A1                                                    +0     232   
    g19152/X                   LOGIC3_1F_X4       1  1.5   16   +81     313 F 
    g19151/A2                                                    +0     313   
    g19151/X                   LOGIC3_96_X4       2  3.1   17   +69     382 R 
  add_28_30/Z[3] 
acc_RTL_BODY/Sum_d[3] 
Sum_SEND/L_d[3] 
  send/L[3] 
    bits[3].send/L[0]                                            +0     382   
    bits[3].send/R.1  (i) (p)  SEND_1of2_X2       1  0.0    0   +80     462 R 
  send/R.1[3] 
Sum_SEND/R_d[1][3] 
Sum_d[1][3]                    out port                          +0     462 R 
(ou_del_1)                     ext delay                         +0     462 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                              9000   
------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8538ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][3]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  42:

        Pin                       Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(in_del_1)                     ext delay                         +0       0 R 
A_d[0][0]               (i)    in port            1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                             +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2       2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                    +0      80   
    g19188/X                   LOGIC2_8_X4        2  2.3   15   +63     143 F 
    g19167/A0                                                    +0     143   
    g19167/X                   LOGIC3_17_X4       3  3.1   20   +89     232 R 
    g19152/A1                                                    +0     232   
    g19152/X                   LOGIC3_1F_X4       1  1.5   16   +81     313 F 
    g19151/A2                                                    +0     313   
    g19151/X                   LOGIC3_96_X4       2  3.1   17   +69     382 F 
  add_28_30/Z[3] 
acc_RTL_BODY/Sum_d[3] 
Sum_SEND/L_d[3] 
  send/L[3] 
    bits[3].send/L[0]                                            +0     382   
    bits[3].send/R.0  (i) (p)  SEND_1of2_X2       1  0.0    0   +78     460 R 
  send/R.0[3] 
Sum_SEND/R_d[0][3] 
Sum_d[0][3]                    out port                          +0     460 R 
(ou_del_1)                     ext delay                         +0     460 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                              9000   
------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8540ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][3]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  43:

        Pin                       Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(in_del_1)                     ext delay                         +0       0 R 
A_d[0][0]               (i)    in port            1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                             +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2       2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                    +0      80   
    g19188/X                   LOGIC2_8_X4        2  2.3   15   +63     143 F 
    g19167/A0                                                    +0     143   
    g19167/X                   LOGIC3_17_X4       3  3.1   20   +89     232 R 
    g19156/A2                                                    +0     232   
    g19156/X                   LOGIC3_69_X4       2  3.1   17   +72     304 R 
  add_28_30/Z[2] 
acc_RTL_BODY/Sum_d[2] 
Sum_SEND/L_d[2] 
  send/L[2] 
    bits[2].send/L[0]                                            +0     304   
    bits[2].send/R.1  (i) (p)  SEND_1of2_X2       1  0.0    0   +80     384 R 
  send/R.1[2] 
Sum_SEND/R_d[1][2] 
Sum_d[1][2]                    out port                          +0     384 R 
(ou_del_1)                     ext delay                         +0     384 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                              9000   
------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8616ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][2]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  44:

        Pin                       Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(in_del_1)                     ext delay                         +0       0 R 
A_d[0][0]               (i)    in port            1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                             +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2       2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                    +0      80   
    g19188/X                   LOGIC2_8_X4        2  2.3   15   +63     143 F 
    g19167/A0                                                    +0     143   
    g19167/X                   LOGIC3_17_X4       3  3.1   20   +89     232 R 
    g19156/A2                                                    +0     232   
    g19156/X                   LOGIC3_69_X4       2  3.1   17   +70     302 F 
  add_28_30/Z[2] 
acc_RTL_BODY/Sum_d[2] 
Sum_SEND/L_d[2] 
  send/L[2] 
    bits[2].send/L[0]                                            +0     302   
    bits[2].send/R.0  (i) (p)  SEND_1of2_X2       1  0.0    0   +78     380 R 
  send/R.0[2] 
Sum_SEND/R_d[0][2] 
Sum_d[0][2]                    out port                          +0     380 R 
(ou_del_1)                     ext delay                         +0     380 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                              9000   
------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8620ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][2]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  45:

        Pin                       Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(in_del_1)                     ext delay                         +0       0 R 
A_d[0][0]               (i)    in port            1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                             +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2       2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                    +0      80   
    g19188/X                   LOGIC2_8_X4        2  2.3   15   +63     143 F 
    g19161/A2                                                    +0     143   
    g19161/X                   LOGIC3_96_X4       2  3.1   17   +68     211 R 
  add_28_30/Z[1] 
acc_RTL_BODY/Sum_d[1] 
Sum_SEND/L_d[1] 
  send/L[1] 
    bits[1].send/L[0]                                            +0     211   
    bits[1].send/R.1  (i) (p)  SEND_1of2_X2       1  0.0    0   +80     292 R 
  send/R.1[1] 
Sum_SEND/R_d[1][1] 
Sum_d[1][1]                    out port                          +0     292 R 
(ou_del_1)                     ext delay                         +0     292 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                              9000   
------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8708ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][1]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  46:

        Pin                       Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(in_del_1)                     ext delay                         +0       0 R 
A_d[0][0]               (i)    in port            1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                             +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2       2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19188/A1                                                    +0      80   
    g19188/X                   LOGIC2_8_X4        2  2.3   15   +63     143 F 
    g19161/A2                                                    +0     143   
    g19161/X                   LOGIC3_96_X4       2  3.1   17   +68     211 F 
  add_28_30/Z[1] 
acc_RTL_BODY/Sum_d[1] 
Sum_SEND/L_d[1] 
  send/L[1] 
    bits[1].send/L[0]                                            +0     211   
    bits[1].send/R.0  (i) (p)  SEND_1of2_X2       1  0.0    0   +78     290 R 
  send/R.0[1] 
Sum_SEND/R_d[0][1] 
Sum_d[0][1]                    out port                          +0     290 R 
(ou_del_1)                     ext delay                         +0     290 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                              9000   
------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8710ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][1]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  47:

        Pin                       Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(in_del_1)                     ext delay                         +0       0 R 
A_d[0][0]               (i)    in port            1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                             +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2       2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19174/A0                                                    +0      80   
    g19174/X                   LOGIC2_6_X4        2  3.1   17   +85     165 F 
  add_28_30/Z[0] 
acc_RTL_BODY/Sum_d[0] 
Sum_SEND/L_d[0] 
  send/L[0] 
    bits[0].send/L[0]                                            +0     165   
    bits[0].send/R.0  (i) (p)  SEND_1of2_X2       1  0.0    0   +78     243 R 
  send/R.0[0] 
Sum_SEND/R_d[0][0] 
Sum_d[0][0]                    out port                          +0     243 R 
(ou_del_1)                     ext delay                         +0     243 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                              9000   
------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8757ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[0][0]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  48:

        Pin                       Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(in_del_1)                     ext delay                         +0       0 R 
A_d[0][0]               (i)    in port            1  0.0    0    +0       0 R 
A_RECEIVE/L_d[0][0] 
  recv/L.0[0] 
    bits[0].recv/L.0                                             +0       0   
    bits[0].recv/R[0]   (p)    RECV_1of2_X2       2  2.0   18   +80      80 F 
  recv/R[0] 
A_RECEIVE/R_d[0] 
acc_RTL_BODY/A_d[0] 
  add_28_30/B[0] 
    g19174/A0                                                    +0      80   
    g19174/X                   LOGIC2_6_X4        2  3.1   16   +83     163 R 
  add_28_30/Z[0] 
acc_RTL_BODY/Sum_d[0] 
Sum_SEND/L_d[0] 
  send/L[0] 
    bits[0].send/L[0]                                            +0     163   
    bits[0].send/R.1  (i) (p)  SEND_1of2_X2       1  0.0    0   +80     243 R 
  send/R.1[0] 
Sum_SEND/R_d[1][0] 
Sum_d[1][0]                    out port                          +0     243 R 
(ou_del_1)                     ext delay                         +0     243 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                               path_delay                              9000   
------------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8757ps 
Start-point  : A_d[0][0]
End-point    : Sum_d[1][0]

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  49:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
CLK                (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[9]/CK      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[9]/CK

(i) : Net is ideal.

path  50:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
_RESET             (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[9]/RN      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[9]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  51:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
CLK                (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[8]/CK      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[8]/CK

(i) : Net is ideal.

path  52:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
_RESET             (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[8]/RN      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[8]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  53:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
CLK                (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[7]/CK      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[7]/CK

(i) : Net is ideal.

path  54:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
_RESET             (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[7]/RN      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[7]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  55:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
CLK                (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[6]/CK      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[6]/CK

(i) : Net is ideal.

path  56:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
_RESET             (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[6]/RN      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[6]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  57:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
CLK                (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[4]/CK      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[4]/CK

(i) : Net is ideal.

path  58:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
_RESET             (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[4]/RN      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[4]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  59:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
CLK                (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[3]/CK      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[3]/CK

(i) : Net is ideal.

path  60:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
_RESET             (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[3]/RN      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[3]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  61:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
CLK                (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[2]/CK      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[2]/CK

(i) : Net is ideal.

path  62:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
_RESET             (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[2]/RN      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[2]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  63:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
CLK                (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[1]/CK      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[1]/CK

(i) : Net is ideal.

path  64:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
_RESET             (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[1]/RN      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[1]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  65:

       Pin                 Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(in_del_1)               ext delay                       +0       0 R 
CLK                 (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[15]/CK      TOK_BUF_X6                      +0       0   
----------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[15]/CK

(i) : Net is ideal.

path  66:

       Pin                 Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(in_del_1)               ext delay                       +0       0 R 
_RESET              (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[15]/RN      TOK_BUF_X6                      +0       0   
----------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[15]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  67:

       Pin                 Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(in_del_1)               ext delay                       +0       0 R 
CLK                 (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[14]/CK      TOK_BUF_X6                      +0       0   
----------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[14]/CK

(i) : Net is ideal.

path  68:

       Pin                 Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(in_del_1)               ext delay                       +0       0 R 
_RESET              (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[14]/RN      TOK_BUF_X6                      +0       0   
----------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[14]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  69:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
CLK                (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[5]/CK      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[5]/CK

(i) : Net is ideal.

path  70:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
_RESET             (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[5]/RN      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[5]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  71:

       Pin                 Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(in_del_1)               ext delay                       +0       0 R 
CLK                 (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[13]/CK      TOK_BUF_X6                      +0       0   
----------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[13]/CK

(i) : Net is ideal.

path  72:

       Pin                 Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(in_del_1)               ext delay                       +0       0 R 
_RESET              (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[13]/RN      TOK_BUF_X6                      +0       0   
----------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[13]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  73:

       Pin                 Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(in_del_1)               ext delay                       +0       0 R 
CLK                 (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[12]/CK      TOK_BUF_X6                      +0       0   
----------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[12]/CK

(i) : Net is ideal.

path  74:

       Pin                 Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(in_del_1)               ext delay                       +0       0 R 
_RESET              (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[12]/RN      TOK_BUF_X6                      +0       0   
----------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[12]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  75:

       Pin                 Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(in_del_1)               ext delay                       +0       0 R 
CLK                 (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[11]/CK      TOK_BUF_X6                      +0       0   
----------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[11]/CK

(i) : Net is ideal.

path  76:

       Pin                 Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(in_del_1)               ext delay                       +0       0 R 
_RESET              (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[11]/RN      TOK_BUF_X6                      +0       0   
----------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[11]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  77:

       Pin                 Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(in_del_1)               ext delay                       +0       0 R 
CLK                 (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[10]/CK      TOK_BUF_X6                      +0       0   
----------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[10]/CK

(i) : Net is ideal.

path  78:

       Pin                 Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(in_del_1)               ext delay                       +0       0 R 
_RESET              (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[10]/RN      TOK_BUF_X6                      +0       0   
----------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[10]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  79:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
CLK                (i)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/CLK 
  ff$sum_reg[0]/CK      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : CLK
End-point    : acc_RTL_BODY/ff$sum_reg[0]/CK

(i) : Net is ideal.

path  80:

       Pin                Type      Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(in_del_1)              ext delay                       +0       0 R 
_RESET             (a)  in port         16  0.0    0    +0       0 R 
acc_RTL_BODY/_RESET 
  ff$sum_reg[0]/RN      TOK_BUF_X6                      +0       0   
---------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : _RESET
End-point    : acc_RTL_BODY/ff$sum_reg[0]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  81:

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(in_del_1)                ext delay                         +0       0 R 
Sum_e[9]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[9] 
  send/R.e[9] 
    bits[9].send/R.e (p)  SEND_1of2_X2                      +0       0   
-------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[9]
End-point    : Sum_SEND/send/bits[9].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  82:

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(in_del_1)                ext delay                         +0       0 R 
Sum_e[8]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[8] 
  send/R.e[8] 
    bits[8].send/R.e (p)  SEND_1of2_X2                      +0       0   
-------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[8]
End-point    : Sum_SEND/send/bits[8].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  83:

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(in_del_1)                ext delay                         +0       0 R 
Sum_e[7]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[7] 
  send/R.e[7] 
    bits[7].send/R.e (p)  SEND_1of2_X2                      +0       0   
-------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[7]
End-point    : Sum_SEND/send/bits[7].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  84:

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(in_del_1)                ext delay                         +0       0 R 
Sum_e[6]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[6] 
  send/R.e[6] 
    bits[6].send/R.e (p)  SEND_1of2_X2                      +0       0   
-------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[6]
End-point    : Sum_SEND/send/bits[6].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  85:

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(in_del_1)                ext delay                         +0       0 R 
Sum_e[5]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[5] 
  send/R.e[5] 
    bits[5].send/R.e (p)  SEND_1of2_X2                      +0       0   
-------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[5]
End-point    : Sum_SEND/send/bits[5].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  86:

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(in_del_1)                ext delay                         +0       0 R 
Sum_e[4]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[4] 
  send/R.e[4] 
    bits[4].send/R.e (p)  SEND_1of2_X2                      +0       0   
-------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[4]
End-point    : Sum_SEND/send/bits[4].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  87:

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(in_del_1)                ext delay                         +0       0 R 
Sum_e[3]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[3] 
  send/R.e[3] 
    bits[3].send/R.e (p)  SEND_1of2_X2                      +0       0   
-------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[3]
End-point    : Sum_SEND/send/bits[3].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  88:

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(in_del_1)                ext delay                         +0       0 R 
Sum_e[2]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[2] 
  send/R.e[2] 
    bits[2].send/R.e (p)  SEND_1of2_X2                      +0       0   
-------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[2]
End-point    : Sum_SEND/send/bits[2].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  89:

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(in_del_1)                ext delay                         +0       0 R 
Sum_e[1]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[1] 
  send/R.e[1] 
    bits[1].send/R.e (p)  SEND_1of2_X2                      +0       0   
-------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[1]
End-point    : Sum_SEND/send/bits[1].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  90:

        Pin                   Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(in_del_1)                 ext delay                         +0       0 R 
Sum_e[15]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[15] 
  send/R.e[15] 
    bits[15].send/R.e (p)  SEND_1of2_X2                      +0       0   
--------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[15]
End-point    : Sum_SEND/send/bits[15].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  91:

        Pin                   Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(in_del_1)                 ext delay                         +0       0 R 
Sum_e[14]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[14] 
  send/R.e[14] 
    bits[14].send/R.e (p)  SEND_1of2_X2                      +0       0   
--------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[14]
End-point    : Sum_SEND/send/bits[14].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  92:

        Pin                   Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(in_del_1)                 ext delay                         +0       0 R 
Sum_e[13]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[13] 
  send/R.e[13] 
    bits[13].send/R.e (p)  SEND_1of2_X2                      +0       0   
--------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[13]
End-point    : Sum_SEND/send/bits[13].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  93:

        Pin                   Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(in_del_1)                 ext delay                         +0       0 R 
Sum_e[12]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[12] 
  send/R.e[12] 
    bits[12].send/R.e (p)  SEND_1of2_X2                      +0       0   
--------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[12]
End-point    : Sum_SEND/send/bits[12].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  94:

        Pin                   Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(in_del_1)                 ext delay                         +0       0 R 
Sum_e[11]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[11] 
  send/R.e[11] 
    bits[11].send/R.e (p)  SEND_1of2_X2                      +0       0   
--------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[11]
End-point    : Sum_SEND/send/bits[11].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  95:

        Pin                   Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(in_del_1)                 ext delay                         +0       0 R 
Sum_e[10]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[10] 
  send/R.e[10] 
    bits[10].send/R.e (p)  SEND_1of2_X2                      +0       0   
--------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[10]
End-point    : Sum_SEND/send/bits[10].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

path  96:

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(in_del_1)                ext delay                         +0       0 R 
Sum_e[0]             (i)  in port            1  0.0    0    +0       0 R 
Sum_SEND/R_e[0] 
  send/R.e[0] 
    bits[0].send/R.e (p)  SEND_1of2_X2                      +0       0   
-------------------------------------------------------------------------
Exception    : 'path_delays/del_1'    9000ps
Timing slack :    9000ps 
Start-point  : Sum_e[0]
End-point    : Sum_SEND/send/bits[0].send/R.e

(p) : Instance is preserved but may be resized
(i) : Net is ideal.

START: generating sdcs
START: removing path exceptions
START: flattening
  Setting attribute of root '/': 'ungroup_separator' = .
START: report gates
============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s108_1
  Generated on:           Mar 27 2017  04:37:21 PM
  Module:                 acc
  Technology library:     PROTEUS 1.0
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                                
           Gate             Instances    Area     Library  
-----------------------------------------------------------
BUF_X1                              4    88.474    PROTEUS 
INV_X1                              2    44.237    PROTEUS 
LOGIC2_1_X4                         3   138.931    PROTEUS 
LOGIC2_2_X4                         4   185.242    PROTEUS 
LOGIC2_6_X4                         3   138.931    PROTEUS 
LOGIC2_7_X4                         7   324.173    PROTEUS 
LOGIC2_8_X4                         1    46.310    PROTEUS 
LOGIC2_E_X4                         4   185.242    PROTEUS 
LOGIC3_0B_X4                        1    59.443    PROTEUS 
LOGIC3_17_X4                        1    59.443    PROTEUS 
LOGIC3_19_X4                        2   118.886    PROTEUS 
LOGIC3_1F_X4                        1    59.443    PROTEUS 
LOGIC3_2B_X4                        1    59.443    PROTEUS 
LOGIC3_69_X4                        7   425.779    PROTEUS 
LOGIC3_8E_X4                        1    59.443    PROTEUS 
LOGIC3_8F_X4                        1    59.443    PROTEUS 
LOGIC3_96_X4                        6   364.954    PROTEUS 
LOGIC3_F1_X4                        1    59.443    PROTEUS 
LOGIC4_0007_X2                      1    57.370    PROTEUS 
LOGIC4_000E_X2                      1    57.370    PROTEUS 
LOGIC4_0080_X2                      1    58.061    PROTEUS 
LOGIC4_00EF_X4                      1    56.678    PROTEUS 
LOGIC4_3F2A_X4                      1    57.370    PROTEUS 
LOGIC4_C0D5_X4                      1    57.370    PROTEUS 
LOGIC4_C0EA_X4                      1    57.370    PROTEUS 
LOGIC4_F351_X4                      1    57.370    PROTEUS 
LOGIC4_FCA8_X4                      3   172.109    PROTEUS 
LOGIC4_FF1F_X2                      2   114.739    PROTEUS 
LOGIC4_FF7F_X2                      2   116.122    PROTEUS 
LOGIC5_4F44FFFF_X2                  4   301.363    PROTEUS 
LOGIC6_0000B0BBB0BBB0BB_X2          1    82.253    PROTEUS 
RECV_1of2_X2                       16   619.315    PROTEUS 
SEND_1of2_X2                       16   376.013    PROTEUS 
TOK_BUF_X6                         16   464.486    PROTEUS 
-----------------------------------------------------------
total                             118  5182.618            


                                       
    Type     Instances   Area   Area % 
---------------------------------------
timing_model        32  995.328   19.2 
sequential          16  464.486    9.0 
inverter             2   44.237    0.9 
buffer               4   88.474    1.7 
logic               64 3590.093   69.3 
---------------------------------------
total              118 5182.618  100.0 

START: generating verilog
