

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Wed Nov 16 00:53:13 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        1116shift1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ fir   |     -|  0.38|        3|  30.000|         -|        4|     -|        no|     -|  4 (1%)|  1240 (1%)|  445 (~0%)|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| x         | ap_none | 32       |
| y         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| y        | out       | ap_int<32>* |
| x        | in        | ap_int<32>  |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+-------------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------+-----+--------+-------------+-----+--------+---------+
| + fir                    | 4   |        |             |     |        |         |
|   mul_32s_10ns_32_2_1_U1 | 1   |        | mul_ln886   | mul | auto   | 1       |
|   tmp_fu_165_p2          | -   |        | tmp         | add | fabric | 0       |
|   mul_32s_10ns_32_2_1_U2 | 1   |        | tmp1        | mul | auto   | 1       |
|   tmp2_fu_171_p2         | -   |        | tmp2        | add | fabric | 0       |
|   mul_32s_8s_32_2_1_U3   | 1   |        | tmp3        | mul | auto   | 1       |
|   tmp4_fu_177_p2         | -   |        | tmp4        | add | fabric | 0       |
|   mul_32s_7ns_32_2_1_U4  | 1   |        | tmp5        | mul | auto   | 1       |
|   add_ln886_1_fu_207_p2  | -   |        | add_ln886_1 | add | fabric | 0       |
+--------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+---------+------------------------------------------------+
| Type   | Options | Location                                       |
+--------+---------+------------------------------------------------+
| unroll |         | ../Inferring_Shift_Registers/fir.cpp:26 in fir |
| unroll |         | ../Inferring_Shift_Registers/fir.cpp:35 in fir |
+--------+---------+------------------------------------------------+


