$date
	Sat May 27 01:17:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_D_Latch_gatelevel $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ E $end
$scope module D_latch $end
$var wire 1 # D $end
$var wire 1 % D_inv $end
$var wire 1 $ E $end
$var wire 1 " Q $end
$var wire 1 ! Qb $end
$var wire 1 & and_result1 $end
$var wire 1 ' and_result2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
x%
0$
0#
x"
x!
$end
#1
1%
0&
0'
#5
1$
#6
1&
#7
0"
#8
1!
#10
0$
#11
0&
#15
1#
#16
0%
#20
1$
#21
1'
#22
0!
#23
1"
#25
0#
0$
#26
1%
0'
#30
1$
#31
1&
#32
0"
#33
1!
#35
0$
#36
0&
#50
1#
1$
#51
0%
1&
1'
0$
#52
0!
0&
0'
#53
1"
1!
#54
0!
0"
#55
1"
1!
1$
#56
0!
0"
1'
#57
1"
#60
