============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Wed Sep 18 11:16:08 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 9 view nodes, 75 trigger nets, 75 data nets.
KIT-1004 : Chipwatcher code = 0001011101011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=9,BUS_DIN_NUM=75,BUS_CTRL_NUM=186,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010010110}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=208) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=208) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=9,BUS_DIN_NUM=75,BUS_CTRL_NUM=186,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010010110}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=75,BUS_CTRL_NUM=186,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010010110}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=9,BUS_DIN_NUM=75,BUS_CTRL_NUM=186,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010010110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=208)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=208)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=9,BUS_DIN_NUM=75,BUS_CTRL_NUM=186,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010010110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=75,BUS_CTRL_NUM=186,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010010110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2754/41 useful/useless nets, 1477/21 useful/useless insts
SYN-1016 : Merged 44 instances.
SYN-1032 : 2259/6 useful/useless nets, 2097/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2243/16 useful/useless nets, 2085/12 useful/useless insts
SYN-1021 : Optimized 6 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 6 mux instances.
SYN-1015 : Optimize round 1, 633 better
SYN-1014 : Optimize round 2
SYN-1032 : 1709/90 useful/useless nets, 1551/96 useful/useless insts
SYN-1015 : Optimize round 2, 192 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.708331s wall, 0.828125s user + 0.890625s system = 1.718750s CPU (100.6%)

RUN-1004 : used memory is 115 MB, reserved memory is 85 MB, peak memory is 117 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1741/295 useful/useless nets, 1616/79 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2571 : Optimize after map_dsp, round 1, 404 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 72 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1019 : Optimized 25 mux instances.
SYN-1016 : Merged 14 instances.
SYN-1032 : 2398/4 useful/useless nets, 2273/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9426, tnet num: 2398, tinst num: 2272, tnode num: 12019, tedge num: 14067.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 404 (3.33), #lev = 7 (1.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 378 (3.35), #lev = 6 (1.45)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 770 instances into 378 LUTs, name keeping = 72%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 593 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.024835s wall, 0.859375s user + 0.156250s system = 1.015625s CPU (99.1%)

RUN-1004 : used memory is 122 MB, reserved memory is 90 MB, peak memory is 144 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.797645s wall, 1.750000s user + 1.046875s system = 2.796875s CPU (100.0%)

RUN-1004 : used memory is 122 MB, reserved memory is 90 MB, peak memory is 144 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 WARNING: The kept net U2_control/angle[23] will be merged to another kept net U2_control/data_out[23]
SYN-5055 WARNING: The kept net U2_control/angle[22] will be merged to another kept net U2_control/data_out[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1671/1 useful/useless nets, 1508/0 useful/useless insts
SYN-4016 : Net U2_control/clk driven by BUFG (241 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (434 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1509 instances
RUN-0007 : 544 luts, 730 seqs, 125 mslices, 58 lslices, 11 pads, 34 brams, 0 dsps
RUN-1001 : There are total 1672 nets
RUN-1001 : 788 nets have 2 pins
RUN-1001 : 749 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     297     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     430     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1507 instances, 544 luts, 730 seqs, 183 slices, 29 macros(183 instances: 125 mslices 58 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7780, tnet num: 1670, tinst num: 1507, tnode num: 10608, tedge num: 12847.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1670 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.099002s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 441225
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1507.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 359618, overlap = 76.5
PHY-3002 : Step(2): len = 300277, overlap = 76.5
PHY-3002 : Step(3): len = 267492, overlap = 76.5
PHY-3002 : Step(4): len = 246196, overlap = 76.5
PHY-3002 : Step(5): len = 225909, overlap = 76.5
PHY-3002 : Step(6): len = 204333, overlap = 76.5
PHY-3002 : Step(7): len = 188054, overlap = 76.5
PHY-3002 : Step(8): len = 175321, overlap = 76.5
PHY-3002 : Step(9): len = 159038, overlap = 76.5
PHY-3002 : Step(10): len = 143206, overlap = 76.5
PHY-3002 : Step(11): len = 135225, overlap = 76.5
PHY-3002 : Step(12): len = 125960, overlap = 76.5
PHY-3002 : Step(13): len = 113841, overlap = 76.5
PHY-3002 : Step(14): len = 106615, overlap = 76.5
PHY-3002 : Step(15): len = 101410, overlap = 76.5
PHY-3002 : Step(16): len = 91062, overlap = 76.5
PHY-3002 : Step(17): len = 86401.7, overlap = 76.5
PHY-3002 : Step(18): len = 83212.2, overlap = 76.5
PHY-3002 : Step(19): len = 74899.7, overlap = 76.5
PHY-3002 : Step(20): len = 71207.7, overlap = 76.5
PHY-3002 : Step(21): len = 66942.5, overlap = 76.5
PHY-3002 : Step(22): len = 63473.9, overlap = 76.5
PHY-3002 : Step(23): len = 60354.2, overlap = 76.5
PHY-3002 : Step(24): len = 55819.7, overlap = 84.0312
PHY-3002 : Step(25): len = 51469.6, overlap = 91.125
PHY-3002 : Step(26): len = 49170.3, overlap = 93.5
PHY-3002 : Step(27): len = 47395.4, overlap = 95.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.26022e-06
PHY-3002 : Step(28): len = 50024.3, overlap = 93.5312
PHY-3002 : Step(29): len = 50781, overlap = 93.0938
PHY-3002 : Step(30): len = 47332.6, overlap = 81.25
PHY-3002 : Step(31): len = 47123.6, overlap = 80.6875
PHY-3002 : Step(32): len = 46976.9, overlap = 77.7188
PHY-3002 : Step(33): len = 46579.3, overlap = 75.875
PHY-3002 : Step(34): len = 46268.9, overlap = 75.9062
PHY-3002 : Step(35): len = 45350.1, overlap = 74.4688
PHY-3002 : Step(36): len = 44835.6, overlap = 78.2188
PHY-3002 : Step(37): len = 44336.1, overlap = 76.625
PHY-3002 : Step(38): len = 43301.1, overlap = 84.375
PHY-3002 : Step(39): len = 42158.3, overlap = 84.125
PHY-3002 : Step(40): len = 40114.5, overlap = 74.9375
PHY-3002 : Step(41): len = 38733.6, overlap = 67.5
PHY-3002 : Step(42): len = 37855.5, overlap = 72.5938
PHY-3002 : Step(43): len = 37116.7, overlap = 79.375
PHY-3002 : Step(44): len = 35882.1, overlap = 78.25
PHY-3002 : Step(45): len = 34417.4, overlap = 85.75
PHY-3002 : Step(46): len = 33287.8, overlap = 86.9688
PHY-3002 : Step(47): len = 32789.3, overlap = 87.1562
PHY-3002 : Step(48): len = 32321, overlap = 87.5938
PHY-3002 : Step(49): len = 31922.7, overlap = 87.375
PHY-3002 : Step(50): len = 31395.2, overlap = 87.0625
PHY-3002 : Step(51): len = 30961.8, overlap = 88.2812
PHY-3002 : Step(52): len = 30777.1, overlap = 88.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.05204e-05
PHY-3002 : Step(53): len = 31000.4, overlap = 88.7812
PHY-3002 : Step(54): len = 31181.1, overlap = 86.5312
PHY-3002 : Step(55): len = 31386.1, overlap = 85.6562
PHY-3002 : Step(56): len = 31207.9, overlap = 88.0312
PHY-3002 : Step(57): len = 31176.2, overlap = 88.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.10409e-05
PHY-3002 : Step(58): len = 31449.6, overlap = 83.5625
PHY-3002 : Step(59): len = 31628.6, overlap = 74.625
PHY-3002 : Step(60): len = 32121.1, overlap = 74.5312
PHY-3002 : Step(61): len = 31967.8, overlap = 74.7188
PHY-3002 : Step(62): len = 31933.3, overlap = 74.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012274s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (636.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1670 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027840s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.65552e-06
PHY-3002 : Step(63): len = 37734.7, overlap = 47.6562
PHY-3002 : Step(64): len = 37784.5, overlap = 47.5938
PHY-3002 : Step(65): len = 38130.2, overlap = 50.1875
PHY-3002 : Step(66): len = 38384, overlap = 50.3438
PHY-3002 : Step(67): len = 38300.7, overlap = 50.2812
PHY-3002 : Step(68): len = 38396.4, overlap = 51.0938
PHY-3002 : Step(69): len = 38467.1, overlap = 50.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.31104e-06
PHY-3002 : Step(70): len = 38189.5, overlap = 50.7188
PHY-3002 : Step(71): len = 38172.9, overlap = 50.7188
PHY-3002 : Step(72): len = 38172.9, overlap = 50.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.86221e-05
PHY-3002 : Step(73): len = 38143.3, overlap = 50.375
PHY-3002 : Step(74): len = 38161.1, overlap = 50.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.72442e-05
PHY-3002 : Step(75): len = 38165.2, overlap = 49.2188
PHY-3002 : Step(76): len = 38165.2, overlap = 49.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.06863e-05
PHY-3002 : Step(77): len = 38396.8, overlap = 44.4375
PHY-3002 : Step(78): len = 38533.8, overlap = 42.2812
PHY-3002 : Step(79): len = 38998.8, overlap = 38.875
PHY-3002 : Step(80): len = 39717.4, overlap = 28.6562
PHY-3002 : Step(81): len = 39784, overlap = 29.9062
PHY-3002 : Step(82): len = 39607.4, overlap = 29.375
PHY-3002 : Step(83): len = 39661.9, overlap = 26.75
PHY-3002 : Step(84): len = 39398, overlap = 26.7188
PHY-3002 : Step(85): len = 39325.8, overlap = 26.25
PHY-3002 : Step(86): len = 39336.9, overlap = 25.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000141373
PHY-3002 : Step(87): len = 39227, overlap = 25.9688
PHY-3002 : Step(88): len = 39227.9, overlap = 26.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000282745
PHY-3002 : Step(89): len = 39189.6, overlap = 25.9688
PHY-3002 : Step(90): len = 39201.6, overlap = 26.4062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1670 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025856s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.03693e-05
PHY-3002 : Step(91): len = 39907.6, overlap = 76.875
PHY-3002 : Step(92): len = 40203.1, overlap = 75.9375
PHY-3002 : Step(93): len = 40811.8, overlap = 64.3438
PHY-3002 : Step(94): len = 41465.3, overlap = 61.7188
PHY-3002 : Step(95): len = 42581.1, overlap = 56.4375
PHY-3002 : Step(96): len = 42223.4, overlap = 56.3438
PHY-3002 : Step(97): len = 42053.8, overlap = 56.0625
PHY-3002 : Step(98): len = 41724.6, overlap = 54.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.07385e-05
PHY-3002 : Step(99): len = 41551.2, overlap = 54.3438
PHY-3002 : Step(100): len = 41614.8, overlap = 53.9688
PHY-3002 : Step(101): len = 41644.4, overlap = 52.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000161477
PHY-3002 : Step(102): len = 41972.5, overlap = 49.3125
PHY-3002 : Step(103): len = 42368.1, overlap = 48.5625
PHY-3002 : Step(104): len = 44177.8, overlap = 40.2812
PHY-3002 : Step(105): len = 44059.4, overlap = 39.75
PHY-3002 : Step(106): len = 43555.9, overlap = 42.4062
PHY-3002 : Step(107): len = 43451.1, overlap = 40.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000322954
PHY-3002 : Step(108): len = 43445.3, overlap = 40.4375
PHY-3002 : Step(109): len = 43596.6, overlap = 40.0312
PHY-3002 : Step(110): len = 43857.9, overlap = 38.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000645908
PHY-3002 : Step(111): len = 44043.1, overlap = 37.125
PHY-3002 : Step(112): len = 44512, overlap = 38.125
PHY-3002 : Step(113): len = 45455.7, overlap = 35.6562
PHY-3002 : Step(114): len = 45154.3, overlap = 35.7188
PHY-3002 : Step(115): len = 45091.2, overlap = 35.8125
PHY-3002 : Step(116): len = 44996.3, overlap = 36.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00129182
PHY-3002 : Step(117): len = 45022.2, overlap = 33.4375
PHY-3002 : Step(118): len = 45151.2, overlap = 31.9062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00258363
PHY-3002 : Step(119): len = 45393.7, overlap = 30.3438
PHY-3002 : Step(120): len = 45555.8, overlap = 29.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7780, tnet num: 1670, tinst num: 1507, tnode num: 10608, tedge num: 12847.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 88.12 peak overflow 3.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1672.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61336, over cnt = 269(0%), over = 864, worst = 15
PHY-1001 : End global iterations;  0.163192s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (162.8%)

PHY-1001 : Congestion index: top1 = 38.12, top5 = 24.59, top10 = 17.59, top15 = 12.99.
PHY-1001 : End incremental global routing;  0.198774s wall, 0.218750s user + 0.093750s system = 0.312500s CPU (157.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1670 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031608s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1490 has valid locations, 34 needs to be replaced
PHY-3001 : design contains 1540 instances, 544 luts, 763 seqs, 183 slices, 29 macros(183 instances: 125 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 45861.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7912, tnet num: 1703, tinst num: 1540, tnode num: 10839, tedge num: 13045.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1703 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.107081s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (87.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(121): len = 46569.6, overlap = 1.28125
PHY-3002 : Step(122): len = 47086, overlap = 1.28125
PHY-3002 : Step(123): len = 47344.5, overlap = 1.28125
PHY-3002 : Step(124): len = 47377.1, overlap = 1.28125
PHY-3002 : Step(125): len = 47313.5, overlap = 1.28125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1703 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028267s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0012758
PHY-3002 : Step(126): len = 47168.5, overlap = 29.7188
PHY-3002 : Step(127): len = 47168.5, overlap = 29.7188
PHY-3001 : Final: Len = 47168.5, Over = 29.7188
PHY-3001 : End incremental placement;  0.263761s wall, 0.390625s user + 0.125000s system = 0.515625s CPU (195.5%)

OPT-1001 : Total overflow 89.00 peak overflow 3.56
OPT-1001 : End high-fanout net optimization;  0.517963s wall, 0.671875s user + 0.250000s system = 0.921875s CPU (178.0%)

OPT-1001 : Current memory(MB): used = 188, reserve = 157, peak = 189.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1267/1705.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 63216, over cnt = 269(0%), over = 849, worst = 15
PHY-1002 : len = 67824, over cnt = 168(0%), over = 388, worst = 15
PHY-1002 : len = 71896, over cnt = 35(0%), over = 57, worst = 5
PHY-1002 : len = 72520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.158365s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (128.3%)

PHY-1001 : Congestion index: top1 = 35.45, top5 = 25.29, top10 = 19.01, top15 = 14.44.
OPT-1001 : End congestion update;  0.190968s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (122.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1703 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025933s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.3%)

OPT-0007 : Start: WNS 169 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 169 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 169 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.218511s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (121.6%)

OPT-1001 : Current memory(MB): used = 186, reserve = 155, peak = 189.
OPT-1001 : End physical optimization;  0.835651s wall, 0.968750s user + 0.296875s system = 1.265625s CPU (151.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 544 LUT to BLE ...
SYN-4008 : Packed 544 LUT and 173 SEQ to BLE.
SYN-4003 : Packing 590 remaining SEQ's ...
SYN-4005 : Packed 330 SEQ with LUT/SLICE
SYN-4006 : 72 single LUT's are left
SYN-4006 : 260 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 804/1133 primitive instances ...
PHY-3001 : End packing;  0.033951s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.0%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 676 instances
RUN-1001 : 312 mslices, 312 lslices, 11 pads, 34 brams, 0 dsps
RUN-1001 : There are total 1538 nets
RUN-1001 : 604 nets have 2 pins
RUN-1001 : 794 nets have [3 - 5] pins
RUN-1001 : 90 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 674 instances, 624 slices, 29 macros(183 instances: 125 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 47403.2, Over = 48.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6787, tnet num: 1536, tinst num: 674, tnode num: 8861, tedge num: 11477.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.113671s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (110.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.15876e-05
PHY-3002 : Step(128): len = 46683.1, overlap = 50.5
PHY-3002 : Step(129): len = 46509.8, overlap = 49.75
PHY-3002 : Step(130): len = 46171.5, overlap = 48.25
PHY-3002 : Step(131): len = 46026.7, overlap = 47.75
PHY-3002 : Step(132): len = 45945.2, overlap = 46.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.31752e-05
PHY-3002 : Step(133): len = 46062, overlap = 45.5
PHY-3002 : Step(134): len = 46337.9, overlap = 45.25
PHY-3002 : Step(135): len = 46618.9, overlap = 43
PHY-3002 : Step(136): len = 46945.1, overlap = 43.5
PHY-3002 : Step(137): len = 47250.9, overlap = 40.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00016635
PHY-3002 : Step(138): len = 47450.6, overlap = 39.75
PHY-3002 : Step(139): len = 47587.2, overlap = 39.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.121937s wall, 0.109375s user + 0.468750s system = 0.578125s CPU (474.1%)

PHY-3001 : Trial Legalized: Len = 61739.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024843s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000816228
PHY-3002 : Step(140): len = 57732.9, overlap = 4.25
PHY-3002 : Step(141): len = 55804.7, overlap = 5
PHY-3002 : Step(142): len = 53998.7, overlap = 9.25
PHY-3002 : Step(143): len = 52644.8, overlap = 13.75
PHY-3002 : Step(144): len = 51935.1, overlap = 16.5
PHY-3002 : Step(145): len = 51441.2, overlap = 18
PHY-3002 : Step(146): len = 51090.1, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00163246
PHY-3002 : Step(147): len = 51000.8, overlap = 17.5
PHY-3002 : Step(148): len = 50959.7, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00326491
PHY-3002 : Step(149): len = 50963.6, overlap = 16.25
PHY-3002 : Step(150): len = 50955.2, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004631s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 56765.9, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004310s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 12 instances has been re-located, deltaX = 2, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 57185.9, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6787, tnet num: 1536, tinst num: 674, tnode num: 8861, tedge num: 11477.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 49/1538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 74272, over cnt = 219(0%), over = 316, worst = 4
PHY-1002 : len = 75816, over cnt = 96(0%), over = 114, worst = 3
PHY-1002 : len = 76616, over cnt = 37(0%), over = 46, worst = 3
PHY-1002 : len = 76952, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 77032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.223177s wall, 0.234375s user + 0.140625s system = 0.375000s CPU (168.0%)

PHY-1001 : Congestion index: top1 = 30.69, top5 = 23.85, top10 = 19.10, top15 = 15.24.
PHY-1001 : End incremental global routing;  0.260887s wall, 0.281250s user + 0.140625s system = 0.421875s CPU (161.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041256s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.335066s wall, 0.359375s user + 0.140625s system = 0.500000s CPU (149.2%)

OPT-1001 : Current memory(MB): used = 186, reserve = 155, peak = 189.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1358/1538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006537s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (239.0%)

PHY-1001 : Congestion index: top1 = 30.69, top5 = 23.85, top10 = 19.10, top15 = 15.24.
OPT-1001 : End congestion update;  0.056975s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036103s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.6%)

OPT-0007 : Start: WNS 171 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 658 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 674 instances, 624 slices, 29 macros(183 instances: 125 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 57172.2, Over = 0
PHY-3001 : End spreading;  0.003202s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (488.0%)

PHY-3001 : Final: Len = 57172.2, Over = 0
PHY-3001 : End incremental legalization;  0.032134s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.2%)

OPT-0007 : Iter 1: improved WNS 358 TNS 0 NUM_FEPS 0 with 3 cells processed and 250 slack improved
OPT-0007 : Iter 2: improved WNS 358 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.133909s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.3%)

OPT-1001 : Current memory(MB): used = 191, reserve = 160, peak = 191.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021779s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1342/1538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77064, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 77088, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 77104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021159s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.8%)

PHY-1001 : Congestion index: top1 = 30.73, top5 = 23.85, top10 = 19.12, top15 = 15.25.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033380s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 358 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.379310
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 358ps with logic level 6 
RUN-1001 :       #2 path slack 394ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 658 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 674 instances, 624 slices, 29 macros(183 instances: 125 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 57172.2, Over = 0
PHY-3001 : End spreading;  0.003161s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 57172.2, Over = 0
PHY-3001 : End incremental legalization;  0.034627s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (135.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022343s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1358/1538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003551s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 30.73, top5 = 23.85, top10 = 19.12, top15 = 15.25.
OPT-1001 : End congestion update;  0.036516s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022766s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.6%)

OPT-0007 : Start: WNS 358 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 358 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.059949s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.3%)

OPT-1001 : Current memory(MB): used = 188, reserve = 159, peak = 191.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1358/1538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003583s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 30.73, top5 = 23.85, top10 = 19.12, top15 = 15.25.
OPT-1001 : End congestion update;  0.035149s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024451s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.8%)

OPT-0007 : Start: WNS 358 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 358 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 358 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.067657s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (115.5%)

OPT-1001 : Current memory(MB): used = 189, reserve = 160, peak = 191.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035467s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 189, reserve = 160, peak = 191.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035034s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.2%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1358/1538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 30.73, top5 = 23.85, top10 = 19.12, top15 = 15.25.
RUN-1001 : End congestion update;  0.057192s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.3%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.092465s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.4%)

OPT-1001 : Current memory(MB): used = 189, reserve = 160, peak = 191.
OPT-1001 : End physical optimization;  1.012384s wall, 1.062500s user + 0.171875s system = 1.234375s CPU (121.9%)

RUN-1003 : finish command "place" in  5.572581s wall, 8.406250s user + 9.078125s system = 17.484375s CPU (313.8%)

RUN-1004 : used memory is 171 MB, reserved memory is 140 MB, peak memory is 191 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 676 instances
RUN-1001 : 312 mslices, 312 lslices, 11 pads, 34 brams, 0 dsps
RUN-1001 : There are total 1538 nets
RUN-1001 : 604 nets have 2 pins
RUN-1001 : 794 nets have [3 - 5] pins
RUN-1001 : 90 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6787, tnet num: 1536, tinst num: 674, tnode num: 8861, tedge num: 11477.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 312 mslices, 312 lslices, 11 pads, 34 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 73664, over cnt = 223(0%), over = 325, worst = 4
PHY-1002 : len = 75232, over cnt = 106(0%), over = 124, worst = 3
PHY-1002 : len = 76328, over cnt = 31(0%), over = 39, worst = 3
PHY-1002 : len = 76712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.237455s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (111.9%)

PHY-1001 : Congestion index: top1 = 30.41, top5 = 23.78, top10 = 19.01, top15 = 15.12.
PHY-1001 : End global routing;  0.282290s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (110.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 210, reserve = 180, peak = 223.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_4 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 473, reserve = 447, peak = 473.
PHY-1001 : End build detailed router design. 3.446871s wall, 3.390625s user + 0.062500s system = 3.453125s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 42120, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.359271s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 506, reserve = 480, peak = 506.
PHY-1001 : End phase 1; 1.365193s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 316816, over cnt = 46(0%), over = 46, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 507, reserve = 481, peak = 507.
PHY-1001 : End initial routed; 2.845700s wall, 3.484375s user + 0.390625s system = 3.875000s CPU (136.2%)

PHY-1001 : Update timing.....
PHY-1001 : 188/1371(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.453   |  -4.852   |   6   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.207410s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (105.5%)

PHY-1001 : Current memory(MB): used = 510, reserve = 484, peak = 510.
PHY-1001 : End phase 2; 3.053168s wall, 3.703125s user + 0.390625s system = 4.093750s CPU (134.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 17 pins with SWNS -0.985ns STNS -3.980ns FEP 6.
PHY-1001 : End OPT Iter 1; 0.036302s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.1%)

PHY-1022 : len = 316880, over cnt = 60(0%), over = 60, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.050329s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 316232, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.055189s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 316096, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.060036s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 316056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.023058s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.5%)

PHY-1001 : Update timing.....
PHY-1001 : 186/1371(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.188   |  -4.183   |   6   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.156667s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (89.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 15 feed throughs used by 14 nets
PHY-1001 : End commit to database; 0.149398s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.1%)

PHY-1001 : Current memory(MB): used = 525, reserve = 499, peak = 525.
PHY-1001 : End phase 3; 0.678961s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (96.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 23 pins with SWNS -0.913ns STNS -3.166ns FEP 6.
PHY-1001 : End OPT Iter 1; 0.040848s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (114.8%)

PHY-1022 : len = 316040, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.050098s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-0.913ns, -3.166ns, 6}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 315992, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.020364s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.5%)

PHY-1001 : Update timing.....
PHY-1001 : 186/1371(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.188   |  -3.583   |   6   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.264158s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 20 feed throughs used by 19 nets
PHY-1001 : End commit to database; 0.173800s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 526, reserve = 500, peak = 526.
PHY-1001 : End phase 4; 0.526164s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (101.0%)

PHY-1003 : Routed, final wirelength = 315992
PHY-1001 : Current memory(MB): used = 526, reserve = 500, peak = 526.
PHY-1001 : End export database. 0.007686s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  9.221274s wall, 9.750000s user + 0.484375s system = 10.234375s CPU (111.0%)

RUN-1003 : finish command "route" in  9.730284s wall, 10.296875s user + 0.484375s system = 10.781250s CPU (110.8%)

RUN-1004 : used memory is 461 MB, reserved memory is 436 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      927   out of  19600    4.73%
#reg                      763   out of  19600    3.89%
#le                      1187
  #lut only               424   out of   1187   35.72%
  #reg only               260   out of   1187   21.90%
  #lut&reg                503   out of   1187   42.38%
#dsp                        0   out of     29    0.00%
#bram                      34   out of     64   53.12%
  #bram9k                  34
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                              Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                    235
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0               186
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                    24
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/state_c[0]_syn_179.q0    22
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1               11


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |biss_test      |1187   |744     |183     |770     |34      |0       |
|  U1_pll                            |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                        |biss_control   |162    |140     |20      |89      |0       |0       |
|  U3_CRC                            |biss_crc6      |38     |25      |13      |14      |0       |0       |
|  U4_led                            |led            |62     |49      |9       |36      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |923    |529     |141     |623     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |923    |529     |141     |623     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |406    |187     |0       |406     |0       |0       |
|        reg_inst                    |register       |403    |184     |0       |403     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |517    |342     |141     |217     |0       |0       |
|        bus_inst                    |bus_top        |253    |168     |84      |97      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |1       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |93     |63      |30      |37      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |23     |15      |8       |11      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |26     |16      |10      |10      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det        |29     |19      |10      |12      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det        |21     |13      |8       |7       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det        |56     |38      |18      |15      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |150    |100     |29      |76      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       593   
    #2          2       523   
    #3          3       184   
    #4          4        87   
    #5        5-10       91   
    #6        11-50      37   
    #7       51-100      1    
    #8       101-500     4    
  Average     3.13            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6787, tnet num: 1536, tinst num: 674, tnode num: 8861, tedge num: 11477.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_4
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: d7c30224d6e4c135d803894b5a5ef9f12648e1302d567c1a463db3be8b22de82 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 674
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1538, pip num: 18301
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 20
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1518 valid insts, and 46511 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011110001011101011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.654289s wall, 22.953125s user + 0.187500s system = 23.140625s CPU (871.8%)

RUN-1004 : used memory is 472 MB, reserved memory is 451 MB, peak memory is 670 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240918_111608.log"
