# quantisenc  
A (quanti)zed (s)pike-(e)nabled (n)eural (c)ore design  
  
## Directory Structure  
src     : All verilog files of the design.  
tb      : A sample testbench to load synaptic weights and perform computations.  
xdc     : Constraints file for synthesizing the design.  
weight  : Contains synaptic weights and addresses to be programmed in the hardware.
input   : Contains spike input to be driven to the hardware.
output  : Contains spike and vmem output collected from the hardware.
  
## Bug Reporting  
If you find any bug in the design, please email Ms. Shadi Matinizadeh (sm4884@drexel.edu).
