$date
	Sat Aug 21 00:48:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! done $end
$var wire 1 " Q $end
$var reg 1 # Clk $end
$var reg 1 $ D $end
$scope module uut $end
$var wire 1 # Clk $end
$var wire 1 $ D $end
$var reg 1 " Q $end
$var reg 1 ! done $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#10
1$
#15
1"
1!
1#
#20
0$
#30
1$
0#
#40
0$
#45
0"
1!
1#
#50
1$
#60
0$
0#
#70
1$
#75
1"
1!
1#
#80
0$
