Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat May 28 00:25:47 2016
| Host         : Dries007-Arch running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: keyboard0/ps2_keyboard_0/ps2_clk_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 678 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.402      -36.967                      7                 2069        0.031        0.000                      0                 2069        3.000        0.000                       0                   690  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk                        {0.000 5.000}        10.000          100.000         
  clk108M_ClockDivider     {0.000 4.630}        9.259           108.000         
  clk2cpu_ClockDivider     {0.000 16.667}       33.333          30.000          
  clk6cpu_ClockDivider     {0.000 5.556}        11.111          90.000          
  clk_cpu_ClockDivider     {0.000 33.333}       66.667          15.000          
  clkfbout_ClockDivider    {0.000 25.000}       50.000          20.000          
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clk108M_ClockDivider_1   {0.000 4.630}        9.259           108.000         
  clk2cpu_ClockDivider_1   {0.000 16.667}       33.333          30.000          
  clk6cpu_ClockDivider_1   {0.000 5.556}        11.111          90.000          
  clk_cpu_ClockDivider_1   {0.000 33.333}       66.667          15.000          
  clkfbout_ClockDivider_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk108M_ClockDivider           0.632        0.000                      0                  139        0.185        0.000                      0                  139        4.130        0.000                       0                    58  
  clk2cpu_ClockDivider          31.977        0.000                      0                    3        0.263        0.000                      0                    3       16.167        0.000                       0                     8  
  clk6cpu_ClockDivider           1.776        0.000                      0                  819        0.228        0.000                      0                  819        5.056        0.000                       0                   128  
  clk_cpu_ClockDivider          33.080        0.000                      0                  850        0.187        0.000                      0                  850       32.833        0.000                       0                   492  
  clkfbout_ClockDivider                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk108M_ClockDivider_1         0.634        0.000                      0                  139        0.185        0.000                      0                  139        4.130        0.000                       0                    58  
  clk2cpu_ClockDivider_1        31.983        0.000                      0                    3        0.263        0.000                      0                    3       16.167        0.000                       0                     8  
  clk6cpu_ClockDivider_1         1.778        0.000                      0                  819        0.228        0.000                      0                  819        5.056        0.000                       0                   128  
  clk_cpu_ClockDivider_1        33.088        0.000                      0                  850        0.187        0.000                      0                  850       32.833        0.000                       0                   492  
  clkfbout_ClockDivider_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108M_ClockDivider_1  clk108M_ClockDivider          0.632        0.000                      0                  139        0.069        0.000                      0                  139  
clk_cpu_ClockDivider    clk2cpu_ClockDivider         28.311        0.000                      0                   68        0.156        0.000                      0                   68  
clk2cpu_ClockDivider_1  clk2cpu_ClockDivider         31.977        0.000                      0                    3        0.124        0.000                      0                    3  
clk_cpu_ClockDivider_1  clk2cpu_ClockDivider         28.320        0.000                      0                   68        0.164        0.000                      0                   68  
clk_cpu_ClockDivider    clk6cpu_ClockDivider          5.969        0.000                      0                   34        0.166        0.000                      0                   34  
clk6cpu_ClockDivider_1  clk6cpu_ClockDivider          1.776        0.000                      0                  819        0.109        0.000                      0                  819  
clk_cpu_ClockDivider_1  clk6cpu_ClockDivider          5.977        0.000                      0                   34        0.174        0.000                      0                   34  
clk2cpu_ClockDivider    clk_cpu_ClockDivider         24.983        0.000                      0                    8        0.187        0.000                      0                    8  
clk6cpu_ClockDivider    clk_cpu_ClockDivider         -6.402      -36.967                      7                  490        0.184        0.000                      0                  490  
clk2cpu_ClockDivider_1  clk_cpu_ClockDivider         24.983        0.000                      0                    8        0.187        0.000                      0                    8  
clk6cpu_ClockDivider_1  clk_cpu_ClockDivider         -6.402      -36.967                      7                  490        0.184        0.000                      0                  490  
clk_cpu_ClockDivider_1  clk_cpu_ClockDivider         33.080        0.000                      0                  850        0.031        0.000                      0                  850  
clk108M_ClockDivider    clk108M_ClockDivider_1        0.632        0.000                      0                  139        0.069        0.000                      0                  139  
clk2cpu_ClockDivider    clk2cpu_ClockDivider_1       31.977        0.000                      0                    3        0.124        0.000                      0                    3  
clk_cpu_ClockDivider    clk2cpu_ClockDivider_1       28.311        0.000                      0                   68        0.156        0.000                      0                   68  
clk_cpu_ClockDivider_1  clk2cpu_ClockDivider_1       28.320        0.000                      0                   68        0.164        0.000                      0                   68  
clk6cpu_ClockDivider    clk6cpu_ClockDivider_1        1.776        0.000                      0                  819        0.109        0.000                      0                  819  
clk_cpu_ClockDivider    clk6cpu_ClockDivider_1        5.969        0.000                      0                   34        0.166        0.000                      0                   34  
clk_cpu_ClockDivider_1  clk6cpu_ClockDivider_1        5.977        0.000                      0                   34        0.174        0.000                      0                   34  
clk2cpu_ClockDivider    clk_cpu_ClockDivider_1       24.991        0.000                      0                    8        0.195        0.000                      0                    8  
clk6cpu_ClockDivider    clk_cpu_ClockDivider_1       -6.393      -36.908                      7                  490        0.192        0.000                      0                  490  
clk_cpu_ClockDivider    clk_cpu_ClockDivider_1       33.080        0.000                      0                  850        0.031        0.000                      0                  850  
clk2cpu_ClockDivider_1  clk_cpu_ClockDivider_1       24.991        0.000                      0                    8        0.195        0.000                      0                    8  
clk6cpu_ClockDivider_1  clk_cpu_ClockDivider_1       -6.393      -36.908                      7                  490        0.192        0.000                      0                  490  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider
  To Clock:  clk108M_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 2.298ns (26.992%)  route 6.216ns (73.008%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 f  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.683     2.028    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.124     2.152 f  vga0/g0_b0_i_2/O
                         net (fo=91, routed)          1.325     3.476    vga0/sel[1]
    SLICE_X40Y30         LUT5 (Prop_lut5_I0_O)        0.152     3.628 f  vga0/g11_b0/O
                         net (fo=1, routed)           0.661     4.290    vga0/g11_b0_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.326     4.616 f  vga0/vgaRed[0]_i_58/O
                         net (fo=1, routed)           0.793     5.409    vga0/vgaRed[0]_i_58_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.533 f  vga0/vgaRed[0]_i_22/O
                         net (fo=1, routed)           0.000     5.533    vga0/vgaRed[0]_i_22_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     5.745 f  vga0/vgaRed_reg[0]_i_8/O
                         net (fo=1, routed)           1.092     6.837    vga0/vgaRed_reg[0]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.299     7.136 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.303     7.439    vga0/vgaRed[0]_i_3_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.563 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.563    vga0/vgaRed[0]_i_1_n_0
    SLICE_X36Y34         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439     7.703    vga0/clk108M
    SLICE_X36Y34         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.579     8.282    
                         clock uncertainty           -0.116     8.166    
    SLICE_X36Y34         FDRE (Setup_fdre_C_D)        0.029     8.195    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 2.756ns (39.758%)  route 4.176ns (60.242%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.493     2.890    vga0/v_count3_out[10]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.014 r  vga0/fbOutAddr[13]_i_7/O
                         net (fo=1, routed)           0.000     3.014    vga0/fbOutAddr[13]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.594 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.601     4.196    vga0/v_count_reg[6]_0[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.899 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.899    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.121 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.561     5.681    vga0/fbOutAddr0[13]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.299     5.980 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     5.980    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.031     8.186    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 3.017ns (43.814%)  route 3.869ns (56.186%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.213 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.611     3.824    vga0/S[0]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.527 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.527    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.749 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.860     5.608    vga0/fbOutAddr0[9]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.327     5.935 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.935    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075     8.230    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 3.071ns (45.232%)  route 3.718ns (54.768%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.273 r  vga0/fbOutAddr_reg[9]_i_2/O[3]
                         net (fo=2, routed)           0.659     3.931    vga0/v_count_reg[6]_0[0]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.912     4.843 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.662     5.505    vga0/fbOutAddr0[12]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.334     5.839 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.839    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075     8.230    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 3.105ns (46.575%)  route 3.562ns (53.425%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.706 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.213 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.611     3.824    vga0/S[0]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.527 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.527    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.861 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.552     5.413    vga0/fbOutAddr0[10]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.303     5.716 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.716    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.706    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.270    
                         clock uncertainty           -0.116     8.154    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.029     8.183    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 2.980ns (45.615%)  route 3.553ns (54.385%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.273 r  vga0/fbOutAddr_reg[9]_i_2/O[3]
                         net (fo=2, routed)           0.659     3.931    vga0/v_count_reg[6]_0[0]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853     4.784 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.496     5.280    vga0/fbOutAddr0[11]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.302     5.582 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.582    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.029     8.184    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.649ns (41.921%)  route 3.670ns (58.079%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.706 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.213 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.611     3.824    vga0/S[0]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     4.374 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.661     5.035    vga0/fbOutAddr0[8]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.334     5.369 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.369    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.706    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.270    
                         clock uncertainty           -0.116     8.154    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.075     8.229    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.076ns (19.540%)  route 4.431ns (80.460%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.749     3.147    vga0/v_count3_out[10]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.271 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.636     3.907    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.031 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.524     4.555    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205     7.950    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.076ns (19.540%)  route 4.431ns (80.460%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.749     3.147    vga0/v_count3_out[10]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.271 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.636     3.907    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.031 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.524     4.555    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205     7.950    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.076ns (19.540%)  route 4.431ns (80.460%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.749     3.147    vga0/v_count3_out[10]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.271 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.636     3.907    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.031 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.524     4.555    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205     7.950    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  3.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.620%)  route 0.127ns (47.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.349    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X49Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.070    -0.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.666%)  route 0.143ns (50.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.143    -0.333    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.070    -0.547    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.034%)  route 0.178ns (48.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X40Y34         FDRE                                         r  vga0/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/h_count_reg[5]/Q
                         net (fo=16, routed)          0.178    -0.303    vga0/h_count_reg_n_0_[5]
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  vga0/fbOutAddr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga0/fbOutAddr[3]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    vga0/clk108M
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[3]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.120    -0.487    vga0/fbOutAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.626%)  route 0.181ns (49.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X40Y35         FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/h_count_reg[4]/Q
                         net (fo=15, routed)          0.181    -0.300    vga0/h_count_reg_n_0_[4]
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  vga0/fbOutAddr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga0/fbOutAddr[1]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    vga0/clk108M
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[1]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.121    -0.486    vga0/fbOutAddr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.182%)  route 0.157ns (45.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          0.157    -0.324    vga0/v_count_reg_n_0_[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    vga0/v_count[5]_i_2_n_0
    SLICE_X37Y35         FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.827    -0.863    vga0/clk108M
    SLICE_X37Y35         FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.092    -0.517    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.226%)  route 0.208ns (52.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X40Y34         FDRE                                         r  vga0/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/h_count_reg[5]/Q
                         net (fo=16, routed)          0.208    -0.274    vga0/h_count_reg_n_0_[5]
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  vga0/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga0/hSync_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  vga0/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.827    -0.863    vga0/clk108M
    SLICE_X38Y35         FDRE                                         r  vga0/hSync_reg/C
                         clock pessimism              0.274    -0.588    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.120    -0.468    vga0/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.897%)  route 0.331ns (72.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  vga0/fbOutAddr_reg[8]/Q
                         net (fo=3, routed)           0.331    -0.164    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.542    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130    -0.412    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.199%)  route 0.377ns (72.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.377    -0.104    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.355    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga0/char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X39Y34         FDRE                                         r  vga0/char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/char_reg[7]/Q
                         net (fo=1, routed)           0.156    -0.325    vga0/char[7]
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  vga0/char[7]_i_2/O
                         net (fo=2, routed)           0.000    -0.280    vga0/char[7]_i_2_n_0
    SLICE_X39Y34         FDRE                                         r  vga0/char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X39Y34         FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.241    -0.622    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.091    -0.531    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga0/char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    vga0/clk108M
    SLICE_X42Y33         FDRE                                         r  vga0/char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga0/char_reg[5]/Q
                         net (fo=1, routed)           0.163    -0.296    vga0/char[5]
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  vga0/char[5]_i_1/O
                         net (fo=17, routed)          0.000    -0.251    vga0/char[5]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  vga0/char_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X42Y33         FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120    -0.503    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108M_ClockDivider
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y16     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y7      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y35     vga0/fbOutAddr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y36     vga0/fbOutAddr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y37     vga0/fbOutAddr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y37     vga0/fbOutAddr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y37     vga0/fbOutAddr_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y35     vga0/fbOutAddr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y35     vga0/fbOutAddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y36     vga0/fbOutAddr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y36     vga0/fbOutAddr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X42Y35     vga0/fbOutAddr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X42Y35     vga0/fbOutAddr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X42Y36     vga0/fbOutAddr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y38     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y38     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y38     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y38     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y38     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y38     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       31.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.977ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.580ns (46.503%)  route 0.667ns (53.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 31.786 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.667     0.179    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.303 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    31.786    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    32.389    
                         clock uncertainty           -0.140    32.249    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.031    32.280    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         32.280    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                 31.977    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.712ns (60.269%)  route 0.469ns (39.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 31.786 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.469    -0.056    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.293     0.237 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.237    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    31.786    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    32.389    
                         clock uncertainty           -0.140    32.249    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.075    32.324    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         32.324    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.138ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 31.786 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.505     0.017    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.141 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.141    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    31.786    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    32.389    
                         clock uncertainty           -0.140    32.249    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.029    32.278    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         32.278    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                 32.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.168    -0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.091    -0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.161    -0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.102    -0.226 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.107    -0.510    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.231    -0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092    -0.525    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2cpu_ClockDivider
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB36_X1Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB18_X1Y16     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB36_X1Y7      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3    clock0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 0.456ns (5.413%)  route 7.968ns (94.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 9.591 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[5]/Q
                         net (fo=32, routed)          7.968     7.450    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.475     9.591    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.081    
                         clock uncertainty           -0.119     9.963    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     9.226    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 0.642ns (7.464%)  route 7.959ns (92.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 9.586 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.541    -0.971    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram0/ram_addr_reg[14]/Q
                         net (fo=33, routed)          7.603     7.150    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.274 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           0.355     7.630    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.470     9.586    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.076    
                         clock uncertainty           -0.119     9.958    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.515    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.515    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 0.642ns (7.518%)  route 7.898ns (92.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 9.591 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.541    -0.971    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  ram0/ram_addr_reg[14]/Q
                         net (fo=33, routed)          7.359     6.906    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.030 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           0.538     7.569    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.475     9.591    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.081    
                         clock uncertainty           -0.119     9.963    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.520    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.520    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 0.456ns (5.563%)  route 7.741ns (94.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 9.591 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X49Y74         FDRE                                         r  ram0/ram_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[1]/Q
                         net (fo=32, routed)          7.741     7.224    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.475     9.591    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.081    
                         clock uncertainty           -0.119     9.963    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     9.226    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 0.642ns (7.636%)  route 7.766ns (92.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 9.583 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.541    -0.971    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  ram0/ram_addr_reg[14]/Q
                         net (fo=33, routed)          7.423     6.971    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.095 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30/O
                         net (fo=1, routed)           0.343     7.437    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.467     9.583    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.073    
                         clock uncertainty           -0.119     9.955    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.512    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 0.456ns (5.765%)  route 7.453ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 9.586 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[5]/Q
                         net (fo=32, routed)          7.453     6.935    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.470     9.586    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.076    
                         clock uncertainty           -0.119     9.958    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     9.221    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 0.456ns (5.799%)  route 7.407ns (94.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 9.586 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X49Y74         FDRE                                         r  ram0/ram_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[1]/Q
                         net (fo=32, routed)          7.407     6.889    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.470     9.586    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.076    
                         clock uncertainty           -0.119     9.958    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     9.221    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 3.089ns (37.195%)  route 5.216ns (62.805%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 9.553 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.605    -0.907    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.547 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.159     3.706    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.830 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.830    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.214     4.044 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4/O
                         net (fo=1, routed)           2.248     6.292    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.297     6.589 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.809     7.398    ram0/douta[2]
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.438     9.553    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
                         clock pessimism              0.484    10.037    
                         clock uncertainty           -0.119     9.918    
    SLICE_X45Y54         FDRE (Setup_fdre_C_D)       -0.105     9.813    ram0/dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 3.123ns (37.668%)  route 5.168ns (62.332%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 9.553 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.605    -0.907    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.547 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.931     3.478    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.602 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.602    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_12_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.247     3.849 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.410     6.259    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.298     6.557 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           0.827     7.384    ram0/douta[4]
    SLICE_X44Y54         FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.438     9.553    ram0/CLK
    SLICE_X44Y54         FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    10.037    
                         clock uncertainty           -0.119     9.918    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)       -0.105     9.813    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 3.089ns (37.373%)  route 5.176ns (62.627%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 9.553 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.605    -0.907    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.547 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.879     3.426    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.550 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.550    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_n_0
    SLICE_X8Y30          MUXF7 (Prop_muxf7_I1_O)      0.214     3.764 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4/O
                         net (fo=1, routed)           2.372     6.136    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.297     6.433 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.925     7.358    ram0/douta[0]
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.438     9.553    ram0/CLK
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/C
                         clock pessimism              0.484    10.037    
                         clock uncertainty           -0.119     9.918    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)       -0.101     9.817    ram0/dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  2.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.306%)  route 0.157ns (52.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[5]/Q
                         net (fo=25, routed)          0.157    -0.329    ram0/FSM_onehot_state_reg_n_0_[5]
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.822    -0.868    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.070    -0.557    ram0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.502%)  route 0.354ns (71.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.552    -0.629    ram0/CLK
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram0/ram_addr_reg[4]/Q
                         net (fo=32, routed)          0.354    -0.135    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.867    -0.822    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.548    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.365    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.198%)  route 0.359ns (71.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.552    -0.629    ram0/CLK
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram0/ram_addr_reg[0]/Q
                         net (fo=32, routed)          0.359    -0.129    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.867    -0.822    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.548    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.365    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.507%)  route 0.155ns (45.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.551    -0.630    ram0/CLK
    SLICE_X49Y75         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.155    -0.334    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.045    -0.289 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.255    -0.617    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.092    -0.525    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.667%)  route 0.154ns (45.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.551    -0.630    ram0/CLK
    SLICE_X49Y75         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.154    -0.335    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y75         LUT2 (Prop_lut2_I0_O)        0.045    -0.290 r  ram0/ram_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ram0/ram_dat_in[5]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
                         clock pessimism              0.255    -0.617    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.091    -0.526    ram0/ram_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.184%)  route 0.157ns (45.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.157    -0.329    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X48Y73         LUT4 (Prop_lut4_I3_O)        0.045    -0.284 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.818    -0.871    ram0/CLK
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.092    -0.524    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.026%)  route 0.158ns (45.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.158    -0.328    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X48Y73         LUT4 (Prop_lut4_I3_O)        0.045    -0.283 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.818    -0.871    ram0/CLK
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.091    -0.525    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.316    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.822    -0.868    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.066    -0.561    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X43Y52         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[8]
    SLICE_X43Y52         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[8]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X43Y52         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.091    -0.528    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X47Y54         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[13]
    SLICE_X47Y54         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[13]_i_1_n_0
    SLICE_X47Y54         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.831    -0.858    ram0/CLK
    SLICE_X47Y54         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.091    -0.528    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk6cpu_ClockDivider
Waveform(ns):       { 0.000 5.556 }
Period(ns):         11.111
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X0Y14     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X0Y14     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X0Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X0Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X1Y4      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X1Y4      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y3      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y3      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y9      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y9      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       11.111      202.249    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y78     ram0/ram_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y78     ram0/ram_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y78     ram0/ram_addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y76     ram0/ram_addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y76     ram0/ram_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y76     ram0/ram_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y76     ram0/ram_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y78     ram0/ram_addr_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X47Y54     ram0/tmp_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X47Y54     ram0/tmp_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y79     ram0/ram_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y79     ram0/ram_addr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y79     ram0/ram_addr_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y77     ram0/ram_addr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y77     ram0/ram_addr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y77     ram0/ram_addr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y77     ram0/ram_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X47Y54     ram0/tmp_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X46Y54     ram0/tmp_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X45Y53     ram0/tmp_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       33.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.080ns  (required time - arrival time)
  Source:                 length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        33.355ns  (logic 11.015ns (33.024%)  route 22.340ns (66.976%))
  Logic Levels:           37  (CARRY4=16 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.620    -0.892    clk_cpu
    SLICE_X61Y64         FDRE                                         r  length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  length_reg[2]/Q
                         net (fo=38, routed)          2.598     2.162    length_reg_n_0_[2]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.286 r  fb_a_dat_in[3]_i_90/O
                         net (fo=1, routed)           0.000     2.286    fb_a_dat_in[3]_i_90_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.818 r  fb_a_dat_in_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.818    fb_a_dat_in_reg[3]_i_55_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.932 r  fb_a_dat_in_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.932    fb_a_dat_in_reg[1]_i_100_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.245 r  fb_a_dat_in_reg[6]_i_308/O[3]
                         net (fo=22, routed)          1.816     5.061    ascii_i9[13]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.328     5.389 r  fb_a_dat_in[1]_i_202/O
                         net (fo=22, routed)          1.558     6.947    fb_a_dat_in[1]_i_202_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.328     7.275 r  fb_a_dat_in[6]_i_673/O
                         net (fo=1, routed)           0.000     7.275    fb_a_dat_in[6]_i_673_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  fb_a_dat_in_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.000     7.673    fb_a_dat_in_reg[6]_i_570_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.912 r  fb_a_dat_in_reg[6]_i_428/O[2]
                         net (fo=12, routed)          1.006     8.918    fb_a_dat_in_reg[6]_i_428_n_5
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.302     9.220 r  fb_a_dat_in[6]_i_543/O
                         net (fo=1, routed)           0.000     9.220    fb_a_dat_in[6]_i_543_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.800 r  fb_a_dat_in_reg[6]_i_393/O[2]
                         net (fo=1, routed)           0.837    10.636    fb_a_dat_in_reg[6]_i_393_n_5
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.302    10.938 r  fb_a_dat_in[6]_i_431/O
                         net (fo=1, routed)           0.000    10.938    fb_a_dat_in[6]_i_431_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.516 r  fb_a_dat_in_reg[6]_i_311/O[2]
                         net (fo=1, routed)           0.837    12.353    fb_a_dat_in_reg[6]_i_311_n_5
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.301    12.654 r  fb_a_dat_in[6]_i_282/O
                         net (fo=1, routed)           0.000    12.654    fb_a_dat_in[6]_i_282_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.030 r  fb_a_dat_in_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.030    fb_a_dat_in_reg[6]_i_192_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 f  fb_a_dat_in_reg[6]_i_122/O[0]
                         net (fo=10, routed)          1.067    14.316    fb_a_dat_in_reg[6]_i_122_n_7
    SLICE_X57Y61         LUT1 (Prop_lut1_I0_O)        0.295    14.611 r  fb_a_dat_in[6]_i_210/O
                         net (fo=1, routed)           0.000    14.611    fb_a_dat_in[6]_i_210_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    15.147 r  fb_a_dat_in_reg[6]_i_123/CO[2]
                         net (fo=50, routed)          1.410    16.557    fb_a_dat_in_reg[6]_i_123_n_1
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.313    16.870 r  fb_a_dat_in[6]_i_188/O
                         net (fo=1, routed)           0.000    16.870    fb_a_dat_in[6]_i_188_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.250 r  fb_a_dat_in_reg[6]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.250    fb_a_dat_in_reg[6]_i_113_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.479 r  fb_a_dat_in_reg[6]_i_53/CO[2]
                         net (fo=48, routed)          0.785    18.263    fb_a_dat_in_reg[6]_i_53_n_1
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.310    18.573 r  fb_a_dat_in[6]_i_199/O
                         net (fo=21, routed)          1.526    20.099    fb_a_dat_in[6]_i_199_n_0
    SLICE_X51Y60         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  fb_a_dat_in[6]_i_650/O
                         net (fo=1, routed)           0.536    20.760    fb_a_dat_in[6]_i_650_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.164 r  fb_a_dat_in_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.164    fb_a_dat_in_reg[6]_i_545_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.403 r  fb_a_dat_in_reg[6]_i_406/O[2]
                         net (fo=2, routed)           0.655    22.058    fb_a_dat_in_reg[6]_i_406_n_5
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.301    22.359 r  fb_a_dat_in[6]_i_293/O
                         net (fo=2, routed)           0.817    23.176    fb_a_dat_in[6]_i_293_n_0
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.124    23.300 r  fb_a_dat_in[6]_i_297/O
                         net (fo=1, routed)           0.000    23.300    fb_a_dat_in[6]_i_297_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.880 r  fb_a_dat_in_reg[6]_i_200/O[2]
                         net (fo=3, routed)           0.700    24.580    fb_a_dat_in_reg[6]_i_200_n_5
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.302    24.882 r  fb_a_dat_in[6]_i_300/O
                         net (fo=1, routed)           0.379    25.261    fb_a_dat_in[6]_i_300_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.657 r  fb_a_dat_in_reg[6]_i_201/CO[3]
                         net (fo=4, routed)           1.264    26.921    fb_a_dat_in_reg[6]_i_201_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.045 f  fb_a_dat_in[6]_i_121/O
                         net (fo=2, routed)           0.673    27.718    fb_a_dat_in[6]_i_121_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    27.842 f  fb_a_dat_in[6]_i_55/O
                         net (fo=3, routed)           0.825    28.667    fb_a_dat_in[6]_i_55_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    28.791 r  fb_a_dat_in[5]_i_109/O
                         net (fo=1, routed)           1.023    29.814    ram0/cursor_reg[1]_rep__1_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    29.938 r  ram0/fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.600    30.538    ram0/fb_a_dat_in[5]_i_42_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.662 r  ram0/fb_a_dat_in[5]_i_12/O
                         net (fo=2, routed)           0.987    31.649    ram0/fb_a_dat_in[5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124    31.773 r  ram0/fb_a_dat_in[4]_i_10/O
                         net (fo=1, routed)           0.158    31.931    ram0/fb_a_dat_in[4]_i_10_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.055 f  ram0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.283    32.339    ram0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    32.463 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    32.463    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.562    65.668    
                         clock uncertainty           -0.156    65.512    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.543    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         65.543    
                         arrival time                         -32.463    
  -------------------------------------------------------------------
                         slack                                 33.080    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        32.963ns  (logic 11.839ns (35.916%)  route 21.124ns (64.084%))
  Logic Levels:           44  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 65.105 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.449    26.571    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT5 (Prop_lut5_I3_O)        0.324    26.895 r  fb_a_dat_in[1]_i_195/O
                         net (fo=1, routed)           1.189    28.084    fb_a_dat_in[1]_i_195_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.328    28.412 r  fb_a_dat_in[1]_i_167/O
                         net (fo=1, routed)           0.488    28.899    fb_a_dat_in[1]_i_167_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.023 r  fb_a_dat_in[1]_i_130/O
                         net (fo=1, routed)           0.823    29.846    ram0/cursor_reg[2]_rep__0_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    29.970 r  ram0/fb_a_dat_in[1]_i_93/O
                         net (fo=1, routed)           0.263    30.233    ram0/fb_a_dat_in[1]_i_93_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.124    30.357 r  ram0/fb_a_dat_in[1]_i_55/O
                         net (fo=1, routed)           0.151    30.508    ram0/fb_a_dat_in[1]_i_55_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.632 r  ram0/fb_a_dat_in[1]_i_26/O
                         net (fo=1, routed)           0.296    30.928    ram0/fb_a_dat_in[1]_i_26_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124    31.052 r  ram0/fb_a_dat_in[1]_i_10/O
                         net (fo=1, routed)           0.291    31.343    ram0/fb_a_dat_in[1]_i_10_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.467 r  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.481    31.948    ram0/fb_a_dat_in[1]_i_4_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124    32.072 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    32.072    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.434    65.105    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.562    65.667    
                         clock uncertainty           -0.156    65.511    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    65.542    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         65.542    
                         arrival time                         -32.072    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        32.802ns  (logic 10.891ns (33.202%)  route 21.911ns (66.798%))
  Logic Levels:           36  (CARRY4=16 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.620    -0.892    clk_cpu
    SLICE_X61Y64         FDRE                                         r  length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  length_reg[2]/Q
                         net (fo=38, routed)          2.598     2.162    length_reg_n_0_[2]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.286 r  fb_a_dat_in[3]_i_90/O
                         net (fo=1, routed)           0.000     2.286    fb_a_dat_in[3]_i_90_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.818 r  fb_a_dat_in_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.818    fb_a_dat_in_reg[3]_i_55_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.932 r  fb_a_dat_in_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.932    fb_a_dat_in_reg[1]_i_100_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.245 r  fb_a_dat_in_reg[6]_i_308/O[3]
                         net (fo=22, routed)          1.816     5.061    ascii_i9[13]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.328     5.389 r  fb_a_dat_in[1]_i_202/O
                         net (fo=22, routed)          1.558     6.947    fb_a_dat_in[1]_i_202_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.328     7.275 r  fb_a_dat_in[6]_i_673/O
                         net (fo=1, routed)           0.000     7.275    fb_a_dat_in[6]_i_673_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  fb_a_dat_in_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.000     7.673    fb_a_dat_in_reg[6]_i_570_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.912 r  fb_a_dat_in_reg[6]_i_428/O[2]
                         net (fo=12, routed)          1.006     8.918    fb_a_dat_in_reg[6]_i_428_n_5
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.302     9.220 r  fb_a_dat_in[6]_i_543/O
                         net (fo=1, routed)           0.000     9.220    fb_a_dat_in[6]_i_543_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.800 r  fb_a_dat_in_reg[6]_i_393/O[2]
                         net (fo=1, routed)           0.837    10.636    fb_a_dat_in_reg[6]_i_393_n_5
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.302    10.938 r  fb_a_dat_in[6]_i_431/O
                         net (fo=1, routed)           0.000    10.938    fb_a_dat_in[6]_i_431_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.516 r  fb_a_dat_in_reg[6]_i_311/O[2]
                         net (fo=1, routed)           0.837    12.353    fb_a_dat_in_reg[6]_i_311_n_5
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.301    12.654 r  fb_a_dat_in[6]_i_282/O
                         net (fo=1, routed)           0.000    12.654    fb_a_dat_in[6]_i_282_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.030 r  fb_a_dat_in_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.030    fb_a_dat_in_reg[6]_i_192_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 f  fb_a_dat_in_reg[6]_i_122/O[0]
                         net (fo=10, routed)          1.067    14.316    fb_a_dat_in_reg[6]_i_122_n_7
    SLICE_X57Y61         LUT1 (Prop_lut1_I0_O)        0.295    14.611 r  fb_a_dat_in[6]_i_210/O
                         net (fo=1, routed)           0.000    14.611    fb_a_dat_in[6]_i_210_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    15.147 r  fb_a_dat_in_reg[6]_i_123/CO[2]
                         net (fo=50, routed)          1.410    16.557    fb_a_dat_in_reg[6]_i_123_n_1
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.313    16.870 r  fb_a_dat_in[6]_i_188/O
                         net (fo=1, routed)           0.000    16.870    fb_a_dat_in[6]_i_188_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.250 r  fb_a_dat_in_reg[6]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.250    fb_a_dat_in_reg[6]_i_113_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.479 r  fb_a_dat_in_reg[6]_i_53/CO[2]
                         net (fo=48, routed)          0.785    18.263    fb_a_dat_in_reg[6]_i_53_n_1
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.310    18.573 r  fb_a_dat_in[6]_i_199/O
                         net (fo=21, routed)          1.526    20.099    fb_a_dat_in[6]_i_199_n_0
    SLICE_X51Y60         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  fb_a_dat_in[6]_i_650/O
                         net (fo=1, routed)           0.536    20.760    fb_a_dat_in[6]_i_650_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.164 r  fb_a_dat_in_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.164    fb_a_dat_in_reg[6]_i_545_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.403 r  fb_a_dat_in_reg[6]_i_406/O[2]
                         net (fo=2, routed)           0.655    22.058    fb_a_dat_in_reg[6]_i_406_n_5
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.301    22.359 r  fb_a_dat_in[6]_i_293/O
                         net (fo=2, routed)           0.817    23.176    fb_a_dat_in[6]_i_293_n_0
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.124    23.300 r  fb_a_dat_in[6]_i_297/O
                         net (fo=1, routed)           0.000    23.300    fb_a_dat_in[6]_i_297_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.880 r  fb_a_dat_in_reg[6]_i_200/O[2]
                         net (fo=3, routed)           0.700    24.580    fb_a_dat_in_reg[6]_i_200_n_5
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.302    24.882 r  fb_a_dat_in[6]_i_300/O
                         net (fo=1, routed)           0.379    25.261    fb_a_dat_in[6]_i_300_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.657 r  fb_a_dat_in_reg[6]_i_201/CO[3]
                         net (fo=4, routed)           1.264    26.921    fb_a_dat_in_reg[6]_i_201_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.045 f  fb_a_dat_in[6]_i_121/O
                         net (fo=2, routed)           0.673    27.718    fb_a_dat_in[6]_i_121_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    27.842 f  fb_a_dat_in[6]_i_55/O
                         net (fo=3, routed)           0.825    28.667    fb_a_dat_in[6]_i_55_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    28.791 r  fb_a_dat_in[5]_i_109/O
                         net (fo=1, routed)           1.023    29.814    ram0/cursor_reg[1]_rep__1_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    29.938 r  ram0/fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.600    30.538    ram0/fb_a_dat_in[5]_i_42_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.662 r  ram0/fb_a_dat_in[5]_i_12/O
                         net (fo=2, routed)           0.716    31.378    ram0/fb_a_dat_in[5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    31.502 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.284    31.786    keyboard0/op1_reg[11]
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.910 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    31.910    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.562    65.668    
                         clock uncertainty           -0.156    65.512    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.543    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         65.543    
                         arrival time                         -31.910    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.894ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        32.538ns  (logic 11.519ns (35.401%)  route 21.019ns (64.599%))
  Logic Levels:           43  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 65.104 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.844    26.966    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.332    27.298 r  fb_a_dat_in[6]_i_126/O
                         net (fo=2, routed)           1.001    28.298    fb_a_dat_in[6]_i_126_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    28.422 r  fb_a_dat_in[2]_i_179/O
                         net (fo=1, routed)           1.091    29.514    ram0/cursor_reg[1]_rep__1_7
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.638 r  ram0/fb_a_dat_in[2]_i_125/O
                         net (fo=1, routed)           0.312    29.949    ram0/fb_a_dat_in[2]_i_125_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124    30.073 r  ram0/fb_a_dat_in[2]_i_85/O
                         net (fo=1, routed)           0.162    30.235    ram0/fb_a_dat_in[2]_i_85_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124    30.359 r  ram0/fb_a_dat_in[2]_i_35/O
                         net (fo=1, routed)           0.171    30.530    ram0/fb_a_dat_in[2]_i_35_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    30.654 r  ram0/fb_a_dat_in[2]_i_13/O
                         net (fo=1, routed)           0.343    30.997    ram0/fb_a_dat_in[2]_i_13_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.124    31.121 f  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.402    31.524    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.648 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    31.648    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.433    65.104    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.562    65.666    
                         clock uncertainty           -0.156    65.510    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.032    65.542    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         65.542    
                         arrival time                         -31.648    
  -------------------------------------------------------------------
                         slack                                 33.894    

Slack (MET) :             34.096ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        32.340ns  (logic 11.643ns (36.002%)  route 20.697ns (63.998%))
  Logic Levels:           44  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.460    26.582    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT6 (Prop_lut6_I3_O)        0.332    26.914 r  fb_a_dat_in[3]_i_162/O
                         net (fo=1, routed)           0.503    27.416    fb_a_dat_in[3]_i_162_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.124    27.540 r  fb_a_dat_in[3]_i_140/O
                         net (fo=1, routed)           0.736    28.277    fb_a_dat_in[3]_i_140_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    28.401 r  fb_a_dat_in[3]_i_116/O
                         net (fo=1, routed)           0.636    29.037    ram0/store_var_reg[5]
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.161 r  ram0/fb_a_dat_in[3]_i_95/O
                         net (fo=1, routed)           0.490    29.651    ram0/fb_a_dat_in[3]_i_95_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.775 r  ram0/fb_a_dat_in[3]_i_57/O
                         net (fo=1, routed)           0.469    30.244    ram0/fb_a_dat_in[3]_i_57_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    30.368 r  ram0/fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.151    30.519    ram0/fb_a_dat_in[3]_i_26_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    30.643 r  ram0/fb_a_dat_in[3]_i_10/O
                         net (fo=1, routed)           0.154    30.797    ram0/fb_a_dat_in[3]_i_10_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    30.921 r  ram0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.404    31.325    ram0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124    31.449 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    31.449    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.562    65.671    
                         clock uncertainty           -0.156    65.515    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.031    65.546    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         65.546    
                         arrival time                         -31.449    
  -------------------------------------------------------------------
                         slack                                 34.096    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        32.237ns  (logic 11.147ns (34.579%)  route 21.090ns (65.421%))
  Logic Levels:           40  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.844    26.966    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.332    27.298 r  fb_a_dat_in[6]_i_126/O
                         net (fo=2, routed)           0.611    27.909    fb_a_dat_in[6]_i_126_n_0
    SLICE_X53Y57         LUT4 (Prop_lut4_I2_O)        0.124    28.033 f  fb_a_dat_in[6]_i_59/O
                         net (fo=2, routed)           1.205    29.238    fb_a_dat_in[6]_i_59_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I1_O)        0.124    29.362 r  fb_a_dat_in[6]_i_23/O
                         net (fo=1, routed)           0.658    30.021    fb_a_dat_in[6]_i_23_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I5_O)        0.124    30.145 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           1.077    31.222    keyboard0/cursor_reg[1]_rep__1_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.124    31.346 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    31.346    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.562    65.668    
                         clock uncertainty           -0.156    65.512    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.029    65.541    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         65.541    
                         arrival time                         -31.346    
  -------------------------------------------------------------------
                         slack                                 34.195    

Slack (MET) :             34.579ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        31.902ns  (logic 11.395ns (35.719%)  route 20.507ns (64.281%))
  Logic Levels:           42  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 65.103 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.449    26.571    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT4 (Prop_lut4_I0_O)        0.332    26.903 r  fb_a_dat_in[0]_i_243/O
                         net (fo=1, routed)           1.000    27.903    fb_a_dat_in[0]_i_243_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124    28.027 r  fb_a_dat_in[0]_i_146/O
                         net (fo=1, routed)           0.964    28.991    fb_a_dat_in[0]_i_146_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.124    29.115 r  fb_a_dat_in[0]_i_82/O
                         net (fo=1, routed)           0.642    29.757    ram0/cursor_reg[4]_rep_1
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.881 r  ram0/fb_a_dat_in[0]_i_40/O
                         net (fo=1, routed)           0.302    30.182    ram0/fb_a_dat_in[0]_i_40_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    30.306 r  ram0/fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.154    30.460    ram0/fb_a_dat_in[0]_i_12_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I2_O)        0.124    30.584 r  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.303    30.887    keyboard0/pc_reg[7]
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    31.011 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    31.011    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.432    65.103    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.562    65.665    
                         clock uncertainty           -0.156    65.509    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081    65.590    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         65.590    
                         arrival time                         -31.011    
  -------------------------------------------------------------------
                         slack                                 34.579    

Slack (MET) :             37.177ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cursor_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        29.413ns  (logic 9.248ns (31.442%)  route 20.165ns (68.558%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 65.098 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.542    -0.970    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cursor_reg[2]_rep__1/Q
                         net (fo=113, routed)         3.145     2.694    cursor_reg[2]_rep__1_n_0
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.116     2.810 r  fb_a_dat_in[1]_i_74/O
                         net (fo=4, routed)           1.924     4.733    fb_a_dat_in[1]_i_74_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.328     5.061 r  cursor[13]_i_150/O
                         net (fo=1, routed)           0.000     5.061    cursor[13]_i_150_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.459 r  cursor_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     5.459    cursor_reg[13]_i_142_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  cursor_reg[13]_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.573    cursor_reg[13]_i_131_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.907 r  cursor_reg[13]_i_117/O[1]
                         net (fo=2, routed)           0.727     6.634    cursor_reg[13]_i_117_n_6
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.303     6.937 r  cursor[13]_i_129/O
                         net (fo=1, routed)           0.000     6.937    cursor[13]_i_129_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.164 r  cursor_reg[13]_i_116/O[1]
                         net (fo=1, routed)           0.791     7.955    cursor_reg[13]_i_116_n_6
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.258 r  cursor[13]_i_101/O
                         net (fo=1, routed)           0.000     8.258    cursor[13]_i_101_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.659 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.659    cursor_reg[13]_i_81_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 r  cursor_reg[13]_i_82/O[0]
                         net (fo=7, routed)           0.868     9.749    cursor_reg[13]_i_82_n_7
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.299    10.048 r  cursor[5]_i_44/O
                         net (fo=1, routed)           0.000    10.048    cursor[5]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  cursor_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.598    cursor_reg[5]_i_21_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  cursor_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.712    cursor_reg[13]_i_35_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.934 f  cursor_reg[13]_i_27/O[0]
                         net (fo=8, routed)           1.294    12.228    cursor_reg[13]_i_27_n_7
    SLICE_X33Y67         LUT2 (Prop_lut2_I1_O)        0.299    12.527 r  cursor[5]_i_52/O
                         net (fo=1, routed)           0.000    12.527    cursor[5]_i_52_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.925 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=51, routed)          1.930    14.855    cursor_reg[5]_i_22_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.979 r  cursor[13]_i_127/O
                         net (fo=1, routed)           0.000    14.979    cursor[13]_i_127_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.511 r  cursor_reg[13]_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.511    cursor_reg[13]_i_107_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  cursor_reg[13]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.625    cursor_reg[13]_i_93_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  cursor_reg[13]_i_80/O[2]
                         net (fo=2, routed)           0.817    16.681    cursor_reg[13]_i_80_n_5
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.302    16.983 r  cursor[13]_i_60/O
                         net (fo=1, routed)           0.000    16.983    cursor[13]_i_60_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.384 r  cursor_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    cursor_reg[13]_i_33_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.606 f  cursor_reg[13]_i_78/O[0]
                         net (fo=1, routed)           0.968    18.574    cursor_reg[13]_i_78_n_7
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.299    18.873 r  cursor[13]_i_53/O
                         net (fo=1, routed)           0.000    18.873    cursor[13]_i_53_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.274 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.947    20.220    cursor_reg[13]_i_32_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.150    20.370 r  cursor[13]_i_70/O
                         net (fo=1, routed)           0.867    21.237    cursor[13]_i_70_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.326    21.563 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.804    22.367    cursor[13]_i_40_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.491 f  cursor[13]_i_28/O
                         net (fo=12, routed)          0.690    23.182    keyboard0/cursor_reg[3]_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I1_O)        0.124    23.306 f  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.948    24.254    keyboard0/cursor[2]_i_9_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.378 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.571    24.949    keyboard0/cursor[2]_i_8_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.073 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.976    26.049    keyboard0/cursor[2]_i_6_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.171    26.344    keyboard0/cursor[2]_i_5_n_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_3/O
                         net (fo=1, routed)           0.680    27.148    keyboard0/cursor[2]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.272 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.047    28.319    keyboard0/cursor[2]_i_2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    28.443 r  keyboard0/cursor[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    28.443    keyboard0_n_61
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.427    65.098    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
                         clock pessimism              0.599    65.697    
                         clock uncertainty           -0.156    65.541    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.079    65.620    cursor_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         65.620    
                         arrival time                         -28.443    
  -------------------------------------------------------------------
                         slack                                 37.177    

Slack (MET) :             37.191ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        29.399ns  (logic 9.248ns (31.457%)  route 20.151ns (68.543%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 65.098 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.542    -0.970    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cursor_reg[2]_rep__1/Q
                         net (fo=113, routed)         3.145     2.694    cursor_reg[2]_rep__1_n_0
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.116     2.810 r  fb_a_dat_in[1]_i_74/O
                         net (fo=4, routed)           1.924     4.733    fb_a_dat_in[1]_i_74_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.328     5.061 r  cursor[13]_i_150/O
                         net (fo=1, routed)           0.000     5.061    cursor[13]_i_150_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.459 r  cursor_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     5.459    cursor_reg[13]_i_142_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  cursor_reg[13]_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.573    cursor_reg[13]_i_131_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.907 r  cursor_reg[13]_i_117/O[1]
                         net (fo=2, routed)           0.727     6.634    cursor_reg[13]_i_117_n_6
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.303     6.937 r  cursor[13]_i_129/O
                         net (fo=1, routed)           0.000     6.937    cursor[13]_i_129_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.164 r  cursor_reg[13]_i_116/O[1]
                         net (fo=1, routed)           0.791     7.955    cursor_reg[13]_i_116_n_6
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.258 r  cursor[13]_i_101/O
                         net (fo=1, routed)           0.000     8.258    cursor[13]_i_101_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.659 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.659    cursor_reg[13]_i_81_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 r  cursor_reg[13]_i_82/O[0]
                         net (fo=7, routed)           0.868     9.749    cursor_reg[13]_i_82_n_7
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.299    10.048 r  cursor[5]_i_44/O
                         net (fo=1, routed)           0.000    10.048    cursor[5]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  cursor_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.598    cursor_reg[5]_i_21_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  cursor_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.712    cursor_reg[13]_i_35_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.934 f  cursor_reg[13]_i_27/O[0]
                         net (fo=8, routed)           1.294    12.228    cursor_reg[13]_i_27_n_7
    SLICE_X33Y67         LUT2 (Prop_lut2_I1_O)        0.299    12.527 r  cursor[5]_i_52/O
                         net (fo=1, routed)           0.000    12.527    cursor[5]_i_52_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.925 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=51, routed)          1.930    14.855    cursor_reg[5]_i_22_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.979 r  cursor[13]_i_127/O
                         net (fo=1, routed)           0.000    14.979    cursor[13]_i_127_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.511 r  cursor_reg[13]_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.511    cursor_reg[13]_i_107_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  cursor_reg[13]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.625    cursor_reg[13]_i_93_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  cursor_reg[13]_i_80/O[2]
                         net (fo=2, routed)           0.817    16.681    cursor_reg[13]_i_80_n_5
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.302    16.983 r  cursor[13]_i_60/O
                         net (fo=1, routed)           0.000    16.983    cursor[13]_i_60_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.384 r  cursor_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    cursor_reg[13]_i_33_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.606 f  cursor_reg[13]_i_78/O[0]
                         net (fo=1, routed)           0.968    18.574    cursor_reg[13]_i_78_n_7
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.299    18.873 r  cursor[13]_i_53/O
                         net (fo=1, routed)           0.000    18.873    cursor[13]_i_53_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.274 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.947    20.220    cursor_reg[13]_i_32_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.150    20.370 r  cursor[13]_i_70/O
                         net (fo=1, routed)           0.867    21.237    cursor[13]_i_70_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.326    21.563 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.804    22.367    cursor[13]_i_40_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.491 f  cursor[13]_i_28/O
                         net (fo=12, routed)          0.690    23.182    keyboard0/cursor_reg[3]_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I1_O)        0.124    23.306 f  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.948    24.254    keyboard0/cursor[2]_i_9_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.378 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.571    24.949    keyboard0/cursor[2]_i_8_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.073 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.976    26.049    keyboard0/cursor[2]_i_6_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.171    26.344    keyboard0/cursor[2]_i_5_n_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_3/O
                         net (fo=1, routed)           0.680    27.148    keyboard0/cursor[2]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.272 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.033    28.305    keyboard0/cursor[2]_i_2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    28.429 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    28.429    keyboard0_n_60
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.427    65.098    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.599    65.697    
                         clock uncertainty           -0.156    65.541    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.079    65.620    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         65.620    
                         arrival time                         -28.429    
  -------------------------------------------------------------------
                         slack                                 37.191    

Slack (MET) :             37.679ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        28.909ns  (logic 9.248ns (31.990%)  route 19.661ns (68.010%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 65.098 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.542    -0.970    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cursor_reg[2]_rep__1/Q
                         net (fo=113, routed)         3.145     2.694    cursor_reg[2]_rep__1_n_0
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.116     2.810 r  fb_a_dat_in[1]_i_74/O
                         net (fo=4, routed)           1.924     4.733    fb_a_dat_in[1]_i_74_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.328     5.061 r  cursor[13]_i_150/O
                         net (fo=1, routed)           0.000     5.061    cursor[13]_i_150_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.459 r  cursor_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     5.459    cursor_reg[13]_i_142_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  cursor_reg[13]_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.573    cursor_reg[13]_i_131_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.907 r  cursor_reg[13]_i_117/O[1]
                         net (fo=2, routed)           0.727     6.634    cursor_reg[13]_i_117_n_6
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.303     6.937 r  cursor[13]_i_129/O
                         net (fo=1, routed)           0.000     6.937    cursor[13]_i_129_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.164 r  cursor_reg[13]_i_116/O[1]
                         net (fo=1, routed)           0.791     7.955    cursor_reg[13]_i_116_n_6
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.258 r  cursor[13]_i_101/O
                         net (fo=1, routed)           0.000     8.258    cursor[13]_i_101_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.659 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.659    cursor_reg[13]_i_81_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 r  cursor_reg[13]_i_82/O[0]
                         net (fo=7, routed)           0.868     9.749    cursor_reg[13]_i_82_n_7
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.299    10.048 r  cursor[5]_i_44/O
                         net (fo=1, routed)           0.000    10.048    cursor[5]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  cursor_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.598    cursor_reg[5]_i_21_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  cursor_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.712    cursor_reg[13]_i_35_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.934 f  cursor_reg[13]_i_27/O[0]
                         net (fo=8, routed)           1.294    12.228    cursor_reg[13]_i_27_n_7
    SLICE_X33Y67         LUT2 (Prop_lut2_I1_O)        0.299    12.527 r  cursor[5]_i_52/O
                         net (fo=1, routed)           0.000    12.527    cursor[5]_i_52_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.925 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=51, routed)          1.930    14.855    cursor_reg[5]_i_22_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.979 r  cursor[13]_i_127/O
                         net (fo=1, routed)           0.000    14.979    cursor[13]_i_127_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.511 r  cursor_reg[13]_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.511    cursor_reg[13]_i_107_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  cursor_reg[13]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.625    cursor_reg[13]_i_93_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  cursor_reg[13]_i_80/O[2]
                         net (fo=2, routed)           0.817    16.681    cursor_reg[13]_i_80_n_5
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.302    16.983 r  cursor[13]_i_60/O
                         net (fo=1, routed)           0.000    16.983    cursor[13]_i_60_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.384 r  cursor_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    cursor_reg[13]_i_33_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.606 f  cursor_reg[13]_i_78/O[0]
                         net (fo=1, routed)           0.968    18.574    cursor_reg[13]_i_78_n_7
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.299    18.873 r  cursor[13]_i_53/O
                         net (fo=1, routed)           0.000    18.873    cursor[13]_i_53_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.274 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.947    20.220    cursor_reg[13]_i_32_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.150    20.370 r  cursor[13]_i_70/O
                         net (fo=1, routed)           0.867    21.237    cursor[13]_i_70_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.326    21.563 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.804    22.367    cursor[13]_i_40_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.491 f  cursor[13]_i_28/O
                         net (fo=12, routed)          0.690    23.182    keyboard0/cursor_reg[3]_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I1_O)        0.124    23.306 f  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.948    24.254    keyboard0/cursor[2]_i_9_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.378 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.571    24.949    keyboard0/cursor[2]_i_8_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.073 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.976    26.049    keyboard0/cursor[2]_i_6_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.171    26.344    keyboard0/cursor[2]_i_5_n_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_3/O
                         net (fo=1, routed)           0.680    27.148    keyboard0/cursor[2]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.272 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.543    27.815    keyboard0/cursor[2]_i_2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    27.939 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    27.939    keyboard0_n_23
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.427    65.098    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.599    65.697    
                         clock uncertainty           -0.156    65.541    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.077    65.618    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         65.618    
                         arrival time                         -27.939    
  -------------------------------------------------------------------
                         slack                                 37.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X36Y77         FDRE                                         r  keyboard0/ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/ascii_reg[0]/Q
                         net (fo=1, routed)           0.126    -0.364    keyboard0/ascii_reg_n_0_[0]
    SLICE_X36Y75         FDRE                                         r  keyboard0/ascii_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.813    -0.876    keyboard0/clk_cpu
    SLICE_X36Y75         FDRE                                         r  keyboard0/ascii_code_reg[0]/C
                         clock pessimism              0.256    -0.620    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.070    -0.550    keyboard0/ascii_code_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.312%)  route 0.157ns (52.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.549    -0.632    keyboard0/clk_cpu
    SLICE_X31Y76         FDRE                                         r  keyboard0/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  keyboard0/ascii_reg[2]/Q
                         net (fo=1, routed)           0.157    -0.334    keyboard0/ascii_reg_n_0_[2]
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.812    -0.877    keyboard0/clk_cpu
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[2]/C
                         clock pessimism              0.275    -0.602    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.059    -0.543    keyboard0/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.550    -0.631    clk_cpu
    SLICE_X45Y73         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  state_reg[2]/Q
                         net (fo=174, routed)         0.133    -0.357    keyboard0/Q[2]
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.312    keyboard0_n_26
    SLICE_X44Y73         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.817    -0.873    clk_cpu
    SLICE_X44Y73         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.255    -0.618    
    SLICE_X44Y73         FDRE (Hold_fdre_C_D)         0.092    -0.526    state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 keyboard0/e0_code_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.444%)  route 0.138ns (42.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X37Y78         FDRE                                         r  keyboard0/e0_code_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/e0_code_reg/Q
                         net (fo=11, routed)          0.138    -0.351    keyboard0/ps2_keyboard_0/e0_code_reg_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.306 r  keyboard0/ps2_keyboard_0/ascii[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    keyboard0/ps2_keyboard_0_n_11
    SLICE_X36Y77         FDRE                                         r  keyboard0/ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.816    -0.873    keyboard0/clk_cpu
    SLICE_X36Y77         FDRE                                         r  keyboard0/ascii_reg[0]/C
                         clock pessimism              0.256    -0.617    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.091    -0.526    keyboard0/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.145%)  route 0.144ns (40.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X54Y72         FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  pc_reg[5]/Q
                         net (fo=12, routed)          0.144    -0.319    ram0/pc_reg[16]_1[5]
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.045    -0.274 r  ram0/ram_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ram0_n_120
    SLICE_X54Y73         FDRE                                         r  ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.819    -0.870    clk_cpu
    SLICE_X54Y73         FDRE                                         r  ram_addr_reg[5]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.121    -0.495    ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.041%)  route 0.172ns (54.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X33Y78         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.317    keyboard0/ascii_reg_n_0_[5]
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.812    -0.877    keyboard0/clk_cpu
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.275    -0.602    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.063    -0.539    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X15Y75         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=6, routed)           0.143    -0.346    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X15Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.301 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    keyboard0/ps2_keyboard_0/p_0_in__0[5]
    SLICE_X15Y75         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.817    -0.872    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X15Y75         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.092    -0.538    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 op3_type_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            op3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.329%)  route 0.191ns (50.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.556    -0.625    clk_cpu
    SLICE_X44Y67         FDSE                                         r  op3_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.484 r  op3_type_reg[0]/Q
                         net (fo=11, routed)          0.191    -0.293    ram0/data99[0]
    SLICE_X46Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  ram0/op3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    ram0_n_179
    SLICE_X46Y66         FDRE                                         r  op3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.825    -0.865    clk_cpu
    SLICE_X46Y66         FDRE                                         r  op3_reg[3]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.121    -0.489    op3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.668%)  route 0.161ns (46.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.553    -0.628    keyboard0/clk_cpu
    SLICE_X36Y80         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.161    -0.327    keyboard0/ps2_keyboard_0/break
    SLICE_X36Y79         LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.282    keyboard0/ps2_keyboard_0_n_16
    SLICE_X36Y79         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.818    -0.871    keyboard0/clk_cpu
    SLICE_X36Y79         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.256    -0.615    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.092    -0.523    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/e0_code_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.731%)  route 0.160ns (46.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X36Y78         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  keyboard0/state_reg[1]/Q
                         net (fo=12, routed)          0.160    -0.329    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X37Y78         LUT6 (Prop_lut6_I4_O)        0.045    -0.284 r  keyboard0/ps2_keyboard_0/e0_code_i_1/O
                         net (fo=1, routed)           0.000    -0.284    keyboard0/ps2_keyboard_0_n_15
    SLICE_X37Y78         FDRE                                         r  keyboard0/e0_code_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.817    -0.872    keyboard0/clk_cpu
    SLICE_X37Y78         FDRE                                         r  keyboard0/e0_code_reg/C
                         clock pessimism              0.255    -0.617    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.091    -0.526    keyboard0/e0_code_reg
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         66.667      64.511     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         66.667      65.418     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X55Y69     abbreviations_start_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X56Y68     abbreviations_start_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X55Y70     abbreviations_start_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X56Y68     abbreviations_start_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X54Y70     abbreviations_start_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X57Y70     abbreviations_start_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X57Y70     abbreviations_start_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X55Y69     abbreviations_start_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X28Y57     clk_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X35Y75     keyboard0/ascii_code_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X34Y75     keyboard0/ascii_code_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X34Y75     keyboard0/ascii_code_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X34Y75     keyboard0/ascii_code_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X34Y75     keyboard0/ascii_code_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X35Y75     keyboard0/ascii_code_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X36Y77     keyboard0/ascii_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X64Y71     dict_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X64Y71     dict_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X47Y53     branch_offset_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X46Y53     branch_offset_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X42Y51     branch_offset_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X42Y51     branch_offset_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X42Y51     branch_offset_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X46Y53     branch_offset_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X38Y63     checksum_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X39Y63     checksum_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X39Y63     checksum_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X38Y63     checksum_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider
  To Clock:  clkfbout_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider_1
  To Clock:  clk108M_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 2.298ns (26.992%)  route 6.216ns (73.008%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 f  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.683     2.028    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.124     2.152 f  vga0/g0_b0_i_2/O
                         net (fo=91, routed)          1.325     3.476    vga0/sel[1]
    SLICE_X40Y30         LUT5 (Prop_lut5_I0_O)        0.152     3.628 f  vga0/g11_b0/O
                         net (fo=1, routed)           0.661     4.290    vga0/g11_b0_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.326     4.616 f  vga0/vgaRed[0]_i_58/O
                         net (fo=1, routed)           0.793     5.409    vga0/vgaRed[0]_i_58_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.533 f  vga0/vgaRed[0]_i_22/O
                         net (fo=1, routed)           0.000     5.533    vga0/vgaRed[0]_i_22_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     5.745 f  vga0/vgaRed_reg[0]_i_8/O
                         net (fo=1, routed)           1.092     6.837    vga0/vgaRed_reg[0]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.299     7.136 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.303     7.439    vga0/vgaRed[0]_i_3_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.563 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.563    vga0/vgaRed[0]_i_1_n_0
    SLICE_X36Y34         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439     7.703    vga0/clk108M
    SLICE_X36Y34         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.579     8.282    
                         clock uncertainty           -0.114     8.168    
    SLICE_X36Y34         FDRE (Setup_fdre_C_D)        0.029     8.197    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 2.756ns (39.758%)  route 4.176ns (60.242%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.493     2.890    vga0/v_count3_out[10]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.014 r  vga0/fbOutAddr[13]_i_7/O
                         net (fo=1, routed)           0.000     3.014    vga0/fbOutAddr[13]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.594 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.601     4.196    vga0/v_count_reg[6]_0[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.899 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.899    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.121 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.561     5.681    vga0/fbOutAddr0[13]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.299     5.980 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     5.980    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.114     8.157    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.031     8.188    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 3.017ns (43.814%)  route 3.869ns (56.186%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.213 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.611     3.824    vga0/S[0]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.527 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.527    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.749 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.860     5.608    vga0/fbOutAddr0[9]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.327     5.935 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.935    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.114     8.157    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075     8.232    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.232    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 3.071ns (45.232%)  route 3.718ns (54.768%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.273 r  vga0/fbOutAddr_reg[9]_i_2/O[3]
                         net (fo=2, routed)           0.659     3.931    vga0/v_count_reg[6]_0[0]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.912     4.843 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.662     5.505    vga0/fbOutAddr0[12]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.334     5.839 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.839    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.114     8.157    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075     8.232    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.232    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 3.105ns (46.575%)  route 3.562ns (53.425%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.706 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.213 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.611     3.824    vga0/S[0]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.527 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.527    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.861 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.552     5.413    vga0/fbOutAddr0[10]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.303     5.716 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.716    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.706    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.270    
                         clock uncertainty           -0.114     8.156    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.029     8.185    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 2.980ns (45.615%)  route 3.553ns (54.385%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.273 r  vga0/fbOutAddr_reg[9]_i_2/O[3]
                         net (fo=2, routed)           0.659     3.931    vga0/v_count_reg[6]_0[0]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853     4.784 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.496     5.280    vga0/fbOutAddr0[11]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.302     5.582 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.582    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.114     8.157    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.029     8.186    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.649ns (41.921%)  route 3.670ns (58.079%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.706 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.213 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.611     3.824    vga0/S[0]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     4.374 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.661     5.035    vga0/fbOutAddr0[8]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.334     5.369 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.369    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.706    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.270    
                         clock uncertainty           -0.114     8.156    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.075     8.231    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.231    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.076ns (19.540%)  route 4.431ns (80.460%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.749     3.147    vga0/v_count3_out[10]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.271 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.636     3.907    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.031 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.524     4.555    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.114     8.157    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205     7.952    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.076ns (19.540%)  route 4.431ns (80.460%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.749     3.147    vga0/v_count3_out[10]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.271 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.636     3.907    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.031 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.524     4.555    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.114     8.157    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205     7.952    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.076ns (19.540%)  route 4.431ns (80.460%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.749     3.147    vga0/v_count3_out[10]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.271 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.636     3.907    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.031 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.524     4.555    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.114     8.157    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205     7.952    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  3.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.620%)  route 0.127ns (47.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.349    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X49Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.070    -0.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.666%)  route 0.143ns (50.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.143    -0.333    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.070    -0.547    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.034%)  route 0.178ns (48.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X40Y34         FDRE                                         r  vga0/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/h_count_reg[5]/Q
                         net (fo=16, routed)          0.178    -0.303    vga0/h_count_reg_n_0_[5]
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  vga0/fbOutAddr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga0/fbOutAddr[3]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    vga0/clk108M
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[3]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.120    -0.487    vga0/fbOutAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.626%)  route 0.181ns (49.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X40Y35         FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/h_count_reg[4]/Q
                         net (fo=15, routed)          0.181    -0.300    vga0/h_count_reg_n_0_[4]
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  vga0/fbOutAddr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga0/fbOutAddr[1]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    vga0/clk108M
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[1]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.121    -0.486    vga0/fbOutAddr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.182%)  route 0.157ns (45.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          0.157    -0.324    vga0/v_count_reg_n_0_[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    vga0/v_count[5]_i_2_n_0
    SLICE_X37Y35         FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.827    -0.863    vga0/clk108M
    SLICE_X37Y35         FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.092    -0.517    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.226%)  route 0.208ns (52.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X40Y34         FDRE                                         r  vga0/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/h_count_reg[5]/Q
                         net (fo=16, routed)          0.208    -0.274    vga0/h_count_reg_n_0_[5]
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  vga0/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga0/hSync_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  vga0/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.827    -0.863    vga0/clk108M
    SLICE_X38Y35         FDRE                                         r  vga0/hSync_reg/C
                         clock pessimism              0.274    -0.588    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.120    -0.468    vga0/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.897%)  route 0.331ns (72.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  vga0/fbOutAddr_reg[8]/Q
                         net (fo=3, routed)           0.331    -0.164    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.542    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130    -0.412    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.199%)  route 0.377ns (72.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.377    -0.104    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.355    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga0/char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X39Y34         FDRE                                         r  vga0/char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/char_reg[7]/Q
                         net (fo=1, routed)           0.156    -0.325    vga0/char[7]
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  vga0/char[7]_i_2/O
                         net (fo=2, routed)           0.000    -0.280    vga0/char[7]_i_2_n_0
    SLICE_X39Y34         FDRE                                         r  vga0/char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X39Y34         FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.241    -0.622    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.091    -0.531    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga0/char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    vga0/clk108M
    SLICE_X42Y33         FDRE                                         r  vga0/char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga0/char_reg[5]/Q
                         net (fo=1, routed)           0.163    -0.296    vga0/char[5]
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  vga0/char[5]_i_1/O
                         net (fo=17, routed)          0.000    -0.251    vga0/char[5]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  vga0/char_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X42Y33         FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120    -0.503    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108M_ClockDivider_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y16     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y7      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y35     vga0/fbOutAddr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y36     vga0/fbOutAddr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y37     vga0/fbOutAddr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y37     vga0/fbOutAddr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y37     vga0/fbOutAddr_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y35     vga0/fbOutAddr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y35     vga0/fbOutAddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y36     vga0/fbOutAddr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y36     vga0/fbOutAddr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X42Y35     vga0/fbOutAddr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X42Y35     vga0/fbOutAddr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X42Y36     vga0/fbOutAddr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y37     vga0/fbOutAddr_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y38     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y38     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y38     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y38     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y38     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y38     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       31.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.983ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.580ns (46.503%)  route 0.667ns (53.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 31.786 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.667     0.179    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.303 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    31.786    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    32.389    
                         clock uncertainty           -0.135    32.254    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.031    32.285    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         32.285    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                 31.983    

Slack (MET) :             32.092ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.712ns (60.269%)  route 0.469ns (39.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 31.786 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.469    -0.056    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.293     0.237 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.237    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    31.786    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    32.389    
                         clock uncertainty           -0.135    32.254    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.075    32.329    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         32.329    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                 32.092    

Slack (MET) :             32.143ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 31.786 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.505     0.017    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.141 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.141    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    31.786    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    32.389    
                         clock uncertainty           -0.135    32.254    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.029    32.283    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         32.283    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                 32.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.168    -0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.091    -0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.161    -0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.102    -0.226 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.107    -0.510    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.231    -0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092    -0.525    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2cpu_ClockDivider_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB36_X1Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB18_X1Y16     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB36_X1Y7      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3    clock0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X45Y45     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        1.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 0.456ns (5.413%)  route 7.968ns (94.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 9.591 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[5]/Q
                         net (fo=32, routed)          7.968     7.450    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.475     9.591    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.081    
                         clock uncertainty           -0.117     9.965    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     9.228    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 0.642ns (7.464%)  route 7.959ns (92.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 9.586 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.541    -0.971    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram0/ram_addr_reg[14]/Q
                         net (fo=33, routed)          7.603     7.150    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.274 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           0.355     7.630    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.470     9.586    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.076    
                         clock uncertainty           -0.117     9.960    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.517    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.517    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 0.642ns (7.518%)  route 7.898ns (92.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 9.591 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.541    -0.971    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  ram0/ram_addr_reg[14]/Q
                         net (fo=33, routed)          7.359     6.906    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.030 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           0.538     7.569    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.475     9.591    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.081    
                         clock uncertainty           -0.117     9.965    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.522    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.522    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 0.456ns (5.563%)  route 7.741ns (94.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 9.591 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X49Y74         FDRE                                         r  ram0/ram_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[1]/Q
                         net (fo=32, routed)          7.741     7.224    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.475     9.591    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.081    
                         clock uncertainty           -0.117     9.965    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     9.228    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 0.642ns (7.636%)  route 7.766ns (92.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 9.583 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.541    -0.971    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  ram0/ram_addr_reg[14]/Q
                         net (fo=33, routed)          7.423     6.971    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.095 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30/O
                         net (fo=1, routed)           0.343     7.437    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.467     9.583    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.073    
                         clock uncertainty           -0.117     9.957    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.514    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.514    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 0.456ns (5.765%)  route 7.453ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 9.586 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[5]/Q
                         net (fo=32, routed)          7.453     6.935    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.470     9.586    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.076    
                         clock uncertainty           -0.117     9.960    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     9.223    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 0.456ns (5.799%)  route 7.407ns (94.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 9.586 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X49Y74         FDRE                                         r  ram0/ram_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[1]/Q
                         net (fo=32, routed)          7.407     6.889    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.470     9.586    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.076    
                         clock uncertainty           -0.117     9.960    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     9.223    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 3.089ns (37.195%)  route 5.216ns (62.805%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 9.553 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.605    -0.907    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.547 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.159     3.706    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.830 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.830    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.214     4.044 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4/O
                         net (fo=1, routed)           2.248     6.292    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.297     6.589 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.809     7.398    ram0/douta[2]
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.438     9.553    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
                         clock pessimism              0.484    10.037    
                         clock uncertainty           -0.117     9.920    
    SLICE_X45Y54         FDRE (Setup_fdre_C_D)       -0.105     9.815    ram0/dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 3.123ns (37.668%)  route 5.168ns (62.332%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 9.553 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.605    -0.907    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.547 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.931     3.478    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.602 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.602    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_12_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.247     3.849 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.410     6.259    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.298     6.557 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           0.827     7.384    ram0/douta[4]
    SLICE_X44Y54         FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.438     9.553    ram0/CLK
    SLICE_X44Y54         FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    10.037    
                         clock uncertainty           -0.117     9.920    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)       -0.105     9.815    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 3.089ns (37.373%)  route 5.176ns (62.627%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 9.553 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.605    -0.907    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.547 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.879     3.426    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.550 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.550    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_n_0
    SLICE_X8Y30          MUXF7 (Prop_muxf7_I1_O)      0.214     3.764 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4/O
                         net (fo=1, routed)           2.372     6.136    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.297     6.433 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.925     7.358    ram0/douta[0]
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.438     9.553    ram0/CLK
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/C
                         clock pessimism              0.484    10.037    
                         clock uncertainty           -0.117     9.920    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)       -0.101     9.819    ram0/dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  2.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.306%)  route 0.157ns (52.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[5]/Q
                         net (fo=25, routed)          0.157    -0.329    ram0/FSM_onehot_state_reg_n_0_[5]
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.822    -0.868    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.070    -0.557    ram0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.502%)  route 0.354ns (71.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.552    -0.629    ram0/CLK
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram0/ram_addr_reg[4]/Q
                         net (fo=32, routed)          0.354    -0.135    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.867    -0.822    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.548    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.365    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.198%)  route 0.359ns (71.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.552    -0.629    ram0/CLK
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram0/ram_addr_reg[0]/Q
                         net (fo=32, routed)          0.359    -0.129    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.867    -0.822    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.548    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.365    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.507%)  route 0.155ns (45.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.551    -0.630    ram0/CLK
    SLICE_X49Y75         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.155    -0.334    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.045    -0.289 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.255    -0.617    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.092    -0.525    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.667%)  route 0.154ns (45.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.551    -0.630    ram0/CLK
    SLICE_X49Y75         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.154    -0.335    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y75         LUT2 (Prop_lut2_I0_O)        0.045    -0.290 r  ram0/ram_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ram0/ram_dat_in[5]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
                         clock pessimism              0.255    -0.617    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.091    -0.526    ram0/ram_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.184%)  route 0.157ns (45.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.157    -0.329    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X48Y73         LUT4 (Prop_lut4_I3_O)        0.045    -0.284 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.818    -0.871    ram0/CLK
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.092    -0.524    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.026%)  route 0.158ns (45.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.158    -0.328    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X48Y73         LUT4 (Prop_lut4_I3_O)        0.045    -0.283 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.818    -0.871    ram0/CLK
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.091    -0.525    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.316    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.822    -0.868    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.066    -0.561    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X43Y52         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[8]
    SLICE_X43Y52         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[8]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X43Y52         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.091    -0.528    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X47Y54         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[13]
    SLICE_X47Y54         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[13]_i_1_n_0
    SLICE_X47Y54         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.831    -0.858    ram0/CLK
    SLICE_X47Y54         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.091    -0.528    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk6cpu_ClockDivider_1
Waveform(ns):       { 0.000 5.556 }
Period(ns):         11.111
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X0Y14     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X0Y14     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X0Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X0Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X1Y4      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X1Y4      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y3      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y3      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y9      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y9      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       11.111      202.249    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y78     ram0/ram_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y78     ram0/ram_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y78     ram0/ram_addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y76     ram0/ram_addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y76     ram0/ram_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y76     ram0/ram_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y76     ram0/ram_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y78     ram0/ram_addr_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X47Y54     ram0/tmp_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X47Y54     ram0/tmp_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y79     ram0/ram_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y79     ram0/ram_addr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y79     ram0/ram_addr_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y77     ram0/ram_addr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y77     ram0/ram_addr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y77     ram0/ram_addr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X52Y77     ram0/ram_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X47Y54     ram0/tmp_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X46Y54     ram0/tmp_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.556       5.056      SLICE_X45Y53     ram0/tmp_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       33.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.088ns  (required time - arrival time)
  Source:                 length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        33.355ns  (logic 11.015ns (33.024%)  route 22.340ns (66.976%))
  Logic Levels:           37  (CARRY4=16 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.620    -0.892    clk_cpu
    SLICE_X61Y64         FDRE                                         r  length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  length_reg[2]/Q
                         net (fo=38, routed)          2.598     2.162    length_reg_n_0_[2]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.286 r  fb_a_dat_in[3]_i_90/O
                         net (fo=1, routed)           0.000     2.286    fb_a_dat_in[3]_i_90_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.818 r  fb_a_dat_in_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.818    fb_a_dat_in_reg[3]_i_55_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.932 r  fb_a_dat_in_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.932    fb_a_dat_in_reg[1]_i_100_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.245 r  fb_a_dat_in_reg[6]_i_308/O[3]
                         net (fo=22, routed)          1.816     5.061    ascii_i9[13]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.328     5.389 r  fb_a_dat_in[1]_i_202/O
                         net (fo=22, routed)          1.558     6.947    fb_a_dat_in[1]_i_202_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.328     7.275 r  fb_a_dat_in[6]_i_673/O
                         net (fo=1, routed)           0.000     7.275    fb_a_dat_in[6]_i_673_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  fb_a_dat_in_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.000     7.673    fb_a_dat_in_reg[6]_i_570_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.912 r  fb_a_dat_in_reg[6]_i_428/O[2]
                         net (fo=12, routed)          1.006     8.918    fb_a_dat_in_reg[6]_i_428_n_5
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.302     9.220 r  fb_a_dat_in[6]_i_543/O
                         net (fo=1, routed)           0.000     9.220    fb_a_dat_in[6]_i_543_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.800 r  fb_a_dat_in_reg[6]_i_393/O[2]
                         net (fo=1, routed)           0.837    10.636    fb_a_dat_in_reg[6]_i_393_n_5
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.302    10.938 r  fb_a_dat_in[6]_i_431/O
                         net (fo=1, routed)           0.000    10.938    fb_a_dat_in[6]_i_431_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.516 r  fb_a_dat_in_reg[6]_i_311/O[2]
                         net (fo=1, routed)           0.837    12.353    fb_a_dat_in_reg[6]_i_311_n_5
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.301    12.654 r  fb_a_dat_in[6]_i_282/O
                         net (fo=1, routed)           0.000    12.654    fb_a_dat_in[6]_i_282_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.030 r  fb_a_dat_in_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.030    fb_a_dat_in_reg[6]_i_192_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 f  fb_a_dat_in_reg[6]_i_122/O[0]
                         net (fo=10, routed)          1.067    14.316    fb_a_dat_in_reg[6]_i_122_n_7
    SLICE_X57Y61         LUT1 (Prop_lut1_I0_O)        0.295    14.611 r  fb_a_dat_in[6]_i_210/O
                         net (fo=1, routed)           0.000    14.611    fb_a_dat_in[6]_i_210_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    15.147 r  fb_a_dat_in_reg[6]_i_123/CO[2]
                         net (fo=50, routed)          1.410    16.557    fb_a_dat_in_reg[6]_i_123_n_1
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.313    16.870 r  fb_a_dat_in[6]_i_188/O
                         net (fo=1, routed)           0.000    16.870    fb_a_dat_in[6]_i_188_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.250 r  fb_a_dat_in_reg[6]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.250    fb_a_dat_in_reg[6]_i_113_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.479 r  fb_a_dat_in_reg[6]_i_53/CO[2]
                         net (fo=48, routed)          0.785    18.263    fb_a_dat_in_reg[6]_i_53_n_1
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.310    18.573 r  fb_a_dat_in[6]_i_199/O
                         net (fo=21, routed)          1.526    20.099    fb_a_dat_in[6]_i_199_n_0
    SLICE_X51Y60         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  fb_a_dat_in[6]_i_650/O
                         net (fo=1, routed)           0.536    20.760    fb_a_dat_in[6]_i_650_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.164 r  fb_a_dat_in_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.164    fb_a_dat_in_reg[6]_i_545_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.403 r  fb_a_dat_in_reg[6]_i_406/O[2]
                         net (fo=2, routed)           0.655    22.058    fb_a_dat_in_reg[6]_i_406_n_5
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.301    22.359 r  fb_a_dat_in[6]_i_293/O
                         net (fo=2, routed)           0.817    23.176    fb_a_dat_in[6]_i_293_n_0
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.124    23.300 r  fb_a_dat_in[6]_i_297/O
                         net (fo=1, routed)           0.000    23.300    fb_a_dat_in[6]_i_297_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.880 r  fb_a_dat_in_reg[6]_i_200/O[2]
                         net (fo=3, routed)           0.700    24.580    fb_a_dat_in_reg[6]_i_200_n_5
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.302    24.882 r  fb_a_dat_in[6]_i_300/O
                         net (fo=1, routed)           0.379    25.261    fb_a_dat_in[6]_i_300_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.657 r  fb_a_dat_in_reg[6]_i_201/CO[3]
                         net (fo=4, routed)           1.264    26.921    fb_a_dat_in_reg[6]_i_201_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.045 f  fb_a_dat_in[6]_i_121/O
                         net (fo=2, routed)           0.673    27.718    fb_a_dat_in[6]_i_121_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    27.842 f  fb_a_dat_in[6]_i_55/O
                         net (fo=3, routed)           0.825    28.667    fb_a_dat_in[6]_i_55_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    28.791 r  fb_a_dat_in[5]_i_109/O
                         net (fo=1, routed)           1.023    29.814    ram0/cursor_reg[1]_rep__1_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    29.938 r  ram0/fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.600    30.538    ram0/fb_a_dat_in[5]_i_42_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.662 r  ram0/fb_a_dat_in[5]_i_12/O
                         net (fo=2, routed)           0.987    31.649    ram0/fb_a_dat_in[5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124    31.773 r  ram0/fb_a_dat_in[4]_i_10/O
                         net (fo=1, routed)           0.158    31.931    ram0/fb_a_dat_in[4]_i_10_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.055 f  ram0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.283    32.339    ram0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    32.463 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    32.463    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.562    65.668    
                         clock uncertainty           -0.147    65.520    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.551    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         65.551    
                         arrival time                         -32.463    
  -------------------------------------------------------------------
                         slack                                 33.088    

Slack (MET) :             33.478ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        32.963ns  (logic 11.839ns (35.916%)  route 21.124ns (64.084%))
  Logic Levels:           44  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 65.105 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.449    26.571    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT5 (Prop_lut5_I3_O)        0.324    26.895 r  fb_a_dat_in[1]_i_195/O
                         net (fo=1, routed)           1.189    28.084    fb_a_dat_in[1]_i_195_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.328    28.412 r  fb_a_dat_in[1]_i_167/O
                         net (fo=1, routed)           0.488    28.899    fb_a_dat_in[1]_i_167_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.023 r  fb_a_dat_in[1]_i_130/O
                         net (fo=1, routed)           0.823    29.846    ram0/cursor_reg[2]_rep__0_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    29.970 r  ram0/fb_a_dat_in[1]_i_93/O
                         net (fo=1, routed)           0.263    30.233    ram0/fb_a_dat_in[1]_i_93_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.124    30.357 r  ram0/fb_a_dat_in[1]_i_55/O
                         net (fo=1, routed)           0.151    30.508    ram0/fb_a_dat_in[1]_i_55_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.632 r  ram0/fb_a_dat_in[1]_i_26/O
                         net (fo=1, routed)           0.296    30.928    ram0/fb_a_dat_in[1]_i_26_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124    31.052 r  ram0/fb_a_dat_in[1]_i_10/O
                         net (fo=1, routed)           0.291    31.343    ram0/fb_a_dat_in[1]_i_10_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.467 r  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.481    31.948    ram0/fb_a_dat_in[1]_i_4_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124    32.072 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    32.072    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.434    65.105    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.562    65.667    
                         clock uncertainty           -0.147    65.519    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    65.550    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         65.550    
                         arrival time                         -32.072    
  -------------------------------------------------------------------
                         slack                                 33.478    

Slack (MET) :             33.641ns  (required time - arrival time)
  Source:                 length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        32.802ns  (logic 10.891ns (33.202%)  route 21.911ns (66.798%))
  Logic Levels:           36  (CARRY4=16 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.620    -0.892    clk_cpu
    SLICE_X61Y64         FDRE                                         r  length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  length_reg[2]/Q
                         net (fo=38, routed)          2.598     2.162    length_reg_n_0_[2]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.286 r  fb_a_dat_in[3]_i_90/O
                         net (fo=1, routed)           0.000     2.286    fb_a_dat_in[3]_i_90_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.818 r  fb_a_dat_in_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.818    fb_a_dat_in_reg[3]_i_55_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.932 r  fb_a_dat_in_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.932    fb_a_dat_in_reg[1]_i_100_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.245 r  fb_a_dat_in_reg[6]_i_308/O[3]
                         net (fo=22, routed)          1.816     5.061    ascii_i9[13]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.328     5.389 r  fb_a_dat_in[1]_i_202/O
                         net (fo=22, routed)          1.558     6.947    fb_a_dat_in[1]_i_202_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.328     7.275 r  fb_a_dat_in[6]_i_673/O
                         net (fo=1, routed)           0.000     7.275    fb_a_dat_in[6]_i_673_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  fb_a_dat_in_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.000     7.673    fb_a_dat_in_reg[6]_i_570_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.912 r  fb_a_dat_in_reg[6]_i_428/O[2]
                         net (fo=12, routed)          1.006     8.918    fb_a_dat_in_reg[6]_i_428_n_5
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.302     9.220 r  fb_a_dat_in[6]_i_543/O
                         net (fo=1, routed)           0.000     9.220    fb_a_dat_in[6]_i_543_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.800 r  fb_a_dat_in_reg[6]_i_393/O[2]
                         net (fo=1, routed)           0.837    10.636    fb_a_dat_in_reg[6]_i_393_n_5
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.302    10.938 r  fb_a_dat_in[6]_i_431/O
                         net (fo=1, routed)           0.000    10.938    fb_a_dat_in[6]_i_431_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.516 r  fb_a_dat_in_reg[6]_i_311/O[2]
                         net (fo=1, routed)           0.837    12.353    fb_a_dat_in_reg[6]_i_311_n_5
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.301    12.654 r  fb_a_dat_in[6]_i_282/O
                         net (fo=1, routed)           0.000    12.654    fb_a_dat_in[6]_i_282_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.030 r  fb_a_dat_in_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.030    fb_a_dat_in_reg[6]_i_192_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 f  fb_a_dat_in_reg[6]_i_122/O[0]
                         net (fo=10, routed)          1.067    14.316    fb_a_dat_in_reg[6]_i_122_n_7
    SLICE_X57Y61         LUT1 (Prop_lut1_I0_O)        0.295    14.611 r  fb_a_dat_in[6]_i_210/O
                         net (fo=1, routed)           0.000    14.611    fb_a_dat_in[6]_i_210_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    15.147 r  fb_a_dat_in_reg[6]_i_123/CO[2]
                         net (fo=50, routed)          1.410    16.557    fb_a_dat_in_reg[6]_i_123_n_1
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.313    16.870 r  fb_a_dat_in[6]_i_188/O
                         net (fo=1, routed)           0.000    16.870    fb_a_dat_in[6]_i_188_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.250 r  fb_a_dat_in_reg[6]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.250    fb_a_dat_in_reg[6]_i_113_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.479 r  fb_a_dat_in_reg[6]_i_53/CO[2]
                         net (fo=48, routed)          0.785    18.263    fb_a_dat_in_reg[6]_i_53_n_1
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.310    18.573 r  fb_a_dat_in[6]_i_199/O
                         net (fo=21, routed)          1.526    20.099    fb_a_dat_in[6]_i_199_n_0
    SLICE_X51Y60         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  fb_a_dat_in[6]_i_650/O
                         net (fo=1, routed)           0.536    20.760    fb_a_dat_in[6]_i_650_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.164 r  fb_a_dat_in_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.164    fb_a_dat_in_reg[6]_i_545_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.403 r  fb_a_dat_in_reg[6]_i_406/O[2]
                         net (fo=2, routed)           0.655    22.058    fb_a_dat_in_reg[6]_i_406_n_5
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.301    22.359 r  fb_a_dat_in[6]_i_293/O
                         net (fo=2, routed)           0.817    23.176    fb_a_dat_in[6]_i_293_n_0
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.124    23.300 r  fb_a_dat_in[6]_i_297/O
                         net (fo=1, routed)           0.000    23.300    fb_a_dat_in[6]_i_297_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.880 r  fb_a_dat_in_reg[6]_i_200/O[2]
                         net (fo=3, routed)           0.700    24.580    fb_a_dat_in_reg[6]_i_200_n_5
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.302    24.882 r  fb_a_dat_in[6]_i_300/O
                         net (fo=1, routed)           0.379    25.261    fb_a_dat_in[6]_i_300_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.657 r  fb_a_dat_in_reg[6]_i_201/CO[3]
                         net (fo=4, routed)           1.264    26.921    fb_a_dat_in_reg[6]_i_201_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.045 f  fb_a_dat_in[6]_i_121/O
                         net (fo=2, routed)           0.673    27.718    fb_a_dat_in[6]_i_121_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    27.842 f  fb_a_dat_in[6]_i_55/O
                         net (fo=3, routed)           0.825    28.667    fb_a_dat_in[6]_i_55_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    28.791 r  fb_a_dat_in[5]_i_109/O
                         net (fo=1, routed)           1.023    29.814    ram0/cursor_reg[1]_rep__1_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    29.938 r  ram0/fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.600    30.538    ram0/fb_a_dat_in[5]_i_42_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.662 r  ram0/fb_a_dat_in[5]_i_12/O
                         net (fo=2, routed)           0.716    31.378    ram0/fb_a_dat_in[5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    31.502 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.284    31.786    keyboard0/op1_reg[11]
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.910 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    31.910    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.562    65.668    
                         clock uncertainty           -0.147    65.520    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.551    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         65.551    
                         arrival time                         -31.910    
  -------------------------------------------------------------------
                         slack                                 33.641    

Slack (MET) :             33.903ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        32.538ns  (logic 11.519ns (35.401%)  route 21.019ns (64.599%))
  Logic Levels:           43  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 65.104 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.844    26.966    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.332    27.298 r  fb_a_dat_in[6]_i_126/O
                         net (fo=2, routed)           1.001    28.298    fb_a_dat_in[6]_i_126_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    28.422 r  fb_a_dat_in[2]_i_179/O
                         net (fo=1, routed)           1.091    29.514    ram0/cursor_reg[1]_rep__1_7
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.638 r  ram0/fb_a_dat_in[2]_i_125/O
                         net (fo=1, routed)           0.312    29.949    ram0/fb_a_dat_in[2]_i_125_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124    30.073 r  ram0/fb_a_dat_in[2]_i_85/O
                         net (fo=1, routed)           0.162    30.235    ram0/fb_a_dat_in[2]_i_85_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124    30.359 r  ram0/fb_a_dat_in[2]_i_35/O
                         net (fo=1, routed)           0.171    30.530    ram0/fb_a_dat_in[2]_i_35_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    30.654 r  ram0/fb_a_dat_in[2]_i_13/O
                         net (fo=1, routed)           0.343    30.997    ram0/fb_a_dat_in[2]_i_13_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.124    31.121 f  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.402    31.524    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.648 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    31.648    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.433    65.104    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.562    65.666    
                         clock uncertainty           -0.147    65.518    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.032    65.550    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         65.550    
                         arrival time                         -31.648    
  -------------------------------------------------------------------
                         slack                                 33.903    

Slack (MET) :             34.105ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        32.340ns  (logic 11.643ns (36.002%)  route 20.697ns (63.998%))
  Logic Levels:           44  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.460    26.582    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT6 (Prop_lut6_I3_O)        0.332    26.914 r  fb_a_dat_in[3]_i_162/O
                         net (fo=1, routed)           0.503    27.416    fb_a_dat_in[3]_i_162_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.124    27.540 r  fb_a_dat_in[3]_i_140/O
                         net (fo=1, routed)           0.736    28.277    fb_a_dat_in[3]_i_140_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    28.401 r  fb_a_dat_in[3]_i_116/O
                         net (fo=1, routed)           0.636    29.037    ram0/store_var_reg[5]
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.161 r  ram0/fb_a_dat_in[3]_i_95/O
                         net (fo=1, routed)           0.490    29.651    ram0/fb_a_dat_in[3]_i_95_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.775 r  ram0/fb_a_dat_in[3]_i_57/O
                         net (fo=1, routed)           0.469    30.244    ram0/fb_a_dat_in[3]_i_57_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    30.368 r  ram0/fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.151    30.519    ram0/fb_a_dat_in[3]_i_26_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    30.643 r  ram0/fb_a_dat_in[3]_i_10/O
                         net (fo=1, routed)           0.154    30.797    ram0/fb_a_dat_in[3]_i_10_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    30.921 r  ram0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.404    31.325    ram0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124    31.449 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    31.449    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.562    65.671    
                         clock uncertainty           -0.147    65.523    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.031    65.554    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         65.554    
                         arrival time                         -31.449    
  -------------------------------------------------------------------
                         slack                                 34.105    

Slack (MET) :             34.203ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        32.237ns  (logic 11.147ns (34.579%)  route 21.090ns (65.421%))
  Logic Levels:           40  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.844    26.966    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.332    27.298 r  fb_a_dat_in[6]_i_126/O
                         net (fo=2, routed)           0.611    27.909    fb_a_dat_in[6]_i_126_n_0
    SLICE_X53Y57         LUT4 (Prop_lut4_I2_O)        0.124    28.033 f  fb_a_dat_in[6]_i_59/O
                         net (fo=2, routed)           1.205    29.238    fb_a_dat_in[6]_i_59_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I1_O)        0.124    29.362 r  fb_a_dat_in[6]_i_23/O
                         net (fo=1, routed)           0.658    30.021    fb_a_dat_in[6]_i_23_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I5_O)        0.124    30.145 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           1.077    31.222    keyboard0/cursor_reg[1]_rep__1_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.124    31.346 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    31.346    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.562    65.668    
                         clock uncertainty           -0.147    65.520    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.029    65.549    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         65.549    
                         arrival time                         -31.346    
  -------------------------------------------------------------------
                         slack                                 34.203    

Slack (MET) :             34.587ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        31.902ns  (logic 11.395ns (35.719%)  route 20.507ns (64.281%))
  Logic Levels:           42  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 65.103 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.449    26.571    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT4 (Prop_lut4_I0_O)        0.332    26.903 r  fb_a_dat_in[0]_i_243/O
                         net (fo=1, routed)           1.000    27.903    fb_a_dat_in[0]_i_243_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124    28.027 r  fb_a_dat_in[0]_i_146/O
                         net (fo=1, routed)           0.964    28.991    fb_a_dat_in[0]_i_146_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.124    29.115 r  fb_a_dat_in[0]_i_82/O
                         net (fo=1, routed)           0.642    29.757    ram0/cursor_reg[4]_rep_1
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.881 r  ram0/fb_a_dat_in[0]_i_40/O
                         net (fo=1, routed)           0.302    30.182    ram0/fb_a_dat_in[0]_i_40_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    30.306 r  ram0/fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.154    30.460    ram0/fb_a_dat_in[0]_i_12_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I2_O)        0.124    30.584 r  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.303    30.887    keyboard0/pc_reg[7]
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    31.011 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    31.011    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.432    65.103    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.562    65.665    
                         clock uncertainty           -0.147    65.517    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081    65.598    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         65.598    
                         arrival time                         -31.011    
  -------------------------------------------------------------------
                         slack                                 34.587    

Slack (MET) :             37.185ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cursor_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        29.413ns  (logic 9.248ns (31.442%)  route 20.165ns (68.558%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 65.098 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.542    -0.970    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cursor_reg[2]_rep__1/Q
                         net (fo=113, routed)         3.145     2.694    cursor_reg[2]_rep__1_n_0
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.116     2.810 r  fb_a_dat_in[1]_i_74/O
                         net (fo=4, routed)           1.924     4.733    fb_a_dat_in[1]_i_74_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.328     5.061 r  cursor[13]_i_150/O
                         net (fo=1, routed)           0.000     5.061    cursor[13]_i_150_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.459 r  cursor_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     5.459    cursor_reg[13]_i_142_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  cursor_reg[13]_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.573    cursor_reg[13]_i_131_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.907 r  cursor_reg[13]_i_117/O[1]
                         net (fo=2, routed)           0.727     6.634    cursor_reg[13]_i_117_n_6
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.303     6.937 r  cursor[13]_i_129/O
                         net (fo=1, routed)           0.000     6.937    cursor[13]_i_129_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.164 r  cursor_reg[13]_i_116/O[1]
                         net (fo=1, routed)           0.791     7.955    cursor_reg[13]_i_116_n_6
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.258 r  cursor[13]_i_101/O
                         net (fo=1, routed)           0.000     8.258    cursor[13]_i_101_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.659 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.659    cursor_reg[13]_i_81_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 r  cursor_reg[13]_i_82/O[0]
                         net (fo=7, routed)           0.868     9.749    cursor_reg[13]_i_82_n_7
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.299    10.048 r  cursor[5]_i_44/O
                         net (fo=1, routed)           0.000    10.048    cursor[5]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  cursor_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.598    cursor_reg[5]_i_21_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  cursor_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.712    cursor_reg[13]_i_35_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.934 f  cursor_reg[13]_i_27/O[0]
                         net (fo=8, routed)           1.294    12.228    cursor_reg[13]_i_27_n_7
    SLICE_X33Y67         LUT2 (Prop_lut2_I1_O)        0.299    12.527 r  cursor[5]_i_52/O
                         net (fo=1, routed)           0.000    12.527    cursor[5]_i_52_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.925 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=51, routed)          1.930    14.855    cursor_reg[5]_i_22_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.979 r  cursor[13]_i_127/O
                         net (fo=1, routed)           0.000    14.979    cursor[13]_i_127_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.511 r  cursor_reg[13]_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.511    cursor_reg[13]_i_107_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  cursor_reg[13]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.625    cursor_reg[13]_i_93_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  cursor_reg[13]_i_80/O[2]
                         net (fo=2, routed)           0.817    16.681    cursor_reg[13]_i_80_n_5
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.302    16.983 r  cursor[13]_i_60/O
                         net (fo=1, routed)           0.000    16.983    cursor[13]_i_60_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.384 r  cursor_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    cursor_reg[13]_i_33_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.606 f  cursor_reg[13]_i_78/O[0]
                         net (fo=1, routed)           0.968    18.574    cursor_reg[13]_i_78_n_7
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.299    18.873 r  cursor[13]_i_53/O
                         net (fo=1, routed)           0.000    18.873    cursor[13]_i_53_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.274 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.947    20.220    cursor_reg[13]_i_32_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.150    20.370 r  cursor[13]_i_70/O
                         net (fo=1, routed)           0.867    21.237    cursor[13]_i_70_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.326    21.563 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.804    22.367    cursor[13]_i_40_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.491 f  cursor[13]_i_28/O
                         net (fo=12, routed)          0.690    23.182    keyboard0/cursor_reg[3]_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I1_O)        0.124    23.306 f  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.948    24.254    keyboard0/cursor[2]_i_9_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.378 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.571    24.949    keyboard0/cursor[2]_i_8_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.073 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.976    26.049    keyboard0/cursor[2]_i_6_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.171    26.344    keyboard0/cursor[2]_i_5_n_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_3/O
                         net (fo=1, routed)           0.680    27.148    keyboard0/cursor[2]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.272 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.047    28.319    keyboard0/cursor[2]_i_2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    28.443 r  keyboard0/cursor[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    28.443    keyboard0_n_61
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.427    65.098    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
                         clock pessimism              0.599    65.697    
                         clock uncertainty           -0.147    65.549    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.079    65.628    cursor_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         65.628    
                         arrival time                         -28.443    
  -------------------------------------------------------------------
                         slack                                 37.185    

Slack (MET) :             37.199ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        29.399ns  (logic 9.248ns (31.457%)  route 20.151ns (68.543%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 65.098 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.542    -0.970    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cursor_reg[2]_rep__1/Q
                         net (fo=113, routed)         3.145     2.694    cursor_reg[2]_rep__1_n_0
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.116     2.810 r  fb_a_dat_in[1]_i_74/O
                         net (fo=4, routed)           1.924     4.733    fb_a_dat_in[1]_i_74_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.328     5.061 r  cursor[13]_i_150/O
                         net (fo=1, routed)           0.000     5.061    cursor[13]_i_150_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.459 r  cursor_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     5.459    cursor_reg[13]_i_142_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  cursor_reg[13]_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.573    cursor_reg[13]_i_131_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.907 r  cursor_reg[13]_i_117/O[1]
                         net (fo=2, routed)           0.727     6.634    cursor_reg[13]_i_117_n_6
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.303     6.937 r  cursor[13]_i_129/O
                         net (fo=1, routed)           0.000     6.937    cursor[13]_i_129_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.164 r  cursor_reg[13]_i_116/O[1]
                         net (fo=1, routed)           0.791     7.955    cursor_reg[13]_i_116_n_6
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.258 r  cursor[13]_i_101/O
                         net (fo=1, routed)           0.000     8.258    cursor[13]_i_101_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.659 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.659    cursor_reg[13]_i_81_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 r  cursor_reg[13]_i_82/O[0]
                         net (fo=7, routed)           0.868     9.749    cursor_reg[13]_i_82_n_7
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.299    10.048 r  cursor[5]_i_44/O
                         net (fo=1, routed)           0.000    10.048    cursor[5]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  cursor_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.598    cursor_reg[5]_i_21_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  cursor_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.712    cursor_reg[13]_i_35_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.934 f  cursor_reg[13]_i_27/O[0]
                         net (fo=8, routed)           1.294    12.228    cursor_reg[13]_i_27_n_7
    SLICE_X33Y67         LUT2 (Prop_lut2_I1_O)        0.299    12.527 r  cursor[5]_i_52/O
                         net (fo=1, routed)           0.000    12.527    cursor[5]_i_52_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.925 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=51, routed)          1.930    14.855    cursor_reg[5]_i_22_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.979 r  cursor[13]_i_127/O
                         net (fo=1, routed)           0.000    14.979    cursor[13]_i_127_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.511 r  cursor_reg[13]_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.511    cursor_reg[13]_i_107_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  cursor_reg[13]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.625    cursor_reg[13]_i_93_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  cursor_reg[13]_i_80/O[2]
                         net (fo=2, routed)           0.817    16.681    cursor_reg[13]_i_80_n_5
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.302    16.983 r  cursor[13]_i_60/O
                         net (fo=1, routed)           0.000    16.983    cursor[13]_i_60_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.384 r  cursor_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    cursor_reg[13]_i_33_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.606 f  cursor_reg[13]_i_78/O[0]
                         net (fo=1, routed)           0.968    18.574    cursor_reg[13]_i_78_n_7
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.299    18.873 r  cursor[13]_i_53/O
                         net (fo=1, routed)           0.000    18.873    cursor[13]_i_53_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.274 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.947    20.220    cursor_reg[13]_i_32_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.150    20.370 r  cursor[13]_i_70/O
                         net (fo=1, routed)           0.867    21.237    cursor[13]_i_70_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.326    21.563 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.804    22.367    cursor[13]_i_40_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.491 f  cursor[13]_i_28/O
                         net (fo=12, routed)          0.690    23.182    keyboard0/cursor_reg[3]_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I1_O)        0.124    23.306 f  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.948    24.254    keyboard0/cursor[2]_i_9_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.378 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.571    24.949    keyboard0/cursor[2]_i_8_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.073 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.976    26.049    keyboard0/cursor[2]_i_6_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.171    26.344    keyboard0/cursor[2]_i_5_n_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_3/O
                         net (fo=1, routed)           0.680    27.148    keyboard0/cursor[2]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.272 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.033    28.305    keyboard0/cursor[2]_i_2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    28.429 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    28.429    keyboard0_n_60
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.427    65.098    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.599    65.697    
                         clock uncertainty           -0.147    65.549    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.079    65.628    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         65.628    
                         arrival time                         -28.429    
  -------------------------------------------------------------------
                         slack                                 37.199    

Slack (MET) :             37.687ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        28.909ns  (logic 9.248ns (31.990%)  route 19.661ns (68.010%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 65.098 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.542    -0.970    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cursor_reg[2]_rep__1/Q
                         net (fo=113, routed)         3.145     2.694    cursor_reg[2]_rep__1_n_0
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.116     2.810 r  fb_a_dat_in[1]_i_74/O
                         net (fo=4, routed)           1.924     4.733    fb_a_dat_in[1]_i_74_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.328     5.061 r  cursor[13]_i_150/O
                         net (fo=1, routed)           0.000     5.061    cursor[13]_i_150_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.459 r  cursor_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     5.459    cursor_reg[13]_i_142_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  cursor_reg[13]_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.573    cursor_reg[13]_i_131_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.907 r  cursor_reg[13]_i_117/O[1]
                         net (fo=2, routed)           0.727     6.634    cursor_reg[13]_i_117_n_6
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.303     6.937 r  cursor[13]_i_129/O
                         net (fo=1, routed)           0.000     6.937    cursor[13]_i_129_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.164 r  cursor_reg[13]_i_116/O[1]
                         net (fo=1, routed)           0.791     7.955    cursor_reg[13]_i_116_n_6
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.258 r  cursor[13]_i_101/O
                         net (fo=1, routed)           0.000     8.258    cursor[13]_i_101_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.659 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.659    cursor_reg[13]_i_81_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 r  cursor_reg[13]_i_82/O[0]
                         net (fo=7, routed)           0.868     9.749    cursor_reg[13]_i_82_n_7
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.299    10.048 r  cursor[5]_i_44/O
                         net (fo=1, routed)           0.000    10.048    cursor[5]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  cursor_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.598    cursor_reg[5]_i_21_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  cursor_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.712    cursor_reg[13]_i_35_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.934 f  cursor_reg[13]_i_27/O[0]
                         net (fo=8, routed)           1.294    12.228    cursor_reg[13]_i_27_n_7
    SLICE_X33Y67         LUT2 (Prop_lut2_I1_O)        0.299    12.527 r  cursor[5]_i_52/O
                         net (fo=1, routed)           0.000    12.527    cursor[5]_i_52_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.925 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=51, routed)          1.930    14.855    cursor_reg[5]_i_22_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.979 r  cursor[13]_i_127/O
                         net (fo=1, routed)           0.000    14.979    cursor[13]_i_127_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.511 r  cursor_reg[13]_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.511    cursor_reg[13]_i_107_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  cursor_reg[13]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.625    cursor_reg[13]_i_93_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  cursor_reg[13]_i_80/O[2]
                         net (fo=2, routed)           0.817    16.681    cursor_reg[13]_i_80_n_5
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.302    16.983 r  cursor[13]_i_60/O
                         net (fo=1, routed)           0.000    16.983    cursor[13]_i_60_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.384 r  cursor_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    cursor_reg[13]_i_33_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.606 f  cursor_reg[13]_i_78/O[0]
                         net (fo=1, routed)           0.968    18.574    cursor_reg[13]_i_78_n_7
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.299    18.873 r  cursor[13]_i_53/O
                         net (fo=1, routed)           0.000    18.873    cursor[13]_i_53_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.274 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.947    20.220    cursor_reg[13]_i_32_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.150    20.370 r  cursor[13]_i_70/O
                         net (fo=1, routed)           0.867    21.237    cursor[13]_i_70_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.326    21.563 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.804    22.367    cursor[13]_i_40_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.491 f  cursor[13]_i_28/O
                         net (fo=12, routed)          0.690    23.182    keyboard0/cursor_reg[3]_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I1_O)        0.124    23.306 f  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.948    24.254    keyboard0/cursor[2]_i_9_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.378 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.571    24.949    keyboard0/cursor[2]_i_8_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.073 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.976    26.049    keyboard0/cursor[2]_i_6_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.171    26.344    keyboard0/cursor[2]_i_5_n_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_3/O
                         net (fo=1, routed)           0.680    27.148    keyboard0/cursor[2]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.272 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.543    27.815    keyboard0/cursor[2]_i_2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    27.939 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    27.939    keyboard0_n_23
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.427    65.098    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.599    65.697    
                         clock uncertainty           -0.147    65.549    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.077    65.626    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         65.626    
                         arrival time                         -27.939    
  -------------------------------------------------------------------
                         slack                                 37.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X36Y77         FDRE                                         r  keyboard0/ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/ascii_reg[0]/Q
                         net (fo=1, routed)           0.126    -0.364    keyboard0/ascii_reg_n_0_[0]
    SLICE_X36Y75         FDRE                                         r  keyboard0/ascii_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.813    -0.876    keyboard0/clk_cpu
    SLICE_X36Y75         FDRE                                         r  keyboard0/ascii_code_reg[0]/C
                         clock pessimism              0.256    -0.620    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.070    -0.550    keyboard0/ascii_code_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.312%)  route 0.157ns (52.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.549    -0.632    keyboard0/clk_cpu
    SLICE_X31Y76         FDRE                                         r  keyboard0/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  keyboard0/ascii_reg[2]/Q
                         net (fo=1, routed)           0.157    -0.334    keyboard0/ascii_reg_n_0_[2]
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.812    -0.877    keyboard0/clk_cpu
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[2]/C
                         clock pessimism              0.275    -0.602    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.059    -0.543    keyboard0/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.550    -0.631    clk_cpu
    SLICE_X45Y73         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  state_reg[2]/Q
                         net (fo=174, routed)         0.133    -0.357    keyboard0/Q[2]
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.312    keyboard0_n_26
    SLICE_X44Y73         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.817    -0.873    clk_cpu
    SLICE_X44Y73         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.255    -0.618    
    SLICE_X44Y73         FDRE (Hold_fdre_C_D)         0.092    -0.526    state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 keyboard0/e0_code_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.444%)  route 0.138ns (42.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X37Y78         FDRE                                         r  keyboard0/e0_code_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/e0_code_reg/Q
                         net (fo=11, routed)          0.138    -0.351    keyboard0/ps2_keyboard_0/e0_code_reg_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.306 r  keyboard0/ps2_keyboard_0/ascii[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    keyboard0/ps2_keyboard_0_n_11
    SLICE_X36Y77         FDRE                                         r  keyboard0/ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.816    -0.873    keyboard0/clk_cpu
    SLICE_X36Y77         FDRE                                         r  keyboard0/ascii_reg[0]/C
                         clock pessimism              0.256    -0.617    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.091    -0.526    keyboard0/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.145%)  route 0.144ns (40.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X54Y72         FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  pc_reg[5]/Q
                         net (fo=12, routed)          0.144    -0.319    ram0/pc_reg[16]_1[5]
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.045    -0.274 r  ram0/ram_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ram0_n_120
    SLICE_X54Y73         FDRE                                         r  ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.819    -0.870    clk_cpu
    SLICE_X54Y73         FDRE                                         r  ram_addr_reg[5]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.121    -0.495    ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.041%)  route 0.172ns (54.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X33Y78         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.317    keyboard0/ascii_reg_n_0_[5]
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.812    -0.877    keyboard0/clk_cpu
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.275    -0.602    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.063    -0.539    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X15Y75         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=6, routed)           0.143    -0.346    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X15Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.301 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    keyboard0/ps2_keyboard_0/p_0_in__0[5]
    SLICE_X15Y75         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.817    -0.872    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X15Y75         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.092    -0.538    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 op3_type_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            op3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.329%)  route 0.191ns (50.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.556    -0.625    clk_cpu
    SLICE_X44Y67         FDSE                                         r  op3_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.484 r  op3_type_reg[0]/Q
                         net (fo=11, routed)          0.191    -0.293    ram0/data99[0]
    SLICE_X46Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  ram0/op3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    ram0_n_179
    SLICE_X46Y66         FDRE                                         r  op3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.825    -0.865    clk_cpu
    SLICE_X46Y66         FDRE                                         r  op3_reg[3]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.121    -0.489    op3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.668%)  route 0.161ns (46.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.553    -0.628    keyboard0/clk_cpu
    SLICE_X36Y80         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.161    -0.327    keyboard0/ps2_keyboard_0/break
    SLICE_X36Y79         LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.282    keyboard0/ps2_keyboard_0_n_16
    SLICE_X36Y79         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.818    -0.871    keyboard0/clk_cpu
    SLICE_X36Y79         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.256    -0.615    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.092    -0.523    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/e0_code_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.731%)  route 0.160ns (46.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X36Y78         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  keyboard0/state_reg[1]/Q
                         net (fo=12, routed)          0.160    -0.329    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X37Y78         LUT6 (Prop_lut6_I4_O)        0.045    -0.284 r  keyboard0/ps2_keyboard_0/e0_code_i_1/O
                         net (fo=1, routed)           0.000    -0.284    keyboard0/ps2_keyboard_0_n_15
    SLICE_X37Y78         FDRE                                         r  keyboard0/e0_code_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.817    -0.872    keyboard0/clk_cpu
    SLICE_X37Y78         FDRE                                         r  keyboard0/e0_code_reg/C
                         clock pessimism              0.255    -0.617    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.091    -0.526    keyboard0/e0_code_reg
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider_1
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         66.667      64.511     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         66.667      65.418     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X55Y69     abbreviations_start_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X56Y68     abbreviations_start_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X55Y70     abbreviations_start_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X56Y68     abbreviations_start_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X54Y70     abbreviations_start_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X57Y70     abbreviations_start_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X57Y70     abbreviations_start_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X55Y69     abbreviations_start_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X28Y57     clk_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X35Y75     keyboard0/ascii_code_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X34Y75     keyboard0/ascii_code_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X34Y75     keyboard0/ascii_code_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X34Y75     keyboard0/ascii_code_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X34Y75     keyboard0/ascii_code_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X35Y75     keyboard0/ascii_code_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X36Y77     keyboard0/ascii_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X64Y71     dict_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X64Y71     dict_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X47Y53     branch_offset_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X46Y53     branch_offset_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X42Y51     branch_offset_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X42Y51     branch_offset_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X42Y51     branch_offset_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X46Y53     branch_offset_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X38Y63     checksum_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X39Y63     checksum_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X39Y63     checksum_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X38Y63     checksum_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider_1
  To Clock:  clkfbout_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider_1
  To Clock:  clk108M_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 2.298ns (26.992%)  route 6.216ns (73.008%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 f  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.683     2.028    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.124     2.152 f  vga0/g0_b0_i_2/O
                         net (fo=91, routed)          1.325     3.476    vga0/sel[1]
    SLICE_X40Y30         LUT5 (Prop_lut5_I0_O)        0.152     3.628 f  vga0/g11_b0/O
                         net (fo=1, routed)           0.661     4.290    vga0/g11_b0_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.326     4.616 f  vga0/vgaRed[0]_i_58/O
                         net (fo=1, routed)           0.793     5.409    vga0/vgaRed[0]_i_58_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.533 f  vga0/vgaRed[0]_i_22/O
                         net (fo=1, routed)           0.000     5.533    vga0/vgaRed[0]_i_22_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     5.745 f  vga0/vgaRed_reg[0]_i_8/O
                         net (fo=1, routed)           1.092     6.837    vga0/vgaRed_reg[0]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.299     7.136 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.303     7.439    vga0/vgaRed[0]_i_3_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.563 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.563    vga0/vgaRed[0]_i_1_n_0
    SLICE_X36Y34         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439     7.703    vga0/clk108M
    SLICE_X36Y34         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.579     8.282    
                         clock uncertainty           -0.116     8.166    
    SLICE_X36Y34         FDRE (Setup_fdre_C_D)        0.029     8.195    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 2.756ns (39.758%)  route 4.176ns (60.242%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.493     2.890    vga0/v_count3_out[10]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.014 r  vga0/fbOutAddr[13]_i_7/O
                         net (fo=1, routed)           0.000     3.014    vga0/fbOutAddr[13]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.594 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.601     4.196    vga0/v_count_reg[6]_0[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.899 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.899    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.121 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.561     5.681    vga0/fbOutAddr0[13]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.299     5.980 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     5.980    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.031     8.186    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 3.017ns (43.814%)  route 3.869ns (56.186%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.213 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.611     3.824    vga0/S[0]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.527 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.527    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.749 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.860     5.608    vga0/fbOutAddr0[9]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.327     5.935 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.935    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075     8.230    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 3.071ns (45.232%)  route 3.718ns (54.768%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.273 r  vga0/fbOutAddr_reg[9]_i_2/O[3]
                         net (fo=2, routed)           0.659     3.931    vga0/v_count_reg[6]_0[0]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.912     4.843 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.662     5.505    vga0/fbOutAddr0[12]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.334     5.839 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.839    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075     8.230    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 3.105ns (46.575%)  route 3.562ns (53.425%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.706 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.213 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.611     3.824    vga0/S[0]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.527 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.527    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.861 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.552     5.413    vga0/fbOutAddr0[10]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.303     5.716 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.716    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.706    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.270    
                         clock uncertainty           -0.116     8.154    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.029     8.183    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 2.980ns (45.615%)  route 3.553ns (54.385%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.273 r  vga0/fbOutAddr_reg[9]_i_2/O[3]
                         net (fo=2, routed)           0.659     3.931    vga0/v_count_reg[6]_0[0]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853     4.784 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.496     5.280    vga0/fbOutAddr0[11]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.302     5.582 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.582    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.029     8.184    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.649ns (41.921%)  route 3.670ns (58.079%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.706 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.213 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.611     3.824    vga0/S[0]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     4.374 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.661     5.035    vga0/fbOutAddr0[8]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.334     5.369 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.369    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.706    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.270    
                         clock uncertainty           -0.116     8.154    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.075     8.229    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.076ns (19.540%)  route 4.431ns (80.460%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.749     3.147    vga0/v_count3_out[10]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.271 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.636     3.907    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.031 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.524     4.555    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205     7.950    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.076ns (19.540%)  route 4.431ns (80.460%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.749     3.147    vga0/v_count3_out[10]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.271 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.636     3.907    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.031 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.524     4.555    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205     7.950    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.076ns (19.540%)  route 4.431ns (80.460%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.749     3.147    vga0/v_count3_out[10]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.271 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.636     3.907    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.031 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.524     4.555    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205     7.950    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  3.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.620%)  route 0.127ns (47.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.349    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X49Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.116    -0.488    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.070    -0.418    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.666%)  route 0.143ns (50.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.143    -0.333    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.116    -0.501    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.070    -0.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.034%)  route 0.178ns (48.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X40Y34         FDRE                                         r  vga0/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/h_count_reg[5]/Q
                         net (fo=16, routed)          0.178    -0.303    vga0/h_count_reg_n_0_[5]
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  vga0/fbOutAddr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga0/fbOutAddr[3]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    vga0/clk108M
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[3]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.116    -0.491    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.120    -0.371    vga0/fbOutAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.626%)  route 0.181ns (49.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X40Y35         FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/h_count_reg[4]/Q
                         net (fo=15, routed)          0.181    -0.300    vga0/h_count_reg_n_0_[4]
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  vga0/fbOutAddr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga0/fbOutAddr[1]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    vga0/clk108M
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[1]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.116    -0.491    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.121    -0.370    vga0/fbOutAddr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.182%)  route 0.157ns (45.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          0.157    -0.324    vga0/v_count_reg_n_0_[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    vga0/v_count[5]_i_2_n_0
    SLICE_X37Y35         FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.827    -0.863    vga0/clk108M
    SLICE_X37Y35         FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.116    -0.493    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.092    -0.401    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.226%)  route 0.208ns (52.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X40Y34         FDRE                                         r  vga0/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/h_count_reg[5]/Q
                         net (fo=16, routed)          0.208    -0.274    vga0/h_count_reg_n_0_[5]
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  vga0/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga0/hSync_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  vga0/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.827    -0.863    vga0/clk108M
    SLICE_X38Y35         FDRE                                         r  vga0/hSync_reg/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.116    -0.472    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.120    -0.352    vga0/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.897%)  route 0.331ns (72.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  vga0/fbOutAddr_reg[8]/Q
                         net (fo=3, routed)           0.331    -0.164    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.542    
                         clock uncertainty            0.116    -0.426    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130    -0.296    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.199%)  route 0.377ns (72.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.377    -0.104    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
                         clock uncertainty            0.116    -0.422    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.239    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga0/char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X39Y34         FDRE                                         r  vga0/char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/char_reg[7]/Q
                         net (fo=1, routed)           0.156    -0.325    vga0/char[7]
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  vga0/char[7]_i_2/O
                         net (fo=2, routed)           0.000    -0.280    vga0/char[7]_i_2_n_0
    SLICE_X39Y34         FDRE                                         r  vga0/char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X39Y34         FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.241    -0.622    
                         clock uncertainty            0.116    -0.506    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.091    -0.415    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga0/char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    vga0/clk108M
    SLICE_X42Y33         FDRE                                         r  vga0/char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga0/char_reg[5]/Q
                         net (fo=1, routed)           0.163    -0.296    vga0/char[5]
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  vga0/char[5]_i_1/O
                         net (fo=17, routed)          0.000    -0.251    vga0/char[5]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  vga0/char_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X42Y33         FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.116    -0.507    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120    -0.387    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       28.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.311ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.456ns (11.802%)  route 3.408ns (88.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.551    -0.961    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.408     2.903    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    31.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                 28.311    

Slack (MET) :             28.370ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.456ns (11.987%)  route 3.348ns (88.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           3.348     2.844    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    31.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                 28.370    

Slack (MET) :             28.384ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.456ns (12.030%)  route 3.335ns (87.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.551    -0.961    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.335     2.830    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    31.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                 28.384    

Slack (MET) :             28.426ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.518ns (13.267%)  route 3.386ns (86.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.566    -0.946    clk_cpu
    SLICE_X38Y49         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           3.386     2.959    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    31.385    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.385    
                         arrival time                          -2.959    
  -------------------------------------------------------------------
                         slack                                 28.426    

Slack (MET) :             28.507ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.456ns (12.445%)  route 3.208ns (87.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.555    -0.957    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           3.208     2.707    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    31.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                 28.507    

Slack (MET) :             28.577ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.456ns (12.678%)  route 3.141ns (87.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.141     2.637    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    31.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                 28.577    

Slack (MET) :             28.657ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.954%)  route 3.064ns (87.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           3.064     2.560    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    31.832    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    32.230    
                         clock uncertainty           -0.276    31.954    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    31.217    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         31.217    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                 28.657    

Slack (MET) :             28.682ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.316%)  route 3.207ns (84.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.554    -0.958    clk_cpu
    SLICE_X41Y53         FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           2.007     1.505    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X44Y45         LUT4 (Prop_lut4_I2_O)        0.124     1.629 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.200     2.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    31.832    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    32.230    
                         clock uncertainty           -0.276    31.954    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    31.511    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         31.511    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 28.682    

Slack (MET) :             28.782ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.456ns (13.454%)  route 2.933ns (86.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.555    -0.957    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           2.933     2.432    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    31.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 28.782    

Slack (MET) :             28.792ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.456ns (13.470%)  route 2.929ns (86.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.929     2.425    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    31.832    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    32.230    
                         clock uncertainty           -0.276    31.954    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    31.217    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         31.217    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                 28.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.164%)  route 0.653ns (77.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X40Y49         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.653     0.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X45Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.222 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.091     0.066    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.951%)  route 0.870ns (86.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X37Y48         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.870     0.393    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.020    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.141ns (12.463%)  route 0.990ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.562    -0.619    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           0.990     0.512    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.276     0.021    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.317    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.164ns (15.912%)  route 0.867ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X38Y49         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.867     0.413    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.276     0.021    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.204    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.461%)  route 0.723ns (79.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.562    -0.619    clk_cpu
    SLICE_X37Y51         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.723     0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.290 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.290    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092     0.067    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.140%)  route 1.020ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.560    -0.621    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           1.020     0.540    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.276     0.021    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.317    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.488%)  route 0.904ns (86.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X37Y48         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.904     0.428    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.020    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.141ns (12.074%)  route 1.027ns (87.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.560    -0.621    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           1.027     0.546    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.276     0.021    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.317    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.164ns (15.558%)  route 0.890ns (84.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X38Y49         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.890     0.437    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.020    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.141ns (11.987%)  route 1.035ns (88.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.560    -0.621    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           1.035     0.555    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.020    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.316    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.316    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       31.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.977ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.580ns (46.503%)  route 0.667ns (53.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 31.786 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.667     0.179    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.303 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    31.786    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    32.389    
                         clock uncertainty           -0.140    32.249    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.031    32.280    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         32.280    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                 31.977    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.712ns (60.269%)  route 0.469ns (39.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 31.786 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.469    -0.056    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.293     0.237 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.237    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    31.786    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    32.389    
                         clock uncertainty           -0.140    32.249    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.075    32.324    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         32.324    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.138ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 31.786 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.505     0.017    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.141 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.141    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    31.786    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    32.389    
                         clock uncertainty           -0.140    32.249    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.029    32.278    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         32.278    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                 32.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.168    -0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.140    -0.478    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.091    -0.387    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.161    -0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.102    -0.226 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.140    -0.478    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.107    -0.371    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.231    -0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.140    -0.478    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092    -0.386    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       28.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.320ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.456ns (11.802%)  route 3.408ns (88.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.551    -0.961    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.408     2.903    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    31.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.222    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                 28.320    

Slack (MET) :             28.378ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.456ns (11.987%)  route 3.348ns (88.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           3.348     2.844    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    31.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.222    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                 28.378    

Slack (MET) :             28.393ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.456ns (12.030%)  route 3.335ns (87.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.551    -0.961    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.335     2.830    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    31.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.222    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                 28.393    

Slack (MET) :             28.435ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.518ns (13.267%)  route 3.386ns (86.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.566    -0.946    clk_cpu
    SLICE_X38Y49         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           3.386     2.959    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    31.393    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.393    
                         arrival time                          -2.959    
  -------------------------------------------------------------------
                         slack                                 28.435    

Slack (MET) :             28.515ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.456ns (12.445%)  route 3.208ns (87.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.555    -0.957    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           3.208     2.707    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    31.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.222    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                 28.515    

Slack (MET) :             28.586ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.456ns (12.678%)  route 3.141ns (87.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.141     2.637    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    31.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.222    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                 28.586    

Slack (MET) :             28.665ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.954%)  route 3.064ns (87.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           3.064     2.560    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    31.832    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    32.230    
                         clock uncertainty           -0.267    31.962    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    31.225    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         31.225    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                 28.665    

Slack (MET) :             28.690ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.316%)  route 3.207ns (84.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.554    -0.958    clk_cpu
    SLICE_X41Y53         FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           2.007     1.505    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X44Y45         LUT4 (Prop_lut4_I2_O)        0.124     1.629 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.200     2.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    31.832    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    32.230    
                         clock uncertainty           -0.267    31.962    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    31.519    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         31.519    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 28.690    

Slack (MET) :             28.790ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.456ns (13.454%)  route 2.933ns (86.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.555    -0.957    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           2.933     2.432    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    31.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.222    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 28.790    

Slack (MET) :             28.800ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.456ns (13.470%)  route 2.929ns (86.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.929     2.425    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    31.832    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    32.230    
                         clock uncertainty           -0.267    31.962    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    31.225    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         31.225    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                 28.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.164%)  route 0.653ns (77.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X40Y49         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.653     0.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X45Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.222 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.267    -0.033    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.091     0.058    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.951%)  route 0.870ns (86.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X37Y48         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.870     0.393    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.267     0.011    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.194    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.141ns (12.463%)  route 0.990ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.562    -0.619    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           0.990     0.512    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.267     0.012    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.164ns (15.912%)  route 0.867ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X38Y49         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.867     0.413    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.267     0.012    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.195    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.461%)  route 0.723ns (79.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.562    -0.619    clk_cpu
    SLICE_X37Y51         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.723     0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.290 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.290    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.267    -0.033    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092     0.059    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.140%)  route 1.020ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.560    -0.621    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           1.020     0.540    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.267     0.012    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.488%)  route 0.904ns (86.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X37Y48         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.904     0.428    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.267     0.011    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.194    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.141ns (12.074%)  route 1.027ns (87.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.560    -0.621    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           1.027     0.546    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.267     0.012    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.164ns (15.558%)  route 0.890ns (84.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X38Y49         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.890     0.437    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.267     0.011    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.194    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.141ns (11.987%)  route 1.035ns (88.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.560    -0.621    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           1.035     0.555    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.267     0.011    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.307    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        5.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.829ns (38.541%)  route 2.917ns (61.459%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 9.542 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.381 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           1.089     3.470    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X52Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.773 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.773    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.427     9.542    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398     9.941    
                         clock uncertainty           -0.276     9.665    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)        0.077     9.742    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.733ns (38.472%)  route 2.772ns (61.528%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.543 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.545    -0.967    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           1.505     1.056    ram0/ram_addr_reg[16]_1[2]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.730 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.730    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.969 r  ram0/ram_addr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.266     3.236    ram0/ram_addr_reg[8]_i_2_n_5
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.302     3.538 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.538    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.428     9.543    ram0/CLK
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.398     9.942    
                         clock uncertainty           -0.276     9.666    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)        0.079     9.745    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.713ns (38.815%)  route 2.700ns (61.186%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 9.546 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.269 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.873     3.141    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.299     3.440 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.440    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.431     9.546    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398     9.945    
                         clock uncertainty           -0.276     9.669    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.077     9.746    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.733ns (39.827%)  route 2.618ns (60.173%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 9.546 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.286 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.791     3.076    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.302     3.378 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.378    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.431     9.546    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398     9.945    
                         clock uncertainty           -0.276     9.669    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.081     9.750    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.811ns (42.312%)  route 2.469ns (57.688%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 9.546 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.360 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.641     3.001    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.306     3.307 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.307    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.431     9.546    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398     9.945    
                         clock uncertainty           -0.276     9.669    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.079     9.748    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.748    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.829ns (42.811%)  route 2.443ns (57.189%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.543 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.545    -0.967    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           1.505     1.056    ram0/ram_addr_reg[16]_1[2]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.730 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.730    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.064 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.938     3.002    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.303     3.305 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.305    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.428     9.543    ram0/CLK
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398     9.942    
                         clock uncertainty           -0.276     9.666    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)        0.081     9.747    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.588ns (37.861%)  route 2.606ns (62.139%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 9.541 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.545    -0.967    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           1.505     1.056    ram0/ram_addr_reg[16]_1[2]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.820 r  ram0/ram_addr_reg[4]_i_2/O[3]
                         net (fo=1, routed)           1.101     2.921    ram0/ram_addr_reg[4]_i_2_n_4
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.306     3.227 r  ram0/ram_addr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.227    ram0/ram_addr[4]_i_1__0_n_0
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.426     9.541    ram0/CLK
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[4]/C
                         clock pessimism              0.398     9.940    
                         clock uncertainty           -0.276     9.664    
    SLICE_X48Y76         FDRE (Setup_fdre_C_D)        0.029     9.693    ram0/ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.662ns (39.479%)  route 2.548ns (60.521%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.545 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.541    -0.971    clk_cpu
    SLICE_X50Y73         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=3, routed)           1.783     1.330    ram0/ram_addr_reg[16]_1[8]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.855 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.855    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.168 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.765     2.933    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X52Y78         LUT4 (Prop_lut4_I2_O)        0.306     3.239 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.239    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.430     9.545    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398     9.944    
                         clock uncertainty           -0.276     9.668    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.081     9.749    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.584ns (38.069%)  route 2.577ns (61.931%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.545 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.541    -0.971    clk_cpu
    SLICE_X50Y73         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=3, routed)           1.783     1.330    ram0/ram_addr_reg[16]_1[8]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.855 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.855    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.094 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.794     2.888    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X52Y78         LUT4 (Prop_lut4_I2_O)        0.302     3.190 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.190    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.430     9.545    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398     9.944    
                         clock uncertainty           -0.276     9.668    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.077     9.745    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.564ns (39.046%)  route 2.442ns (60.954%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.545 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.541    -0.971    clk_cpu
    SLICE_X50Y73         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=3, routed)           1.783     1.330    ram0/ram_addr_reg[16]_1[8]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.855 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.855    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.077 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.658     2.736    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X52Y78         LUT4 (Prop_lut4_I2_O)        0.299     3.035 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.035    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.430     9.545    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398     9.944    
                         clock uncertainty           -0.276     9.668    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.079     9.747    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  6.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 flags1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.978%)  route 0.660ns (78.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X51Y73         FDRE                                         r  flags1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  flags1_reg[3]/Q
                         net (fo=2, routed)           0.660     0.172    ram0/flags1_reg[15][3]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.045     0.217 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.217    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.818    -0.871    ram0/CLK
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.276    -0.040    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.091     0.051    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.809%)  route 0.669ns (76.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X54Y73         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  ram_addr_reg[1]/Q
                         net (fo=4, routed)           0.669     0.204    ram0/ram_addr_reg[16]_1[1]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.249 r  ram0/ram_addr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.249    ram0/ram_addr[1]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[1]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.121     0.082    ram0/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.209ns (23.211%)  route 0.691ns (76.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X52Y71         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[13]/Q
                         net (fo=3, routed)           0.691     0.228    ram0/ram_addr_reg[16]_1[13]
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.273 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.273    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.823    -0.866    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.120     0.085    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.541%)  route 0.719ns (79.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    clk_cpu
    SLICE_X55Y75         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram_addr_reg[9]/Q
                         net (fo=3, routed)           0.719     0.230    ram0/ram_addr_reg[16]_1[9]
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.045     0.275 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.275    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.822    -0.867    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.121     0.085    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.468%)  route 0.723ns (79.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X55Y73         FDRE                                         r  ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram_addr_reg[7]/Q
                         net (fo=3, routed)           0.723     0.234    ram0/ram_addr_reg[16]_1[7]
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.045     0.279 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.279    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.821    -0.868    ram0/CLK
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X52Y77         FDRE (Hold_fdre_C_D)         0.121     0.084    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.215%)  route 0.734ns (79.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X55Y76         FDRE                                         r  ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram_addr_reg[16]/Q
                         net (fo=3, routed)           0.734     0.246    ram0/ram_addr_reg[16]_1[16]
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.291 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.291    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.823    -0.866    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.121     0.086    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.860%)  route 0.751ns (80.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X55Y77         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram_addr_reg[15]/Q
                         net (fo=3, routed)           0.751     0.264    ram0/ram_addr_reg[16]_1[15]
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.309 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.823    -0.866    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.121     0.086    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 flags1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.519%)  route 0.720ns (79.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X51Y73         FDRE                                         r  flags1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  flags1_reg[7]/Q
                         net (fo=2, routed)           0.720     0.232    ram0/flags1_reg[15][4]
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.277 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.277    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.276    -0.041    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.092     0.051    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.209ns (22.147%)  route 0.735ns (77.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           0.735     0.271    ram0/ram_addr_reg[16]_1[2]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.316 r  ram0/ram_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.316    ram0/ram_addr[2]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.121     0.082    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.630%)  route 0.762ns (80.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X55Y76         FDRE                                         r  ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram_addr_reg[14]/Q
                         net (fo=3, routed)           0.762     0.273    ram0/ram_addr_reg[16]_1[14]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.318 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.120     0.081    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 0.456ns (5.413%)  route 7.968ns (94.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 9.591 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[5]/Q
                         net (fo=32, routed)          7.968     7.450    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.475     9.591    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.081    
                         clock uncertainty           -0.119     9.963    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     9.226    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 0.642ns (7.464%)  route 7.959ns (92.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 9.586 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.541    -0.971    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram0/ram_addr_reg[14]/Q
                         net (fo=33, routed)          7.603     7.150    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.274 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           0.355     7.630    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.470     9.586    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.076    
                         clock uncertainty           -0.119     9.958    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.515    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.515    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 0.642ns (7.518%)  route 7.898ns (92.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 9.591 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.541    -0.971    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  ram0/ram_addr_reg[14]/Q
                         net (fo=33, routed)          7.359     6.906    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.030 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           0.538     7.569    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.475     9.591    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.081    
                         clock uncertainty           -0.119     9.963    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.520    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.520    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 0.456ns (5.563%)  route 7.741ns (94.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 9.591 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X49Y74         FDRE                                         r  ram0/ram_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[1]/Q
                         net (fo=32, routed)          7.741     7.224    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.475     9.591    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.081    
                         clock uncertainty           -0.119     9.963    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     9.226    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 0.642ns (7.636%)  route 7.766ns (92.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 9.583 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.541    -0.971    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  ram0/ram_addr_reg[14]/Q
                         net (fo=33, routed)          7.423     6.971    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.095 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30/O
                         net (fo=1, routed)           0.343     7.437    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.467     9.583    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.073    
                         clock uncertainty           -0.119     9.955    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.512    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 0.456ns (5.765%)  route 7.453ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 9.586 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[5]/Q
                         net (fo=32, routed)          7.453     6.935    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.470     9.586    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.076    
                         clock uncertainty           -0.119     9.958    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     9.221    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 0.456ns (5.799%)  route 7.407ns (94.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 9.586 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X49Y74         FDRE                                         r  ram0/ram_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[1]/Q
                         net (fo=32, routed)          7.407     6.889    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.470     9.586    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.076    
                         clock uncertainty           -0.119     9.958    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     9.221    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 3.089ns (37.195%)  route 5.216ns (62.805%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 9.553 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.605    -0.907    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.547 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.159     3.706    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.830 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.830    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.214     4.044 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4/O
                         net (fo=1, routed)           2.248     6.292    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.297     6.589 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.809     7.398    ram0/douta[2]
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.438     9.553    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
                         clock pessimism              0.484    10.037    
                         clock uncertainty           -0.119     9.918    
    SLICE_X45Y54         FDRE (Setup_fdre_C_D)       -0.105     9.813    ram0/dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 3.123ns (37.668%)  route 5.168ns (62.332%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 9.553 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.605    -0.907    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.547 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.931     3.478    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.602 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.602    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_12_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.247     3.849 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.410     6.259    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.298     6.557 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           0.827     7.384    ram0/douta[4]
    SLICE_X44Y54         FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.438     9.553    ram0/CLK
    SLICE_X44Y54         FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    10.037    
                         clock uncertainty           -0.119     9.918    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)       -0.105     9.813    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 3.089ns (37.373%)  route 5.176ns (62.627%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 9.553 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.605    -0.907    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.547 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.879     3.426    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.550 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.550    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_n_0
    SLICE_X8Y30          MUXF7 (Prop_muxf7_I1_O)      0.214     3.764 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4/O
                         net (fo=1, routed)           2.372     6.136    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.297     6.433 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.925     7.358    ram0/douta[0]
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.438     9.553    ram0/CLK
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/C
                         clock pessimism              0.484    10.037    
                         clock uncertainty           -0.119     9.918    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)       -0.101     9.817    ram0/dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  2.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.306%)  route 0.157ns (52.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[5]/Q
                         net (fo=25, routed)          0.157    -0.329    ram0/FSM_onehot_state_reg_n_0_[5]
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.822    -0.868    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.119    -0.509    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.070    -0.439    ram0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.502%)  route 0.354ns (71.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.552    -0.629    ram0/CLK
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram0/ram_addr_reg[4]/Q
                         net (fo=32, routed)          0.354    -0.135    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.867    -0.822    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.548    
                         clock uncertainty            0.119    -0.429    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.246    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.198%)  route 0.359ns (71.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.552    -0.629    ram0/CLK
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram0/ram_addr_reg[0]/Q
                         net (fo=32, routed)          0.359    -0.129    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.867    -0.822    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.548    
                         clock uncertainty            0.119    -0.429    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.246    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.507%)  route 0.155ns (45.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.551    -0.630    ram0/CLK
    SLICE_X49Y75         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.155    -0.334    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.045    -0.289 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.255    -0.617    
                         clock uncertainty            0.119    -0.499    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.092    -0.407    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.667%)  route 0.154ns (45.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.551    -0.630    ram0/CLK
    SLICE_X49Y75         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.154    -0.335    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y75         LUT2 (Prop_lut2_I0_O)        0.045    -0.290 r  ram0/ram_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ram0/ram_dat_in[5]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
                         clock pessimism              0.255    -0.617    
                         clock uncertainty            0.119    -0.499    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.091    -0.408    ram0/ram_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.184%)  route 0.157ns (45.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.157    -0.329    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X48Y73         LUT4 (Prop_lut4_I3_O)        0.045    -0.284 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.818    -0.871    ram0/CLK
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.119    -0.498    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.092    -0.406    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.026%)  route 0.158ns (45.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.158    -0.328    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X48Y73         LUT4 (Prop_lut4_I3_O)        0.045    -0.283 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.818    -0.871    ram0/CLK
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.119    -0.498    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.091    -0.407    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.316    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.822    -0.868    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.119    -0.509    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.066    -0.443    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X43Y52         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[8]
    SLICE_X43Y52         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[8]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X43Y52         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.119    -0.501    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.091    -0.410    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X47Y54         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[13]
    SLICE_X47Y54         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[13]_i_1_n_0
    SLICE_X47Y54         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.831    -0.858    ram0/CLK
    SLICE_X47Y54         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.119    -0.501    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.091    -0.410    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        5.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.829ns (38.541%)  route 2.917ns (61.459%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 9.542 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.381 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           1.089     3.470    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X52Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.773 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.773    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.427     9.542    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398     9.941    
                         clock uncertainty           -0.267     9.673    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)        0.077     9.750    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.733ns (38.472%)  route 2.772ns (61.528%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.543 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.545    -0.967    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           1.505     1.056    ram0/ram_addr_reg[16]_1[2]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.730 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.730    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.969 r  ram0/ram_addr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.266     3.236    ram0/ram_addr_reg[8]_i_2_n_5
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.302     3.538 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.538    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.428     9.543    ram0/CLK
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.398     9.942    
                         clock uncertainty           -0.267     9.674    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)        0.079     9.753    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.753    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.713ns (38.815%)  route 2.700ns (61.186%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 9.546 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.269 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.873     3.141    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.299     3.440 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.440    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.431     9.546    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398     9.945    
                         clock uncertainty           -0.267     9.677    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.077     9.754    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.733ns (39.827%)  route 2.618ns (60.173%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 9.546 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.286 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.791     3.076    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.302     3.378 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.378    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.431     9.546    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398     9.945    
                         clock uncertainty           -0.267     9.677    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.081     9.758    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.811ns (42.312%)  route 2.469ns (57.688%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 9.546 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.360 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.641     3.001    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.306     3.307 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.307    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.431     9.546    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398     9.945    
                         clock uncertainty           -0.267     9.677    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.079     9.756    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.756    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.829ns (42.811%)  route 2.443ns (57.189%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.543 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.545    -0.967    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           1.505     1.056    ram0/ram_addr_reg[16]_1[2]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.730 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.730    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.064 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.938     3.002    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.303     3.305 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.305    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.428     9.543    ram0/CLK
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398     9.942    
                         clock uncertainty           -0.267     9.674    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)        0.081     9.755    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.588ns (37.861%)  route 2.606ns (62.139%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 9.541 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.545    -0.967    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           1.505     1.056    ram0/ram_addr_reg[16]_1[2]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.820 r  ram0/ram_addr_reg[4]_i_2/O[3]
                         net (fo=1, routed)           1.101     2.921    ram0/ram_addr_reg[4]_i_2_n_4
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.306     3.227 r  ram0/ram_addr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.227    ram0/ram_addr[4]_i_1__0_n_0
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.426     9.541    ram0/CLK
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[4]/C
                         clock pessimism              0.398     9.940    
                         clock uncertainty           -0.267     9.672    
    SLICE_X48Y76         FDRE (Setup_fdre_C_D)        0.029     9.701    ram0/ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.701    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.662ns (39.479%)  route 2.548ns (60.521%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.545 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.541    -0.971    clk_cpu
    SLICE_X50Y73         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=3, routed)           1.783     1.330    ram0/ram_addr_reg[16]_1[8]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.855 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.855    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.168 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.765     2.933    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X52Y78         LUT4 (Prop_lut4_I2_O)        0.306     3.239 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.239    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.430     9.545    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398     9.944    
                         clock uncertainty           -0.267     9.676    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.081     9.757    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.584ns (38.069%)  route 2.577ns (61.931%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.545 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.541    -0.971    clk_cpu
    SLICE_X50Y73         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=3, routed)           1.783     1.330    ram0/ram_addr_reg[16]_1[8]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.855 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.855    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.094 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.794     2.888    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X52Y78         LUT4 (Prop_lut4_I2_O)        0.302     3.190 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.190    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.430     9.545    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398     9.944    
                         clock uncertainty           -0.267     9.676    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.077     9.753    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.753    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.564ns (39.046%)  route 2.442ns (60.954%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.545 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.541    -0.971    clk_cpu
    SLICE_X50Y73         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=3, routed)           1.783     1.330    ram0/ram_addr_reg[16]_1[8]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.855 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.855    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.077 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.658     2.736    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X52Y78         LUT4 (Prop_lut4_I2_O)        0.299     3.035 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.035    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.430     9.545    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398     9.944    
                         clock uncertainty           -0.267     9.676    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.079     9.755    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  6.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 flags1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.978%)  route 0.660ns (78.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X51Y73         FDRE                                         r  flags1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  flags1_reg[3]/Q
                         net (fo=2, routed)           0.660     0.172    ram0/flags1_reg[15][3]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.045     0.217 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.217    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.818    -0.871    ram0/CLK
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.267    -0.048    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.091     0.043    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.809%)  route 0.669ns (76.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X54Y73         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  ram_addr_reg[1]/Q
                         net (fo=4, routed)           0.669     0.204    ram0/ram_addr_reg[16]_1[1]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.249 r  ram0/ram_addr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.249    ram0/ram_addr[1]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[1]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.267    -0.047    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.121     0.074    ram0/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.209ns (23.211%)  route 0.691ns (76.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X52Y71         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[13]/Q
                         net (fo=3, routed)           0.691     0.228    ram0/ram_addr_reg[16]_1[13]
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.273 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.273    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.823    -0.866    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.267    -0.043    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.120     0.077    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.541%)  route 0.719ns (79.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    clk_cpu
    SLICE_X55Y75         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram_addr_reg[9]/Q
                         net (fo=3, routed)           0.719     0.230    ram0/ram_addr_reg[16]_1[9]
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.045     0.275 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.275    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.822    -0.867    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.267    -0.044    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.121     0.077    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.468%)  route 0.723ns (79.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X55Y73         FDRE                                         r  ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram_addr_reg[7]/Q
                         net (fo=3, routed)           0.723     0.234    ram0/ram_addr_reg[16]_1[7]
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.045     0.279 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.279    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.821    -0.868    ram0/CLK
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.267    -0.045    
    SLICE_X52Y77         FDRE (Hold_fdre_C_D)         0.121     0.076    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.215%)  route 0.734ns (79.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X55Y76         FDRE                                         r  ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram_addr_reg[16]/Q
                         net (fo=3, routed)           0.734     0.246    ram0/ram_addr_reg[16]_1[16]
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.291 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.291    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.823    -0.866    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.267    -0.043    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.121     0.078    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.860%)  route 0.751ns (80.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X55Y77         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram_addr_reg[15]/Q
                         net (fo=3, routed)           0.751     0.264    ram0/ram_addr_reg[16]_1[15]
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.309 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.823    -0.866    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.267    -0.043    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.121     0.078    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 flags1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.519%)  route 0.720ns (79.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X51Y73         FDRE                                         r  flags1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  flags1_reg[7]/Q
                         net (fo=2, routed)           0.720     0.232    ram0/flags1_reg[15][4]
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.277 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.277    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.267    -0.049    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.092     0.043    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.209ns (22.147%)  route 0.735ns (77.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           0.735     0.271    ram0/ram_addr_reg[16]_1[2]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.316 r  ram0/ram_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.316    ram0/ram_addr[2]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.267    -0.047    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.121     0.074    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.630%)  route 0.762ns (80.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X55Y76         FDRE                                         r  ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram_addr_reg[14]/Q
                         net (fo=3, routed)           0.762     0.273    ram0/ram_addr_reg[16]_1[14]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.318 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.267    -0.047    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.120     0.073    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       24.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.983ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        7.844ns  (logic 2.950ns (37.609%)  route 4.894ns (62.391%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 65.104 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.315    36.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    36.324 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.357    37.681    douta[2]
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    37.805 r  fb_a_dat_in[2]_i_8/O
                         net (fo=1, routed)           1.335    39.140    fb_a_dat_in[2]_i_8_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.124    39.264 f  fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.887    40.151    ram0/state_reg[0]_6
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    40.275 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    40.275    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.433    65.104    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    65.502    
                         clock uncertainty           -0.276    65.226    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.032    65.258    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         65.258    
                         arrival time                         -40.275    
  -------------------------------------------------------------------
                         slack                                 24.983    

Slack (MET) :             25.636ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        7.239ns  (logic 2.950ns (40.754%)  route 4.289ns (59.246%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 65.103 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.142    36.027    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    36.151 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.418    37.569    douta[0]
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.124    37.693 f  fb_a_dat_in[0]_i_25/O
                         net (fo=1, routed)           0.932    38.625    fb_a_dat_in[0]_i_25_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124    38.749 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.797    39.546    keyboard0/state_reg[1]_10
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124    39.670 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    39.670    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.432    65.103    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    65.501    
                         clock uncertainty           -0.276    65.225    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081    65.306    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         65.306    
                         arrival time                         -39.670    
  -------------------------------------------------------------------
                         slack                                 25.636    

Slack (MET) :             25.803ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        7.021ns  (logic 2.826ns (40.250%)  route 4.195ns (59.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 65.105 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 32.434 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    32.434    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    34.888 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.104    35.993    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    36.117 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.922    38.039    douta[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    38.163 f  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           1.169    39.331    ram0/state_reg[0]_4
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124    39.455 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    39.455    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.434    65.105    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    65.503    
                         clock uncertainty           -0.276    65.227    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    65.258    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         65.258    
                         arrival time                         -39.455    
  -------------------------------------------------------------------
                         slack                                 25.803    

Slack (MET) :             26.283ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        6.540ns  (logic 2.950ns (45.107%)  route 3.590ns (54.893%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 32.434 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    32.434    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    34.888 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=1, routed)           1.295    36.183    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    36.307 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.333    37.640    douta[6]
    SLICE_X42Y61         LUT6 (Prop_lut6_I3_O)        0.124    37.764 f  fb_a_dat_in[6]_i_30/O
                         net (fo=1, routed)           0.161    37.924    fb_a_dat_in[6]_i_30_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    38.048 r  fb_a_dat_in[6]_i_7/O
                         net (fo=1, routed)           0.802    38.850    keyboard0/state_reg[1]_11
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    38.974 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    38.974    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.276    65.228    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.029    65.257    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         65.257    
                         arrival time                         -38.974    
  -------------------------------------------------------------------
                         slack                                 26.283    

Slack (MET) :             26.451ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        6.373ns  (logic 2.826ns (44.342%)  route 3.547ns (55.658%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 32.435 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.614    32.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    34.889 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.448    36.337    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    36.461 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.251    37.712    douta[5]
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    37.836 f  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.849    38.684    keyboard0/state_reg[0]_11
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    38.808 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    38.808    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.276    65.228    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.259    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         65.259    
                         arrival time                         -38.808    
  -------------------------------------------------------------------
                         slack                                 26.451    

Slack (MET) :             27.005ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        5.819ns  (logic 2.826ns (48.569%)  route 2.993ns (51.431%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 32.435 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.614    32.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    34.889 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.221    36.111    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    36.235 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.367    37.602    douta[4]
    SLICE_X47Y62         LUT5 (Prop_lut5_I2_O)        0.124    37.726 f  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.404    38.130    ram0/state_reg[0]_10
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    38.254 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    38.254    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.276    65.228    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.259    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         65.259    
                         arrival time                         -38.254    
  -------------------------------------------------------------------
                         slack                                 27.005    

Slack (MET) :             27.009ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        5.822ns  (logic 2.826ns (48.543%)  route 2.996ns (51.457%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.334    36.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    36.343 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.006    37.349    douta[3]
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    37.473 f  fb_a_dat_in[3]_i_2/O
                         net (fo=1, routed)           0.656    38.129    ram0/state_reg[0]_8
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.253 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    38.253    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    65.507    
                         clock uncertainty           -0.276    65.231    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.031    65.262    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         65.262    
                         arrival time                         -38.253    
  -------------------------------------------------------------------
                         slack                                 27.009    

Slack (MET) :             27.790ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        5.039ns  (logic 2.702ns (53.624%)  route 2.337ns (46.375%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.392    36.277    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[7]
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.401 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.945    37.346    douta[7]
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124    37.470 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    37.470    fb_a_dat_in[7]_i_2_n_0
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    65.507    
                         clock uncertainty           -0.276    65.231    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.029    65.260    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         65.260    
                         arrival time                         -37.470    
  -------------------------------------------------------------------
                         slack                                 27.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.231ns (26.607%)  route 0.637ns (73.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.276    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.361     0.206    douta[7]
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.251    fb_a_dat_in[7]_i_2_n_0
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.091     0.064    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.276ns (28.053%)  route 0.708ns (71.947%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.119    -0.357    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X46Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.312 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.369     0.057    douta[3]
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.102 f  fb_a_dat_in[3]_i_2/O
                         net (fo=1, routed)           0.220     0.321    ram0/state_reg[0]_8
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.366    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.092     0.065    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.276ns (20.300%)  route 1.084ns (79.700%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.359    -0.117    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.072 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.425     0.352    douta[5]
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.397 f  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.300     0.697    keyboard0/state_reg[0]_11
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.742 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.742    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.830    -0.860    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X47Y61         FDRE (Hold_fdre_C_D)         0.092     0.063    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.276ns (20.004%)  route 1.104ns (79.996%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.441    -0.036    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.009 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.527     0.536    douta[4]
    SLICE_X47Y62         LUT5 (Prop_lut5_I2_O)        0.045     0.581 f  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.136     0.717    ram0/state_reg[0]_10
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.762 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.762    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.830    -0.860    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X47Y61         FDRE (Hold_fdre_C_D)         0.092     0.063    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.362ns (24.070%)  route 1.142ns (75.930%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.302    -0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X47Y41         LUT6 (Prop_lut6_I3_O)        0.099    -0.089 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.511     0.422    douta[6]
    SLICE_X42Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.467 f  fb_a_dat_in[6]_i_30/O
                         net (fo=1, routed)           0.054     0.521    fb_a_dat_in[6]_i_30_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.566 r  fb_a_dat_in[6]_i_7/O
                         net (fo=1, routed)           0.276     0.842    keyboard0/state_reg[1]_11
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.887    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.830    -0.860    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X44Y61         FDRE (Hold_fdre_C_D)         0.091     0.062    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.321ns (17.912%)  route 1.471ns (82.088%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.343    -0.133    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.088 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.539     0.451    douta[0]
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.496 f  fb_a_dat_in[0]_i_25/O
                         net (fo=1, routed)           0.325     0.821    fb_a_dat_in[0]_i_25_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.866 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.264     1.130    keyboard0/state_reg[1]_10
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.175 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.175    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.827    -0.862    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X38Y61         FDRE (Hold_fdre_C_D)         0.121     0.090    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.276ns (14.929%)  route 1.573ns (85.071%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.318    -0.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.113 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.854     0.741    douta[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.786 f  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           0.401     1.186    ram0/state_reg[0]_4
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.231 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.231    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.829    -0.861    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.092     0.062    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.321ns (15.970%)  route 1.689ns (84.030%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.321    -0.155    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.110 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.511     0.401    douta[2]
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.446 r  fb_a_dat_in[2]_i_8/O
                         net (fo=1, routed)           0.503     0.948    fb_a_dat_in[2]_i_8_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.993 f  fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.354     1.348    ram0/state_reg[0]_6
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.393 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.393    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.828    -0.861    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092     0.062    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  1.331    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            7  Failing Endpoints,  Worst Slack       -6.402ns,  Total Violation      -36.967ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.402ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        17.065ns  (logic 8.042ns (47.125%)  route 9.023ns (52.875%))
  Logic Levels:           27  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 f  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.497    67.386    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.313    67.700 r  fb_a_dat_in[6]_i_93/O
                         net (fo=2, routed)           0.314    68.014    fb_a_dat_in[6]_i_93_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I4_O)        0.124    68.138 r  fb_a_dat_in[3]_i_142/O
                         net (fo=1, routed)           0.415    68.553    ram0/op3_reg[15]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    68.677 r  ram0/fb_a_dat_in[3]_i_117/O
                         net (fo=1, routed)           0.575    69.252    ram0/fb_a_dat_in[3]_i_117_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    69.376 r  ram0/fb_a_dat_in[3]_i_95/O
                         net (fo=1, routed)           0.490    69.866    ram0/fb_a_dat_in[3]_i_95_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    69.990 r  ram0/fb_a_dat_in[3]_i_57/O
                         net (fo=1, routed)           0.469    70.459    ram0/fb_a_dat_in[3]_i_57_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    70.583 r  ram0/fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.151    70.734    ram0/fb_a_dat_in[3]_i_26_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    70.858 r  ram0/fb_a_dat_in[3]_i_10/O
                         net (fo=1, routed)           0.154    71.012    ram0/fb_a_dat_in[3]_i_10_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    71.136 r  ram0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.404    71.540    ram0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124    71.664 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    71.664    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    65.507    
                         clock uncertainty           -0.276    65.231    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.031    65.262    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         65.262    
                         arrival time                         -71.664    
  -------------------------------------------------------------------
                         slack                                 -6.402    

Slack (VIOLATED) :        -6.008ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        16.668ns  (logic 8.042ns (48.249%)  route 8.626ns (51.751%))
  Logic Levels:           27  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 65.105 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.475    67.364    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.313    67.677 r  fb_a_dat_in[0]_i_349/O
                         net (fo=2, routed)           0.308    67.985    fb_a_dat_in[0]_i_349_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124    68.109 r  fb_a_dat_in[1]_i_171/O
                         net (fo=1, routed)           0.520    68.629    ram0/cursor_reg[1]_rep__1_3
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    68.753 r  ram0/fb_a_dat_in[1]_i_131/O
                         net (fo=1, routed)           0.287    69.040    ram0/fb_a_dat_in[1]_i_131_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.124    69.164 r  ram0/fb_a_dat_in[1]_i_93/O
                         net (fo=1, routed)           0.263    69.427    ram0/fb_a_dat_in[1]_i_93_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.124    69.551 r  ram0/fb_a_dat_in[1]_i_55/O
                         net (fo=1, routed)           0.151    69.703    ram0/fb_a_dat_in[1]_i_55_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    69.827 r  ram0/fb_a_dat_in[1]_i_26/O
                         net (fo=1, routed)           0.296    70.123    ram0/fb_a_dat_in[1]_i_26_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124    70.247 r  ram0/fb_a_dat_in[1]_i_10/O
                         net (fo=1, routed)           0.291    70.538    ram0/fb_a_dat_in[1]_i_10_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124    70.662 r  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.481    71.142    ram0/fb_a_dat_in[1]_i_4_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124    71.266 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    71.266    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.434    65.105    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    65.503    
                         clock uncertainty           -0.276    65.227    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    65.258    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         65.258    
                         arrival time                         -71.266    
  -------------------------------------------------------------------
                         slack                                 -6.008    

Slack (VIOLATED) :        -5.436ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        16.096ns  (logic 8.042ns (49.964%)  route 8.054ns (50.036%))
  Logic Levels:           27  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 65.104 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 f  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.351    67.240    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.313    67.553 r  fb_a_dat_in[2]_i_273/O
                         net (fo=1, routed)           0.309    67.862    fb_a_dat_in[2]_i_273_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    67.986 r  fb_a_dat_in[2]_i_234/O
                         net (fo=1, routed)           0.291    68.278    ram0/cursor_reg[2]_rep__1_6
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    68.402 r  ram0/fb_a_dat_in[2]_i_180/O
                         net (fo=1, routed)           0.159    68.560    ram0/fb_a_dat_in[2]_i_180_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    68.684 r  ram0/fb_a_dat_in[2]_i_125/O
                         net (fo=1, routed)           0.312    68.996    ram0/fb_a_dat_in[2]_i_125_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124    69.120 r  ram0/fb_a_dat_in[2]_i_85/O
                         net (fo=1, routed)           0.162    69.282    ram0/fb_a_dat_in[2]_i_85_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124    69.406 r  ram0/fb_a_dat_in[2]_i_35/O
                         net (fo=1, routed)           0.171    69.577    ram0/fb_a_dat_in[2]_i_35_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    69.701 r  ram0/fb_a_dat_in[2]_i_13/O
                         net (fo=1, routed)           0.343    70.044    ram0/fb_a_dat_in[2]_i_13_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.124    70.168 f  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.402    70.570    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.124    70.694 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    70.694    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.433    65.104    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    65.502    
                         clock uncertainty           -0.276    65.226    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.032    65.258    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         65.258    
                         arrival time                         -70.694    
  -------------------------------------------------------------------
                         slack                                 -5.436    

Slack (VIOLATED) :        -5.070ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        15.778ns  (logic 7.918ns (50.184%)  route 7.860ns (49.816%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 65.103 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.475    67.364    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.313    67.677 r  fb_a_dat_in[0]_i_349/O
                         net (fo=2, routed)           0.320    67.997    fb_a_dat_in[0]_i_349_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.124    68.121 r  fb_a_dat_in[0]_i_222/O
                         net (fo=1, routed)           0.161    68.282    ram0/op1_reg[4]
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124    68.406 r  ram0/fb_a_dat_in[0]_i_137/O
                         net (fo=1, routed)           0.300    68.707    ram0/fb_a_dat_in[0]_i_137_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I4_O)        0.124    68.831 r  ram0/fb_a_dat_in[0]_i_79/O
                         net (fo=1, routed)           0.291    69.122    ram0/fb_a_dat_in[0]_i_79_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    69.246 r  ram0/fb_a_dat_in[0]_i_40/O
                         net (fo=1, routed)           0.302    69.548    ram0/fb_a_dat_in[0]_i_40_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    69.672 r  ram0/fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.154    69.826    ram0/fb_a_dat_in[0]_i_12_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I2_O)        0.124    69.950 r  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.303    70.253    keyboard0/pc_reg[7]
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    70.377 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    70.377    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.432    65.103    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    65.501    
                         clock uncertainty           -0.276    65.225    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081    65.306    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         65.306    
                         arrival time                         -70.377    
  -------------------------------------------------------------------
                         slack                                 -5.070    

Slack (VIOLATED) :        -4.796ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        15.457ns  (logic 7.670ns (49.622%)  route 7.787ns (50.378%))
  Logic Levels:           24  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.596    67.485    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X45Y61         LUT5 (Prop_lut5_I3_O)        0.313    67.799 r  fb_a_dat_in[5]_i_67/O
                         net (fo=1, routed)           0.548    68.347    fb_a_dat_in[5]_i_67_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    68.471 r  fb_a_dat_in[5]_i_26/O
                         net (fo=1, routed)           0.288    68.759    fb_a_dat_in[5]_i_26_n_0
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    68.883 r  fb_a_dat_in[5]_i_9/O
                         net (fo=2, routed)           0.359    69.242    ram0/cursor_reg[0]_rep__2_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    69.366 r  ram0/fb_a_dat_in[4]_i_10/O
                         net (fo=1, routed)           0.158    69.524    ram0/fb_a_dat_in[4]_i_10_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    69.648 f  ram0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.283    69.931    ram0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    70.055 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    70.055    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.276    65.228    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.259    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         65.259    
                         arrival time                         -70.055    
  -------------------------------------------------------------------
                         slack                                 -4.796    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        15.322ns  (logic 7.546ns (49.248%)  route 7.776ns (50.752%))
  Logic Levels:           23  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.596    67.485    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X45Y61         LUT5 (Prop_lut5_I3_O)        0.313    67.799 r  fb_a_dat_in[5]_i_67/O
                         net (fo=1, routed)           0.548    68.347    fb_a_dat_in[5]_i_67_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    68.471 r  fb_a_dat_in[5]_i_26/O
                         net (fo=1, routed)           0.288    68.759    fb_a_dat_in[5]_i_26_n_0
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    68.883 r  fb_a_dat_in[5]_i_9/O
                         net (fo=2, routed)           0.506    69.389    ram0/cursor_reg[0]_rep__2_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    69.513 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.284    69.797    keyboard0/op1_reg[11]
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    69.921 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    69.921    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.276    65.228    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.259    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         65.259    
                         arrival time                         -69.921    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.593ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        15.252ns  (logic 7.546ns (49.477%)  route 7.706ns (50.523%))
  Logic Levels:           23  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 f  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.497    67.386    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.313    67.700 r  fb_a_dat_in[6]_i_93/O
                         net (fo=2, routed)           0.579    68.279    ram0/dat_r_reg[13]_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I4_O)        0.124    68.403 r  ram0/fb_a_dat_in[6]_i_40/O
                         net (fo=1, routed)           0.161    68.564    ram0/fb_a_dat_in[6]_i_40_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.124    68.688 r  ram0/fb_a_dat_in[6]_i_15/O
                         net (fo=1, routed)           0.564    69.252    ram0/fb_a_dat_in[6]_i_15_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.124    69.376 r  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.351    69.726    keyboard0/instruction_raw_reg[3]
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    69.850 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    69.850    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.276    65.228    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.029    65.257    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         65.257    
                         arrival time                         -69.850    
  -------------------------------------------------------------------
                         slack                                 -4.593    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            message_reg[28][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.945ns  (logic 1.076ns (12.029%)  route 7.869ns (87.971%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 65.092 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          3.147    58.202    ram0/op0_reg[15][15]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    58.326 r  ram0/message[35][6]_i_1/O
                         net (fo=6, routed)           1.647    59.973    ram0/message_reg[35][6]
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124    60.097 f  ram0/state[1]_i_5/O
                         net (fo=2, routed)           0.605    60.702    ram0/state_reg[1]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124    60.826 f  ram0/message[1][3]_i_3/O
                         net (fo=1, routed)           0.407    61.233    ram0/message[1][3]_i_3_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    61.357 r  ram0/message[1][3]_i_1/O
                         net (fo=65, routed)          1.049    62.406    ram0/message_reg[15][6]_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124    62.530 r  ram0/message[37][6]_i_1/O
                         net (fo=5, routed)           1.014    63.544    ram0_n_202
    SLICE_X46Y74         FDRE                                         r  message_reg[28][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.421    65.092    clk_cpu
    SLICE_X46Y74         FDRE                                         r  message_reg[28][2]/C
                         clock pessimism              0.398    65.490    
                         clock uncertainty           -0.276    65.214    
    SLICE_X46Y74         FDRE (Setup_fdre_C_R)       -0.524    64.690    message_reg[28][2]
  -------------------------------------------------------------------
                         required time                         64.690    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            message_reg[35][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.945ns  (logic 1.076ns (12.029%)  route 7.869ns (87.971%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 65.092 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          3.147    58.202    ram0/op0_reg[15][15]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    58.326 r  ram0/message[35][6]_i_1/O
                         net (fo=6, routed)           1.647    59.973    ram0/message_reg[35][6]
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124    60.097 f  ram0/state[1]_i_5/O
                         net (fo=2, routed)           0.605    60.702    ram0/state_reg[1]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124    60.826 f  ram0/message[1][3]_i_3/O
                         net (fo=1, routed)           0.407    61.233    ram0/message[1][3]_i_3_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    61.357 r  ram0/message[1][3]_i_1/O
                         net (fo=65, routed)          1.049    62.406    ram0/message_reg[15][6]_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124    62.530 r  ram0/message[37][6]_i_1/O
                         net (fo=5, routed)           1.014    63.544    ram0_n_202
    SLICE_X46Y74         FDRE                                         r  message_reg[35][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.421    65.092    clk_cpu
    SLICE_X46Y74         FDRE                                         r  message_reg[35][6]/C
                         clock pessimism              0.398    65.490    
                         clock uncertainty           -0.276    65.214    
    SLICE_X46Y74         FDRE (Setup_fdre_C_R)       -0.524    64.690    message_reg[35][6]
  -------------------------------------------------------------------
                         required time                         64.690    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            message_reg[37][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.945ns  (logic 1.076ns (12.029%)  route 7.869ns (87.971%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 65.092 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          3.147    58.202    ram0/op0_reg[15][15]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    58.326 r  ram0/message[35][6]_i_1/O
                         net (fo=6, routed)           1.647    59.973    ram0/message_reg[35][6]
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124    60.097 f  ram0/state[1]_i_5/O
                         net (fo=2, routed)           0.605    60.702    ram0/state_reg[1]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124    60.826 f  ram0/message[1][3]_i_3/O
                         net (fo=1, routed)           0.407    61.233    ram0/message[1][3]_i_3_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    61.357 r  ram0/message[1][3]_i_1/O
                         net (fo=65, routed)          1.049    62.406    ram0/message_reg[15][6]_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124    62.530 r  ram0/message[37][6]_i_1/O
                         net (fo=5, routed)           1.014    63.544    ram0_n_202
    SLICE_X46Y74         FDRE                                         r  message_reg[37][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.421    65.092    clk_cpu
    SLICE_X46Y74         FDRE                                         r  message_reg[37][6]/C
                         clock pessimism              0.398    65.490    
                         clock uncertainty           -0.276    65.214    
    SLICE_X46Y74         FDRE (Setup_fdre_C_R)       -0.524    64.690    message_reg[37][6]
  -------------------------------------------------------------------
                         required time                         64.690    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                  1.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            branch_offset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.727%)  route 0.711ns (79.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y55         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[14]/Q
                         net (fo=101, routed)         0.711     0.233    ram0/op0_reg[15][14]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.278 r  ram0/branch_offset[5]_i_1/O
                         net (fo=1, routed)           0.000     0.278    ram0_n_24
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.121     0.094    branch_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.291%)  route 0.731ns (79.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          0.731     0.252    ram0/op0_reg[15][15]
    SLICE_X48Y63         LUT5 (Prop_lut5_I0_O)        0.045     0.297 r  ram0/op3[7]_i_2/O
                         net (fo=1, routed)           0.000     0.297    ram0_n_175
    SLICE_X48Y63         FDRE                                         r  op3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.828    -0.861    clk_cpu
    SLICE_X48Y63         FDRE                                         r  op3_reg[7]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.092     0.062    op3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.973%)  route 0.745ns (80.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[0]/Q
                         net (fo=53, routed)          0.745     0.267    ram0/op0_reg[15][0]
    SLICE_X44Y64         LUT5 (Prop_lut5_I2_O)        0.045     0.312 r  ram0/op3[0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    ram0_n_182
    SLICE_X44Y64         FDRE                                         r  op3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.826    -0.863    clk_cpu
    SLICE_X44Y64         FDRE                                         r  op3_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.091     0.059    op3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            branch_offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.748%)  route 0.806ns (81.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y55         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  ram0/dat_r_reg[14]/Q
                         net (fo=101, routed)         0.806     0.328    ram0/op0_reg[15][14]
    SLICE_X46Y53         LUT5 (Prop_lut5_I2_O)        0.045     0.373 r  ram0/branch_offset[13]_i_1/O
                         net (fo=1, routed)           0.000     0.373    ram0_n_22
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[13]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.120     0.093    branch_offset_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            checksum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.141ns (14.914%)  route 0.804ns (85.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X45Y52         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[6]/Q
                         net (fo=67, routed)          0.804     0.327    dat_r[6]
    SLICE_X39Y63         FDRE                                         r  checksum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.824    -0.865    clk_cpu
    SLICE_X39Y63         FDRE                                         r  checksum_reg[6]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.072     0.038    checksum_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.123%)  route 0.787ns (80.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          0.787     0.308    ram0/op0_reg[15][15]
    SLICE_X53Y66         LUT4 (Prop_lut4_I3_O)        0.045     0.353 r  ram0/op0[7]_i_2/O
                         net (fo=1, routed)           0.000     0.353    ram0_n_108
    SLICE_X53Y66         FDRE                                         r  op0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.827    -0.862    clk_cpu
    SLICE_X53Y66         FDRE                                         r  op0_reg[7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.092     0.061    op0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            instruction_raw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.574%)  route 0.826ns (85.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[9]/Q
                         net (fo=76, routed)          0.826     0.348    dat_r[9]
    SLICE_X38Y64         FDRE                                         r  instruction_raw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.824    -0.865    clk_cpu
    SLICE_X38Y64         FDRE                                         r  instruction_raw_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.059     0.025    instruction_raw_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            branch_offset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.189ns (20.645%)  route 0.726ns (79.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[9]/Q
                         net (fo=76, routed)          0.419    -0.060    ram0/op0_reg[15][9]
    SLICE_X37Y57         LUT3 (Prop_lut3_I0_O)        0.048    -0.012 r  ram0/branch_offset[1]_i_1/O
                         net (fo=1, routed)           0.308     0.296    ram0_n_194
    SLICE_X43Y56         FDRE                                         r  branch_offset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.859    clk_cpu
    SLICE_X43Y56         FDRE                                         r  branch_offset_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.276    -0.028    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.001    -0.027    branch_offset_reg[1]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.186ns (18.486%)  route 0.820ns (81.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.820     0.342    ram0/op0_reg[15][8]
    SLICE_X45Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.387 r  ram0/op2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.387    ram0_n_174
    SLICE_X45Y65         FDRE                                         r  op2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.826    -0.864    clk_cpu
    SLICE_X45Y65         FDRE                                         r  op2_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.276    -0.033    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.092     0.059    op2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.472%)  route 0.821ns (81.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[0]/Q
                         net (fo=53, routed)          0.821     0.343    ram0/op0_reg[15][0]
    SLICE_X49Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.388 r  ram0/op0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    ram0_n_101
    SLICE_X49Y69         FDRE                                         r  op0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.823    -0.866    clk_cpu
    SLICE_X49Y69         FDRE                                         r  op0_reg[0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.091     0.056    op0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       24.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.983ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        7.844ns  (logic 2.950ns (37.609%)  route 4.894ns (62.391%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 65.104 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.315    36.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    36.324 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.357    37.681    douta[2]
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    37.805 r  fb_a_dat_in[2]_i_8/O
                         net (fo=1, routed)           1.335    39.140    fb_a_dat_in[2]_i_8_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.124    39.264 f  fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.887    40.151    ram0/state_reg[0]_6
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    40.275 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    40.275    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.433    65.104    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    65.502    
                         clock uncertainty           -0.276    65.226    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.032    65.258    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         65.258    
                         arrival time                         -40.275    
  -------------------------------------------------------------------
                         slack                                 24.983    

Slack (MET) :             25.636ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        7.239ns  (logic 2.950ns (40.754%)  route 4.289ns (59.246%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 65.103 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.142    36.027    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    36.151 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.418    37.569    douta[0]
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.124    37.693 f  fb_a_dat_in[0]_i_25/O
                         net (fo=1, routed)           0.932    38.625    fb_a_dat_in[0]_i_25_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124    38.749 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.797    39.546    keyboard0/state_reg[1]_10
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124    39.670 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    39.670    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.432    65.103    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    65.501    
                         clock uncertainty           -0.276    65.225    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081    65.306    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         65.306    
                         arrival time                         -39.670    
  -------------------------------------------------------------------
                         slack                                 25.636    

Slack (MET) :             25.803ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        7.021ns  (logic 2.826ns (40.250%)  route 4.195ns (59.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 65.105 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 32.434 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    32.434    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    34.888 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.104    35.993    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    36.117 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.922    38.039    douta[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    38.163 f  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           1.169    39.331    ram0/state_reg[0]_4
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124    39.455 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    39.455    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.434    65.105    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    65.503    
                         clock uncertainty           -0.276    65.227    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    65.258    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         65.258    
                         arrival time                         -39.455    
  -------------------------------------------------------------------
                         slack                                 25.803    

Slack (MET) :             26.283ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        6.540ns  (logic 2.950ns (45.107%)  route 3.590ns (54.893%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 32.434 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    32.434    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    34.888 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=1, routed)           1.295    36.183    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    36.307 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.333    37.640    douta[6]
    SLICE_X42Y61         LUT6 (Prop_lut6_I3_O)        0.124    37.764 f  fb_a_dat_in[6]_i_30/O
                         net (fo=1, routed)           0.161    37.924    fb_a_dat_in[6]_i_30_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    38.048 r  fb_a_dat_in[6]_i_7/O
                         net (fo=1, routed)           0.802    38.850    keyboard0/state_reg[1]_11
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    38.974 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    38.974    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.276    65.228    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.029    65.257    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         65.257    
                         arrival time                         -38.974    
  -------------------------------------------------------------------
                         slack                                 26.283    

Slack (MET) :             26.451ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        6.373ns  (logic 2.826ns (44.342%)  route 3.547ns (55.658%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 32.435 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.614    32.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    34.889 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.448    36.337    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    36.461 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.251    37.712    douta[5]
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    37.836 f  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.849    38.684    keyboard0/state_reg[0]_11
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    38.808 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    38.808    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.276    65.228    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.259    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         65.259    
                         arrival time                         -38.808    
  -------------------------------------------------------------------
                         slack                                 26.451    

Slack (MET) :             27.005ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        5.819ns  (logic 2.826ns (48.569%)  route 2.993ns (51.431%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 32.435 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.614    32.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    34.889 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.221    36.111    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    36.235 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.367    37.602    douta[4]
    SLICE_X47Y62         LUT5 (Prop_lut5_I2_O)        0.124    37.726 f  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.404    38.130    ram0/state_reg[0]_10
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    38.254 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    38.254    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.276    65.228    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.259    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         65.259    
                         arrival time                         -38.254    
  -------------------------------------------------------------------
                         slack                                 27.005    

Slack (MET) :             27.009ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        5.822ns  (logic 2.826ns (48.543%)  route 2.996ns (51.457%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.334    36.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    36.343 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.006    37.349    douta[3]
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    37.473 f  fb_a_dat_in[3]_i_2/O
                         net (fo=1, routed)           0.656    38.129    ram0/state_reg[0]_8
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.253 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    38.253    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    65.507    
                         clock uncertainty           -0.276    65.231    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.031    65.262    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         65.262    
                         arrival time                         -38.253    
  -------------------------------------------------------------------
                         slack                                 27.009    

Slack (MET) :             27.790ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        5.039ns  (logic 2.702ns (53.624%)  route 2.337ns (46.375%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.392    36.277    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[7]
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.401 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.945    37.346    douta[7]
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124    37.470 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    37.470    fb_a_dat_in[7]_i_2_n_0
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    65.507    
                         clock uncertainty           -0.276    65.231    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.029    65.260    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         65.260    
                         arrival time                         -37.470    
  -------------------------------------------------------------------
                         slack                                 27.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.231ns (26.607%)  route 0.637ns (73.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.276    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.361     0.206    douta[7]
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.251    fb_a_dat_in[7]_i_2_n_0
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.091     0.064    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.276ns (28.053%)  route 0.708ns (71.947%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.119    -0.357    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X46Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.312 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.369     0.057    douta[3]
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.102 f  fb_a_dat_in[3]_i_2/O
                         net (fo=1, routed)           0.220     0.321    ram0/state_reg[0]_8
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.366    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.092     0.065    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.276ns (20.300%)  route 1.084ns (79.700%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.359    -0.117    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.072 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.425     0.352    douta[5]
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.397 f  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.300     0.697    keyboard0/state_reg[0]_11
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.742 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.742    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.830    -0.860    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X47Y61         FDRE (Hold_fdre_C_D)         0.092     0.063    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.276ns (20.004%)  route 1.104ns (79.996%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.441    -0.036    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.009 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.527     0.536    douta[4]
    SLICE_X47Y62         LUT5 (Prop_lut5_I2_O)        0.045     0.581 f  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.136     0.717    ram0/state_reg[0]_10
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.762 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.762    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.830    -0.860    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X47Y61         FDRE (Hold_fdre_C_D)         0.092     0.063    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.362ns (24.070%)  route 1.142ns (75.930%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.302    -0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X47Y41         LUT6 (Prop_lut6_I3_O)        0.099    -0.089 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.511     0.422    douta[6]
    SLICE_X42Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.467 f  fb_a_dat_in[6]_i_30/O
                         net (fo=1, routed)           0.054     0.521    fb_a_dat_in[6]_i_30_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.566 r  fb_a_dat_in[6]_i_7/O
                         net (fo=1, routed)           0.276     0.842    keyboard0/state_reg[1]_11
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.887    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.830    -0.860    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X44Y61         FDRE (Hold_fdre_C_D)         0.091     0.062    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.321ns (17.912%)  route 1.471ns (82.088%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.343    -0.133    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.088 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.539     0.451    douta[0]
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.496 f  fb_a_dat_in[0]_i_25/O
                         net (fo=1, routed)           0.325     0.821    fb_a_dat_in[0]_i_25_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.866 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.264     1.130    keyboard0/state_reg[1]_10
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.175 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.175    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.827    -0.862    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X38Y61         FDRE (Hold_fdre_C_D)         0.121     0.090    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.276ns (14.929%)  route 1.573ns (85.071%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.318    -0.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.113 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.854     0.741    douta[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.786 f  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           0.401     1.186    ram0/state_reg[0]_4
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.231 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.231    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.829    -0.861    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.092     0.062    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.321ns (15.970%)  route 1.689ns (84.030%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.321    -0.155    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.110 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.511     0.401    douta[2]
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.446 r  fb_a_dat_in[2]_i_8/O
                         net (fo=1, routed)           0.503     0.948    fb_a_dat_in[2]_i_8_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.993 f  fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.354     1.348    ram0/state_reg[0]_6
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.393 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.393    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.828    -0.861    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092     0.062    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  1.331    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            7  Failing Endpoints,  Worst Slack       -6.402ns,  Total Violation      -36.967ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.402ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        17.065ns  (logic 8.042ns (47.125%)  route 9.023ns (52.875%))
  Logic Levels:           27  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 f  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.497    67.386    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.313    67.700 r  fb_a_dat_in[6]_i_93/O
                         net (fo=2, routed)           0.314    68.014    fb_a_dat_in[6]_i_93_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I4_O)        0.124    68.138 r  fb_a_dat_in[3]_i_142/O
                         net (fo=1, routed)           0.415    68.553    ram0/op3_reg[15]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    68.677 r  ram0/fb_a_dat_in[3]_i_117/O
                         net (fo=1, routed)           0.575    69.252    ram0/fb_a_dat_in[3]_i_117_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    69.376 r  ram0/fb_a_dat_in[3]_i_95/O
                         net (fo=1, routed)           0.490    69.866    ram0/fb_a_dat_in[3]_i_95_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    69.990 r  ram0/fb_a_dat_in[3]_i_57/O
                         net (fo=1, routed)           0.469    70.459    ram0/fb_a_dat_in[3]_i_57_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    70.583 r  ram0/fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.151    70.734    ram0/fb_a_dat_in[3]_i_26_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    70.858 r  ram0/fb_a_dat_in[3]_i_10/O
                         net (fo=1, routed)           0.154    71.012    ram0/fb_a_dat_in[3]_i_10_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    71.136 r  ram0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.404    71.540    ram0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124    71.664 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    71.664    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    65.507    
                         clock uncertainty           -0.276    65.231    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.031    65.262    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         65.262    
                         arrival time                         -71.664    
  -------------------------------------------------------------------
                         slack                                 -6.402    

Slack (VIOLATED) :        -6.008ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        16.668ns  (logic 8.042ns (48.249%)  route 8.626ns (51.751%))
  Logic Levels:           27  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 65.105 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.475    67.364    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.313    67.677 r  fb_a_dat_in[0]_i_349/O
                         net (fo=2, routed)           0.308    67.985    fb_a_dat_in[0]_i_349_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124    68.109 r  fb_a_dat_in[1]_i_171/O
                         net (fo=1, routed)           0.520    68.629    ram0/cursor_reg[1]_rep__1_3
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    68.753 r  ram0/fb_a_dat_in[1]_i_131/O
                         net (fo=1, routed)           0.287    69.040    ram0/fb_a_dat_in[1]_i_131_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.124    69.164 r  ram0/fb_a_dat_in[1]_i_93/O
                         net (fo=1, routed)           0.263    69.427    ram0/fb_a_dat_in[1]_i_93_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.124    69.551 r  ram0/fb_a_dat_in[1]_i_55/O
                         net (fo=1, routed)           0.151    69.703    ram0/fb_a_dat_in[1]_i_55_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    69.827 r  ram0/fb_a_dat_in[1]_i_26/O
                         net (fo=1, routed)           0.296    70.123    ram0/fb_a_dat_in[1]_i_26_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124    70.247 r  ram0/fb_a_dat_in[1]_i_10/O
                         net (fo=1, routed)           0.291    70.538    ram0/fb_a_dat_in[1]_i_10_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124    70.662 r  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.481    71.142    ram0/fb_a_dat_in[1]_i_4_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124    71.266 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    71.266    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.434    65.105    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    65.503    
                         clock uncertainty           -0.276    65.227    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    65.258    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         65.258    
                         arrival time                         -71.266    
  -------------------------------------------------------------------
                         slack                                 -6.008    

Slack (VIOLATED) :        -5.436ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        16.096ns  (logic 8.042ns (49.964%)  route 8.054ns (50.036%))
  Logic Levels:           27  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 65.104 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 f  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.351    67.240    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.313    67.553 r  fb_a_dat_in[2]_i_273/O
                         net (fo=1, routed)           0.309    67.862    fb_a_dat_in[2]_i_273_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    67.986 r  fb_a_dat_in[2]_i_234/O
                         net (fo=1, routed)           0.291    68.278    ram0/cursor_reg[2]_rep__1_6
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    68.402 r  ram0/fb_a_dat_in[2]_i_180/O
                         net (fo=1, routed)           0.159    68.560    ram0/fb_a_dat_in[2]_i_180_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    68.684 r  ram0/fb_a_dat_in[2]_i_125/O
                         net (fo=1, routed)           0.312    68.996    ram0/fb_a_dat_in[2]_i_125_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124    69.120 r  ram0/fb_a_dat_in[2]_i_85/O
                         net (fo=1, routed)           0.162    69.282    ram0/fb_a_dat_in[2]_i_85_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124    69.406 r  ram0/fb_a_dat_in[2]_i_35/O
                         net (fo=1, routed)           0.171    69.577    ram0/fb_a_dat_in[2]_i_35_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    69.701 r  ram0/fb_a_dat_in[2]_i_13/O
                         net (fo=1, routed)           0.343    70.044    ram0/fb_a_dat_in[2]_i_13_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.124    70.168 f  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.402    70.570    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.124    70.694 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    70.694    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.433    65.104    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    65.502    
                         clock uncertainty           -0.276    65.226    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.032    65.258    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         65.258    
                         arrival time                         -70.694    
  -------------------------------------------------------------------
                         slack                                 -5.436    

Slack (VIOLATED) :        -5.070ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        15.778ns  (logic 7.918ns (50.184%)  route 7.860ns (49.816%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 65.103 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.475    67.364    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.313    67.677 r  fb_a_dat_in[0]_i_349/O
                         net (fo=2, routed)           0.320    67.997    fb_a_dat_in[0]_i_349_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.124    68.121 r  fb_a_dat_in[0]_i_222/O
                         net (fo=1, routed)           0.161    68.282    ram0/op1_reg[4]
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124    68.406 r  ram0/fb_a_dat_in[0]_i_137/O
                         net (fo=1, routed)           0.300    68.707    ram0/fb_a_dat_in[0]_i_137_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I4_O)        0.124    68.831 r  ram0/fb_a_dat_in[0]_i_79/O
                         net (fo=1, routed)           0.291    69.122    ram0/fb_a_dat_in[0]_i_79_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    69.246 r  ram0/fb_a_dat_in[0]_i_40/O
                         net (fo=1, routed)           0.302    69.548    ram0/fb_a_dat_in[0]_i_40_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    69.672 r  ram0/fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.154    69.826    ram0/fb_a_dat_in[0]_i_12_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I2_O)        0.124    69.950 r  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.303    70.253    keyboard0/pc_reg[7]
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    70.377 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    70.377    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.432    65.103    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    65.501    
                         clock uncertainty           -0.276    65.225    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081    65.306    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         65.306    
                         arrival time                         -70.377    
  -------------------------------------------------------------------
                         slack                                 -5.070    

Slack (VIOLATED) :        -4.796ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        15.457ns  (logic 7.670ns (49.622%)  route 7.787ns (50.378%))
  Logic Levels:           24  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.596    67.485    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X45Y61         LUT5 (Prop_lut5_I3_O)        0.313    67.799 r  fb_a_dat_in[5]_i_67/O
                         net (fo=1, routed)           0.548    68.347    fb_a_dat_in[5]_i_67_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    68.471 r  fb_a_dat_in[5]_i_26/O
                         net (fo=1, routed)           0.288    68.759    fb_a_dat_in[5]_i_26_n_0
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    68.883 r  fb_a_dat_in[5]_i_9/O
                         net (fo=2, routed)           0.359    69.242    ram0/cursor_reg[0]_rep__2_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    69.366 r  ram0/fb_a_dat_in[4]_i_10/O
                         net (fo=1, routed)           0.158    69.524    ram0/fb_a_dat_in[4]_i_10_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    69.648 f  ram0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.283    69.931    ram0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    70.055 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    70.055    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.276    65.228    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.259    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         65.259    
                         arrival time                         -70.055    
  -------------------------------------------------------------------
                         slack                                 -4.796    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        15.322ns  (logic 7.546ns (49.248%)  route 7.776ns (50.752%))
  Logic Levels:           23  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.596    67.485    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X45Y61         LUT5 (Prop_lut5_I3_O)        0.313    67.799 r  fb_a_dat_in[5]_i_67/O
                         net (fo=1, routed)           0.548    68.347    fb_a_dat_in[5]_i_67_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    68.471 r  fb_a_dat_in[5]_i_26/O
                         net (fo=1, routed)           0.288    68.759    fb_a_dat_in[5]_i_26_n_0
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    68.883 r  fb_a_dat_in[5]_i_9/O
                         net (fo=2, routed)           0.506    69.389    ram0/cursor_reg[0]_rep__2_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    69.513 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.284    69.797    keyboard0/op1_reg[11]
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    69.921 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    69.921    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.276    65.228    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.259    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         65.259    
                         arrival time                         -69.921    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.593ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        15.252ns  (logic 7.546ns (49.477%)  route 7.706ns (50.523%))
  Logic Levels:           23  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 f  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.497    67.386    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.313    67.700 r  fb_a_dat_in[6]_i_93/O
                         net (fo=2, routed)           0.579    68.279    ram0/dat_r_reg[13]_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I4_O)        0.124    68.403 r  ram0/fb_a_dat_in[6]_i_40/O
                         net (fo=1, routed)           0.161    68.564    ram0/fb_a_dat_in[6]_i_40_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.124    68.688 r  ram0/fb_a_dat_in[6]_i_15/O
                         net (fo=1, routed)           0.564    69.252    ram0/fb_a_dat_in[6]_i_15_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.124    69.376 r  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.351    69.726    keyboard0/instruction_raw_reg[3]
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    69.850 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    69.850    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.276    65.228    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.029    65.257    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         65.257    
                         arrival time                         -69.850    
  -------------------------------------------------------------------
                         slack                                 -4.593    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            message_reg[28][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.945ns  (logic 1.076ns (12.029%)  route 7.869ns (87.971%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 65.092 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          3.147    58.202    ram0/op0_reg[15][15]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    58.326 r  ram0/message[35][6]_i_1/O
                         net (fo=6, routed)           1.647    59.973    ram0/message_reg[35][6]
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124    60.097 f  ram0/state[1]_i_5/O
                         net (fo=2, routed)           0.605    60.702    ram0/state_reg[1]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124    60.826 f  ram0/message[1][3]_i_3/O
                         net (fo=1, routed)           0.407    61.233    ram0/message[1][3]_i_3_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    61.357 r  ram0/message[1][3]_i_1/O
                         net (fo=65, routed)          1.049    62.406    ram0/message_reg[15][6]_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124    62.530 r  ram0/message[37][6]_i_1/O
                         net (fo=5, routed)           1.014    63.544    ram0_n_202
    SLICE_X46Y74         FDRE                                         r  message_reg[28][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.421    65.092    clk_cpu
    SLICE_X46Y74         FDRE                                         r  message_reg[28][2]/C
                         clock pessimism              0.398    65.490    
                         clock uncertainty           -0.276    65.214    
    SLICE_X46Y74         FDRE (Setup_fdre_C_R)       -0.524    64.690    message_reg[28][2]
  -------------------------------------------------------------------
                         required time                         64.690    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            message_reg[35][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.945ns  (logic 1.076ns (12.029%)  route 7.869ns (87.971%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 65.092 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          3.147    58.202    ram0/op0_reg[15][15]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    58.326 r  ram0/message[35][6]_i_1/O
                         net (fo=6, routed)           1.647    59.973    ram0/message_reg[35][6]
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124    60.097 f  ram0/state[1]_i_5/O
                         net (fo=2, routed)           0.605    60.702    ram0/state_reg[1]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124    60.826 f  ram0/message[1][3]_i_3/O
                         net (fo=1, routed)           0.407    61.233    ram0/message[1][3]_i_3_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    61.357 r  ram0/message[1][3]_i_1/O
                         net (fo=65, routed)          1.049    62.406    ram0/message_reg[15][6]_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124    62.530 r  ram0/message[37][6]_i_1/O
                         net (fo=5, routed)           1.014    63.544    ram0_n_202
    SLICE_X46Y74         FDRE                                         r  message_reg[35][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.421    65.092    clk_cpu
    SLICE_X46Y74         FDRE                                         r  message_reg[35][6]/C
                         clock pessimism              0.398    65.490    
                         clock uncertainty           -0.276    65.214    
    SLICE_X46Y74         FDRE (Setup_fdre_C_R)       -0.524    64.690    message_reg[35][6]
  -------------------------------------------------------------------
                         required time                         64.690    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            message_reg[37][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.945ns  (logic 1.076ns (12.029%)  route 7.869ns (87.971%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 65.092 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          3.147    58.202    ram0/op0_reg[15][15]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    58.326 r  ram0/message[35][6]_i_1/O
                         net (fo=6, routed)           1.647    59.973    ram0/message_reg[35][6]
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124    60.097 f  ram0/state[1]_i_5/O
                         net (fo=2, routed)           0.605    60.702    ram0/state_reg[1]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124    60.826 f  ram0/message[1][3]_i_3/O
                         net (fo=1, routed)           0.407    61.233    ram0/message[1][3]_i_3_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    61.357 r  ram0/message[1][3]_i_1/O
                         net (fo=65, routed)          1.049    62.406    ram0/message_reg[15][6]_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124    62.530 r  ram0/message[37][6]_i_1/O
                         net (fo=5, routed)           1.014    63.544    ram0_n_202
    SLICE_X46Y74         FDRE                                         r  message_reg[37][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.421    65.092    clk_cpu
    SLICE_X46Y74         FDRE                                         r  message_reg[37][6]/C
                         clock pessimism              0.398    65.490    
                         clock uncertainty           -0.276    65.214    
    SLICE_X46Y74         FDRE (Setup_fdre_C_R)       -0.524    64.690    message_reg[37][6]
  -------------------------------------------------------------------
                         required time                         64.690    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                  1.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            branch_offset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.727%)  route 0.711ns (79.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y55         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[14]/Q
                         net (fo=101, routed)         0.711     0.233    ram0/op0_reg[15][14]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.278 r  ram0/branch_offset[5]_i_1/O
                         net (fo=1, routed)           0.000     0.278    ram0_n_24
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.121     0.094    branch_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.291%)  route 0.731ns (79.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          0.731     0.252    ram0/op0_reg[15][15]
    SLICE_X48Y63         LUT5 (Prop_lut5_I0_O)        0.045     0.297 r  ram0/op3[7]_i_2/O
                         net (fo=1, routed)           0.000     0.297    ram0_n_175
    SLICE_X48Y63         FDRE                                         r  op3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.828    -0.861    clk_cpu
    SLICE_X48Y63         FDRE                                         r  op3_reg[7]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.092     0.062    op3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.973%)  route 0.745ns (80.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[0]/Q
                         net (fo=53, routed)          0.745     0.267    ram0/op0_reg[15][0]
    SLICE_X44Y64         LUT5 (Prop_lut5_I2_O)        0.045     0.312 r  ram0/op3[0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    ram0_n_182
    SLICE_X44Y64         FDRE                                         r  op3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.826    -0.863    clk_cpu
    SLICE_X44Y64         FDRE                                         r  op3_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.091     0.059    op3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            branch_offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.748%)  route 0.806ns (81.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y55         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  ram0/dat_r_reg[14]/Q
                         net (fo=101, routed)         0.806     0.328    ram0/op0_reg[15][14]
    SLICE_X46Y53         LUT5 (Prop_lut5_I2_O)        0.045     0.373 r  ram0/branch_offset[13]_i_1/O
                         net (fo=1, routed)           0.000     0.373    ram0_n_22
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[13]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.120     0.093    branch_offset_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            checksum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.141ns (14.914%)  route 0.804ns (85.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X45Y52         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[6]/Q
                         net (fo=67, routed)          0.804     0.327    dat_r[6]
    SLICE_X39Y63         FDRE                                         r  checksum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.824    -0.865    clk_cpu
    SLICE_X39Y63         FDRE                                         r  checksum_reg[6]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.072     0.038    checksum_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.123%)  route 0.787ns (80.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          0.787     0.308    ram0/op0_reg[15][15]
    SLICE_X53Y66         LUT4 (Prop_lut4_I3_O)        0.045     0.353 r  ram0/op0[7]_i_2/O
                         net (fo=1, routed)           0.000     0.353    ram0_n_108
    SLICE_X53Y66         FDRE                                         r  op0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.827    -0.862    clk_cpu
    SLICE_X53Y66         FDRE                                         r  op0_reg[7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.092     0.061    op0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            instruction_raw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.574%)  route 0.826ns (85.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[9]/Q
                         net (fo=76, routed)          0.826     0.348    dat_r[9]
    SLICE_X38Y64         FDRE                                         r  instruction_raw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.824    -0.865    clk_cpu
    SLICE_X38Y64         FDRE                                         r  instruction_raw_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.059     0.025    instruction_raw_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            branch_offset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.189ns (20.645%)  route 0.726ns (79.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[9]/Q
                         net (fo=76, routed)          0.419    -0.060    ram0/op0_reg[15][9]
    SLICE_X37Y57         LUT3 (Prop_lut3_I0_O)        0.048    -0.012 r  ram0/branch_offset[1]_i_1/O
                         net (fo=1, routed)           0.308     0.296    ram0_n_194
    SLICE_X43Y56         FDRE                                         r  branch_offset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.859    clk_cpu
    SLICE_X43Y56         FDRE                                         r  branch_offset_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.276    -0.028    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.001    -0.027    branch_offset_reg[1]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.186ns (18.486%)  route 0.820ns (81.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.820     0.342    ram0/op0_reg[15][8]
    SLICE_X45Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.387 r  ram0/op2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.387    ram0_n_174
    SLICE_X45Y65         FDRE                                         r  op2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.826    -0.864    clk_cpu
    SLICE_X45Y65         FDRE                                         r  op2_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.276    -0.033    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.092     0.059    op2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.472%)  route 0.821ns (81.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[0]/Q
                         net (fo=53, routed)          0.821     0.343    ram0/op0_reg[15][0]
    SLICE_X49Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.388 r  ram0/op0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    ram0_n_101
    SLICE_X49Y69         FDRE                                         r  op0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.823    -0.866    clk_cpu
    SLICE_X49Y69         FDRE                                         r  op0_reg[0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.091     0.056    op0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       33.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.080ns  (required time - arrival time)
  Source:                 length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        33.355ns  (logic 11.015ns (33.024%)  route 22.340ns (66.976%))
  Logic Levels:           37  (CARRY4=16 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.620    -0.892    clk_cpu
    SLICE_X61Y64         FDRE                                         r  length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  length_reg[2]/Q
                         net (fo=38, routed)          2.598     2.162    length_reg_n_0_[2]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.286 r  fb_a_dat_in[3]_i_90/O
                         net (fo=1, routed)           0.000     2.286    fb_a_dat_in[3]_i_90_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.818 r  fb_a_dat_in_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.818    fb_a_dat_in_reg[3]_i_55_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.932 r  fb_a_dat_in_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.932    fb_a_dat_in_reg[1]_i_100_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.245 r  fb_a_dat_in_reg[6]_i_308/O[3]
                         net (fo=22, routed)          1.816     5.061    ascii_i9[13]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.328     5.389 r  fb_a_dat_in[1]_i_202/O
                         net (fo=22, routed)          1.558     6.947    fb_a_dat_in[1]_i_202_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.328     7.275 r  fb_a_dat_in[6]_i_673/O
                         net (fo=1, routed)           0.000     7.275    fb_a_dat_in[6]_i_673_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  fb_a_dat_in_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.000     7.673    fb_a_dat_in_reg[6]_i_570_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.912 r  fb_a_dat_in_reg[6]_i_428/O[2]
                         net (fo=12, routed)          1.006     8.918    fb_a_dat_in_reg[6]_i_428_n_5
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.302     9.220 r  fb_a_dat_in[6]_i_543/O
                         net (fo=1, routed)           0.000     9.220    fb_a_dat_in[6]_i_543_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.800 r  fb_a_dat_in_reg[6]_i_393/O[2]
                         net (fo=1, routed)           0.837    10.636    fb_a_dat_in_reg[6]_i_393_n_5
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.302    10.938 r  fb_a_dat_in[6]_i_431/O
                         net (fo=1, routed)           0.000    10.938    fb_a_dat_in[6]_i_431_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.516 r  fb_a_dat_in_reg[6]_i_311/O[2]
                         net (fo=1, routed)           0.837    12.353    fb_a_dat_in_reg[6]_i_311_n_5
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.301    12.654 r  fb_a_dat_in[6]_i_282/O
                         net (fo=1, routed)           0.000    12.654    fb_a_dat_in[6]_i_282_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.030 r  fb_a_dat_in_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.030    fb_a_dat_in_reg[6]_i_192_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 f  fb_a_dat_in_reg[6]_i_122/O[0]
                         net (fo=10, routed)          1.067    14.316    fb_a_dat_in_reg[6]_i_122_n_7
    SLICE_X57Y61         LUT1 (Prop_lut1_I0_O)        0.295    14.611 r  fb_a_dat_in[6]_i_210/O
                         net (fo=1, routed)           0.000    14.611    fb_a_dat_in[6]_i_210_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    15.147 r  fb_a_dat_in_reg[6]_i_123/CO[2]
                         net (fo=50, routed)          1.410    16.557    fb_a_dat_in_reg[6]_i_123_n_1
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.313    16.870 r  fb_a_dat_in[6]_i_188/O
                         net (fo=1, routed)           0.000    16.870    fb_a_dat_in[6]_i_188_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.250 r  fb_a_dat_in_reg[6]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.250    fb_a_dat_in_reg[6]_i_113_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.479 r  fb_a_dat_in_reg[6]_i_53/CO[2]
                         net (fo=48, routed)          0.785    18.263    fb_a_dat_in_reg[6]_i_53_n_1
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.310    18.573 r  fb_a_dat_in[6]_i_199/O
                         net (fo=21, routed)          1.526    20.099    fb_a_dat_in[6]_i_199_n_0
    SLICE_X51Y60         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  fb_a_dat_in[6]_i_650/O
                         net (fo=1, routed)           0.536    20.760    fb_a_dat_in[6]_i_650_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.164 r  fb_a_dat_in_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.164    fb_a_dat_in_reg[6]_i_545_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.403 r  fb_a_dat_in_reg[6]_i_406/O[2]
                         net (fo=2, routed)           0.655    22.058    fb_a_dat_in_reg[6]_i_406_n_5
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.301    22.359 r  fb_a_dat_in[6]_i_293/O
                         net (fo=2, routed)           0.817    23.176    fb_a_dat_in[6]_i_293_n_0
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.124    23.300 r  fb_a_dat_in[6]_i_297/O
                         net (fo=1, routed)           0.000    23.300    fb_a_dat_in[6]_i_297_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.880 r  fb_a_dat_in_reg[6]_i_200/O[2]
                         net (fo=3, routed)           0.700    24.580    fb_a_dat_in_reg[6]_i_200_n_5
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.302    24.882 r  fb_a_dat_in[6]_i_300/O
                         net (fo=1, routed)           0.379    25.261    fb_a_dat_in[6]_i_300_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.657 r  fb_a_dat_in_reg[6]_i_201/CO[3]
                         net (fo=4, routed)           1.264    26.921    fb_a_dat_in_reg[6]_i_201_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.045 f  fb_a_dat_in[6]_i_121/O
                         net (fo=2, routed)           0.673    27.718    fb_a_dat_in[6]_i_121_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    27.842 f  fb_a_dat_in[6]_i_55/O
                         net (fo=3, routed)           0.825    28.667    fb_a_dat_in[6]_i_55_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    28.791 r  fb_a_dat_in[5]_i_109/O
                         net (fo=1, routed)           1.023    29.814    ram0/cursor_reg[1]_rep__1_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    29.938 r  ram0/fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.600    30.538    ram0/fb_a_dat_in[5]_i_42_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.662 r  ram0/fb_a_dat_in[5]_i_12/O
                         net (fo=2, routed)           0.987    31.649    ram0/fb_a_dat_in[5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124    31.773 r  ram0/fb_a_dat_in[4]_i_10/O
                         net (fo=1, routed)           0.158    31.931    ram0/fb_a_dat_in[4]_i_10_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.055 f  ram0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.283    32.339    ram0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    32.463 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    32.463    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.562    65.668    
                         clock uncertainty           -0.156    65.512    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.543    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         65.543    
                         arrival time                         -32.463    
  -------------------------------------------------------------------
                         slack                                 33.080    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        32.963ns  (logic 11.839ns (35.916%)  route 21.124ns (64.084%))
  Logic Levels:           44  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 65.105 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.449    26.571    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT5 (Prop_lut5_I3_O)        0.324    26.895 r  fb_a_dat_in[1]_i_195/O
                         net (fo=1, routed)           1.189    28.084    fb_a_dat_in[1]_i_195_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.328    28.412 r  fb_a_dat_in[1]_i_167/O
                         net (fo=1, routed)           0.488    28.899    fb_a_dat_in[1]_i_167_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.023 r  fb_a_dat_in[1]_i_130/O
                         net (fo=1, routed)           0.823    29.846    ram0/cursor_reg[2]_rep__0_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    29.970 r  ram0/fb_a_dat_in[1]_i_93/O
                         net (fo=1, routed)           0.263    30.233    ram0/fb_a_dat_in[1]_i_93_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.124    30.357 r  ram0/fb_a_dat_in[1]_i_55/O
                         net (fo=1, routed)           0.151    30.508    ram0/fb_a_dat_in[1]_i_55_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.632 r  ram0/fb_a_dat_in[1]_i_26/O
                         net (fo=1, routed)           0.296    30.928    ram0/fb_a_dat_in[1]_i_26_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124    31.052 r  ram0/fb_a_dat_in[1]_i_10/O
                         net (fo=1, routed)           0.291    31.343    ram0/fb_a_dat_in[1]_i_10_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.467 r  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.481    31.948    ram0/fb_a_dat_in[1]_i_4_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124    32.072 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    32.072    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.434    65.105    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.562    65.667    
                         clock uncertainty           -0.156    65.511    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    65.542    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         65.542    
                         arrival time                         -32.072    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        32.802ns  (logic 10.891ns (33.202%)  route 21.911ns (66.798%))
  Logic Levels:           36  (CARRY4=16 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.620    -0.892    clk_cpu
    SLICE_X61Y64         FDRE                                         r  length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  length_reg[2]/Q
                         net (fo=38, routed)          2.598     2.162    length_reg_n_0_[2]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.286 r  fb_a_dat_in[3]_i_90/O
                         net (fo=1, routed)           0.000     2.286    fb_a_dat_in[3]_i_90_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.818 r  fb_a_dat_in_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.818    fb_a_dat_in_reg[3]_i_55_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.932 r  fb_a_dat_in_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.932    fb_a_dat_in_reg[1]_i_100_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.245 r  fb_a_dat_in_reg[6]_i_308/O[3]
                         net (fo=22, routed)          1.816     5.061    ascii_i9[13]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.328     5.389 r  fb_a_dat_in[1]_i_202/O
                         net (fo=22, routed)          1.558     6.947    fb_a_dat_in[1]_i_202_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.328     7.275 r  fb_a_dat_in[6]_i_673/O
                         net (fo=1, routed)           0.000     7.275    fb_a_dat_in[6]_i_673_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  fb_a_dat_in_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.000     7.673    fb_a_dat_in_reg[6]_i_570_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.912 r  fb_a_dat_in_reg[6]_i_428/O[2]
                         net (fo=12, routed)          1.006     8.918    fb_a_dat_in_reg[6]_i_428_n_5
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.302     9.220 r  fb_a_dat_in[6]_i_543/O
                         net (fo=1, routed)           0.000     9.220    fb_a_dat_in[6]_i_543_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.800 r  fb_a_dat_in_reg[6]_i_393/O[2]
                         net (fo=1, routed)           0.837    10.636    fb_a_dat_in_reg[6]_i_393_n_5
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.302    10.938 r  fb_a_dat_in[6]_i_431/O
                         net (fo=1, routed)           0.000    10.938    fb_a_dat_in[6]_i_431_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.516 r  fb_a_dat_in_reg[6]_i_311/O[2]
                         net (fo=1, routed)           0.837    12.353    fb_a_dat_in_reg[6]_i_311_n_5
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.301    12.654 r  fb_a_dat_in[6]_i_282/O
                         net (fo=1, routed)           0.000    12.654    fb_a_dat_in[6]_i_282_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.030 r  fb_a_dat_in_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.030    fb_a_dat_in_reg[6]_i_192_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 f  fb_a_dat_in_reg[6]_i_122/O[0]
                         net (fo=10, routed)          1.067    14.316    fb_a_dat_in_reg[6]_i_122_n_7
    SLICE_X57Y61         LUT1 (Prop_lut1_I0_O)        0.295    14.611 r  fb_a_dat_in[6]_i_210/O
                         net (fo=1, routed)           0.000    14.611    fb_a_dat_in[6]_i_210_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    15.147 r  fb_a_dat_in_reg[6]_i_123/CO[2]
                         net (fo=50, routed)          1.410    16.557    fb_a_dat_in_reg[6]_i_123_n_1
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.313    16.870 r  fb_a_dat_in[6]_i_188/O
                         net (fo=1, routed)           0.000    16.870    fb_a_dat_in[6]_i_188_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.250 r  fb_a_dat_in_reg[6]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.250    fb_a_dat_in_reg[6]_i_113_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.479 r  fb_a_dat_in_reg[6]_i_53/CO[2]
                         net (fo=48, routed)          0.785    18.263    fb_a_dat_in_reg[6]_i_53_n_1
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.310    18.573 r  fb_a_dat_in[6]_i_199/O
                         net (fo=21, routed)          1.526    20.099    fb_a_dat_in[6]_i_199_n_0
    SLICE_X51Y60         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  fb_a_dat_in[6]_i_650/O
                         net (fo=1, routed)           0.536    20.760    fb_a_dat_in[6]_i_650_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.164 r  fb_a_dat_in_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.164    fb_a_dat_in_reg[6]_i_545_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.403 r  fb_a_dat_in_reg[6]_i_406/O[2]
                         net (fo=2, routed)           0.655    22.058    fb_a_dat_in_reg[6]_i_406_n_5
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.301    22.359 r  fb_a_dat_in[6]_i_293/O
                         net (fo=2, routed)           0.817    23.176    fb_a_dat_in[6]_i_293_n_0
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.124    23.300 r  fb_a_dat_in[6]_i_297/O
                         net (fo=1, routed)           0.000    23.300    fb_a_dat_in[6]_i_297_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.880 r  fb_a_dat_in_reg[6]_i_200/O[2]
                         net (fo=3, routed)           0.700    24.580    fb_a_dat_in_reg[6]_i_200_n_5
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.302    24.882 r  fb_a_dat_in[6]_i_300/O
                         net (fo=1, routed)           0.379    25.261    fb_a_dat_in[6]_i_300_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.657 r  fb_a_dat_in_reg[6]_i_201/CO[3]
                         net (fo=4, routed)           1.264    26.921    fb_a_dat_in_reg[6]_i_201_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.045 f  fb_a_dat_in[6]_i_121/O
                         net (fo=2, routed)           0.673    27.718    fb_a_dat_in[6]_i_121_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    27.842 f  fb_a_dat_in[6]_i_55/O
                         net (fo=3, routed)           0.825    28.667    fb_a_dat_in[6]_i_55_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    28.791 r  fb_a_dat_in[5]_i_109/O
                         net (fo=1, routed)           1.023    29.814    ram0/cursor_reg[1]_rep__1_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    29.938 r  ram0/fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.600    30.538    ram0/fb_a_dat_in[5]_i_42_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.662 r  ram0/fb_a_dat_in[5]_i_12/O
                         net (fo=2, routed)           0.716    31.378    ram0/fb_a_dat_in[5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    31.502 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.284    31.786    keyboard0/op1_reg[11]
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.910 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    31.910    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.562    65.668    
                         clock uncertainty           -0.156    65.512    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.543    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         65.543    
                         arrival time                         -31.910    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.894ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        32.538ns  (logic 11.519ns (35.401%)  route 21.019ns (64.599%))
  Logic Levels:           43  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 65.104 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.844    26.966    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.332    27.298 r  fb_a_dat_in[6]_i_126/O
                         net (fo=2, routed)           1.001    28.298    fb_a_dat_in[6]_i_126_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    28.422 r  fb_a_dat_in[2]_i_179/O
                         net (fo=1, routed)           1.091    29.514    ram0/cursor_reg[1]_rep__1_7
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.638 r  ram0/fb_a_dat_in[2]_i_125/O
                         net (fo=1, routed)           0.312    29.949    ram0/fb_a_dat_in[2]_i_125_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124    30.073 r  ram0/fb_a_dat_in[2]_i_85/O
                         net (fo=1, routed)           0.162    30.235    ram0/fb_a_dat_in[2]_i_85_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124    30.359 r  ram0/fb_a_dat_in[2]_i_35/O
                         net (fo=1, routed)           0.171    30.530    ram0/fb_a_dat_in[2]_i_35_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    30.654 r  ram0/fb_a_dat_in[2]_i_13/O
                         net (fo=1, routed)           0.343    30.997    ram0/fb_a_dat_in[2]_i_13_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.124    31.121 f  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.402    31.524    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.648 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    31.648    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.433    65.104    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.562    65.666    
                         clock uncertainty           -0.156    65.510    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.032    65.542    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         65.542    
                         arrival time                         -31.648    
  -------------------------------------------------------------------
                         slack                                 33.894    

Slack (MET) :             34.096ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        32.340ns  (logic 11.643ns (36.002%)  route 20.697ns (63.998%))
  Logic Levels:           44  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.460    26.582    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT6 (Prop_lut6_I3_O)        0.332    26.914 r  fb_a_dat_in[3]_i_162/O
                         net (fo=1, routed)           0.503    27.416    fb_a_dat_in[3]_i_162_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.124    27.540 r  fb_a_dat_in[3]_i_140/O
                         net (fo=1, routed)           0.736    28.277    fb_a_dat_in[3]_i_140_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    28.401 r  fb_a_dat_in[3]_i_116/O
                         net (fo=1, routed)           0.636    29.037    ram0/store_var_reg[5]
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.161 r  ram0/fb_a_dat_in[3]_i_95/O
                         net (fo=1, routed)           0.490    29.651    ram0/fb_a_dat_in[3]_i_95_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.775 r  ram0/fb_a_dat_in[3]_i_57/O
                         net (fo=1, routed)           0.469    30.244    ram0/fb_a_dat_in[3]_i_57_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    30.368 r  ram0/fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.151    30.519    ram0/fb_a_dat_in[3]_i_26_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    30.643 r  ram0/fb_a_dat_in[3]_i_10/O
                         net (fo=1, routed)           0.154    30.797    ram0/fb_a_dat_in[3]_i_10_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    30.921 r  ram0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.404    31.325    ram0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124    31.449 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    31.449    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.562    65.671    
                         clock uncertainty           -0.156    65.515    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.031    65.546    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         65.546    
                         arrival time                         -31.449    
  -------------------------------------------------------------------
                         slack                                 34.096    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        32.237ns  (logic 11.147ns (34.579%)  route 21.090ns (65.421%))
  Logic Levels:           40  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.844    26.966    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.332    27.298 r  fb_a_dat_in[6]_i_126/O
                         net (fo=2, routed)           0.611    27.909    fb_a_dat_in[6]_i_126_n_0
    SLICE_X53Y57         LUT4 (Prop_lut4_I2_O)        0.124    28.033 f  fb_a_dat_in[6]_i_59/O
                         net (fo=2, routed)           1.205    29.238    fb_a_dat_in[6]_i_59_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I1_O)        0.124    29.362 r  fb_a_dat_in[6]_i_23/O
                         net (fo=1, routed)           0.658    30.021    fb_a_dat_in[6]_i_23_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I5_O)        0.124    30.145 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           1.077    31.222    keyboard0/cursor_reg[1]_rep__1_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.124    31.346 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    31.346    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.562    65.668    
                         clock uncertainty           -0.156    65.512    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.029    65.541    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         65.541    
                         arrival time                         -31.346    
  -------------------------------------------------------------------
                         slack                                 34.195    

Slack (MET) :             34.579ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        31.902ns  (logic 11.395ns (35.719%)  route 20.507ns (64.281%))
  Logic Levels:           42  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 65.103 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.449    26.571    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT4 (Prop_lut4_I0_O)        0.332    26.903 r  fb_a_dat_in[0]_i_243/O
                         net (fo=1, routed)           1.000    27.903    fb_a_dat_in[0]_i_243_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124    28.027 r  fb_a_dat_in[0]_i_146/O
                         net (fo=1, routed)           0.964    28.991    fb_a_dat_in[0]_i_146_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.124    29.115 r  fb_a_dat_in[0]_i_82/O
                         net (fo=1, routed)           0.642    29.757    ram0/cursor_reg[4]_rep_1
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.881 r  ram0/fb_a_dat_in[0]_i_40/O
                         net (fo=1, routed)           0.302    30.182    ram0/fb_a_dat_in[0]_i_40_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    30.306 r  ram0/fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.154    30.460    ram0/fb_a_dat_in[0]_i_12_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I2_O)        0.124    30.584 r  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.303    30.887    keyboard0/pc_reg[7]
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    31.011 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    31.011    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.432    65.103    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.562    65.665    
                         clock uncertainty           -0.156    65.509    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081    65.590    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         65.590    
                         arrival time                         -31.011    
  -------------------------------------------------------------------
                         slack                                 34.579    

Slack (MET) :             37.177ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cursor_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        29.413ns  (logic 9.248ns (31.442%)  route 20.165ns (68.558%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 65.098 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.542    -0.970    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cursor_reg[2]_rep__1/Q
                         net (fo=113, routed)         3.145     2.694    cursor_reg[2]_rep__1_n_0
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.116     2.810 r  fb_a_dat_in[1]_i_74/O
                         net (fo=4, routed)           1.924     4.733    fb_a_dat_in[1]_i_74_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.328     5.061 r  cursor[13]_i_150/O
                         net (fo=1, routed)           0.000     5.061    cursor[13]_i_150_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.459 r  cursor_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     5.459    cursor_reg[13]_i_142_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  cursor_reg[13]_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.573    cursor_reg[13]_i_131_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.907 r  cursor_reg[13]_i_117/O[1]
                         net (fo=2, routed)           0.727     6.634    cursor_reg[13]_i_117_n_6
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.303     6.937 r  cursor[13]_i_129/O
                         net (fo=1, routed)           0.000     6.937    cursor[13]_i_129_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.164 r  cursor_reg[13]_i_116/O[1]
                         net (fo=1, routed)           0.791     7.955    cursor_reg[13]_i_116_n_6
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.258 r  cursor[13]_i_101/O
                         net (fo=1, routed)           0.000     8.258    cursor[13]_i_101_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.659 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.659    cursor_reg[13]_i_81_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 r  cursor_reg[13]_i_82/O[0]
                         net (fo=7, routed)           0.868     9.749    cursor_reg[13]_i_82_n_7
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.299    10.048 r  cursor[5]_i_44/O
                         net (fo=1, routed)           0.000    10.048    cursor[5]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  cursor_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.598    cursor_reg[5]_i_21_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  cursor_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.712    cursor_reg[13]_i_35_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.934 f  cursor_reg[13]_i_27/O[0]
                         net (fo=8, routed)           1.294    12.228    cursor_reg[13]_i_27_n_7
    SLICE_X33Y67         LUT2 (Prop_lut2_I1_O)        0.299    12.527 r  cursor[5]_i_52/O
                         net (fo=1, routed)           0.000    12.527    cursor[5]_i_52_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.925 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=51, routed)          1.930    14.855    cursor_reg[5]_i_22_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.979 r  cursor[13]_i_127/O
                         net (fo=1, routed)           0.000    14.979    cursor[13]_i_127_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.511 r  cursor_reg[13]_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.511    cursor_reg[13]_i_107_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  cursor_reg[13]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.625    cursor_reg[13]_i_93_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  cursor_reg[13]_i_80/O[2]
                         net (fo=2, routed)           0.817    16.681    cursor_reg[13]_i_80_n_5
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.302    16.983 r  cursor[13]_i_60/O
                         net (fo=1, routed)           0.000    16.983    cursor[13]_i_60_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.384 r  cursor_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    cursor_reg[13]_i_33_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.606 f  cursor_reg[13]_i_78/O[0]
                         net (fo=1, routed)           0.968    18.574    cursor_reg[13]_i_78_n_7
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.299    18.873 r  cursor[13]_i_53/O
                         net (fo=1, routed)           0.000    18.873    cursor[13]_i_53_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.274 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.947    20.220    cursor_reg[13]_i_32_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.150    20.370 r  cursor[13]_i_70/O
                         net (fo=1, routed)           0.867    21.237    cursor[13]_i_70_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.326    21.563 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.804    22.367    cursor[13]_i_40_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.491 f  cursor[13]_i_28/O
                         net (fo=12, routed)          0.690    23.182    keyboard0/cursor_reg[3]_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I1_O)        0.124    23.306 f  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.948    24.254    keyboard0/cursor[2]_i_9_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.378 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.571    24.949    keyboard0/cursor[2]_i_8_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.073 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.976    26.049    keyboard0/cursor[2]_i_6_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.171    26.344    keyboard0/cursor[2]_i_5_n_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_3/O
                         net (fo=1, routed)           0.680    27.148    keyboard0/cursor[2]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.272 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.047    28.319    keyboard0/cursor[2]_i_2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    28.443 r  keyboard0/cursor[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    28.443    keyboard0_n_61
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.427    65.098    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
                         clock pessimism              0.599    65.697    
                         clock uncertainty           -0.156    65.541    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.079    65.620    cursor_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         65.620    
                         arrival time                         -28.443    
  -------------------------------------------------------------------
                         slack                                 37.177    

Slack (MET) :             37.191ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        29.399ns  (logic 9.248ns (31.457%)  route 20.151ns (68.543%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 65.098 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.542    -0.970    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cursor_reg[2]_rep__1/Q
                         net (fo=113, routed)         3.145     2.694    cursor_reg[2]_rep__1_n_0
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.116     2.810 r  fb_a_dat_in[1]_i_74/O
                         net (fo=4, routed)           1.924     4.733    fb_a_dat_in[1]_i_74_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.328     5.061 r  cursor[13]_i_150/O
                         net (fo=1, routed)           0.000     5.061    cursor[13]_i_150_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.459 r  cursor_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     5.459    cursor_reg[13]_i_142_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  cursor_reg[13]_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.573    cursor_reg[13]_i_131_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.907 r  cursor_reg[13]_i_117/O[1]
                         net (fo=2, routed)           0.727     6.634    cursor_reg[13]_i_117_n_6
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.303     6.937 r  cursor[13]_i_129/O
                         net (fo=1, routed)           0.000     6.937    cursor[13]_i_129_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.164 r  cursor_reg[13]_i_116/O[1]
                         net (fo=1, routed)           0.791     7.955    cursor_reg[13]_i_116_n_6
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.258 r  cursor[13]_i_101/O
                         net (fo=1, routed)           0.000     8.258    cursor[13]_i_101_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.659 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.659    cursor_reg[13]_i_81_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 r  cursor_reg[13]_i_82/O[0]
                         net (fo=7, routed)           0.868     9.749    cursor_reg[13]_i_82_n_7
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.299    10.048 r  cursor[5]_i_44/O
                         net (fo=1, routed)           0.000    10.048    cursor[5]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  cursor_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.598    cursor_reg[5]_i_21_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  cursor_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.712    cursor_reg[13]_i_35_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.934 f  cursor_reg[13]_i_27/O[0]
                         net (fo=8, routed)           1.294    12.228    cursor_reg[13]_i_27_n_7
    SLICE_X33Y67         LUT2 (Prop_lut2_I1_O)        0.299    12.527 r  cursor[5]_i_52/O
                         net (fo=1, routed)           0.000    12.527    cursor[5]_i_52_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.925 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=51, routed)          1.930    14.855    cursor_reg[5]_i_22_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.979 r  cursor[13]_i_127/O
                         net (fo=1, routed)           0.000    14.979    cursor[13]_i_127_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.511 r  cursor_reg[13]_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.511    cursor_reg[13]_i_107_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  cursor_reg[13]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.625    cursor_reg[13]_i_93_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  cursor_reg[13]_i_80/O[2]
                         net (fo=2, routed)           0.817    16.681    cursor_reg[13]_i_80_n_5
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.302    16.983 r  cursor[13]_i_60/O
                         net (fo=1, routed)           0.000    16.983    cursor[13]_i_60_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.384 r  cursor_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    cursor_reg[13]_i_33_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.606 f  cursor_reg[13]_i_78/O[0]
                         net (fo=1, routed)           0.968    18.574    cursor_reg[13]_i_78_n_7
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.299    18.873 r  cursor[13]_i_53/O
                         net (fo=1, routed)           0.000    18.873    cursor[13]_i_53_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.274 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.947    20.220    cursor_reg[13]_i_32_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.150    20.370 r  cursor[13]_i_70/O
                         net (fo=1, routed)           0.867    21.237    cursor[13]_i_70_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.326    21.563 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.804    22.367    cursor[13]_i_40_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.491 f  cursor[13]_i_28/O
                         net (fo=12, routed)          0.690    23.182    keyboard0/cursor_reg[3]_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I1_O)        0.124    23.306 f  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.948    24.254    keyboard0/cursor[2]_i_9_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.378 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.571    24.949    keyboard0/cursor[2]_i_8_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.073 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.976    26.049    keyboard0/cursor[2]_i_6_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.171    26.344    keyboard0/cursor[2]_i_5_n_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_3/O
                         net (fo=1, routed)           0.680    27.148    keyboard0/cursor[2]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.272 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.033    28.305    keyboard0/cursor[2]_i_2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    28.429 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    28.429    keyboard0_n_60
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.427    65.098    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.599    65.697    
                         clock uncertainty           -0.156    65.541    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.079    65.620    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         65.620    
                         arrival time                         -28.429    
  -------------------------------------------------------------------
                         slack                                 37.191    

Slack (MET) :             37.679ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider rise@66.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        28.909ns  (logic 9.248ns (31.990%)  route 19.661ns (68.010%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 65.098 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.542    -0.970    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cursor_reg[2]_rep__1/Q
                         net (fo=113, routed)         3.145     2.694    cursor_reg[2]_rep__1_n_0
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.116     2.810 r  fb_a_dat_in[1]_i_74/O
                         net (fo=4, routed)           1.924     4.733    fb_a_dat_in[1]_i_74_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.328     5.061 r  cursor[13]_i_150/O
                         net (fo=1, routed)           0.000     5.061    cursor[13]_i_150_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.459 r  cursor_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     5.459    cursor_reg[13]_i_142_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  cursor_reg[13]_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.573    cursor_reg[13]_i_131_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.907 r  cursor_reg[13]_i_117/O[1]
                         net (fo=2, routed)           0.727     6.634    cursor_reg[13]_i_117_n_6
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.303     6.937 r  cursor[13]_i_129/O
                         net (fo=1, routed)           0.000     6.937    cursor[13]_i_129_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.164 r  cursor_reg[13]_i_116/O[1]
                         net (fo=1, routed)           0.791     7.955    cursor_reg[13]_i_116_n_6
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.258 r  cursor[13]_i_101/O
                         net (fo=1, routed)           0.000     8.258    cursor[13]_i_101_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.659 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.659    cursor_reg[13]_i_81_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 r  cursor_reg[13]_i_82/O[0]
                         net (fo=7, routed)           0.868     9.749    cursor_reg[13]_i_82_n_7
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.299    10.048 r  cursor[5]_i_44/O
                         net (fo=1, routed)           0.000    10.048    cursor[5]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  cursor_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.598    cursor_reg[5]_i_21_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  cursor_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.712    cursor_reg[13]_i_35_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.934 f  cursor_reg[13]_i_27/O[0]
                         net (fo=8, routed)           1.294    12.228    cursor_reg[13]_i_27_n_7
    SLICE_X33Y67         LUT2 (Prop_lut2_I1_O)        0.299    12.527 r  cursor[5]_i_52/O
                         net (fo=1, routed)           0.000    12.527    cursor[5]_i_52_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.925 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=51, routed)          1.930    14.855    cursor_reg[5]_i_22_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.979 r  cursor[13]_i_127/O
                         net (fo=1, routed)           0.000    14.979    cursor[13]_i_127_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.511 r  cursor_reg[13]_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.511    cursor_reg[13]_i_107_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  cursor_reg[13]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.625    cursor_reg[13]_i_93_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  cursor_reg[13]_i_80/O[2]
                         net (fo=2, routed)           0.817    16.681    cursor_reg[13]_i_80_n_5
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.302    16.983 r  cursor[13]_i_60/O
                         net (fo=1, routed)           0.000    16.983    cursor[13]_i_60_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.384 r  cursor_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    cursor_reg[13]_i_33_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.606 f  cursor_reg[13]_i_78/O[0]
                         net (fo=1, routed)           0.968    18.574    cursor_reg[13]_i_78_n_7
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.299    18.873 r  cursor[13]_i_53/O
                         net (fo=1, routed)           0.000    18.873    cursor[13]_i_53_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.274 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.947    20.220    cursor_reg[13]_i_32_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.150    20.370 r  cursor[13]_i_70/O
                         net (fo=1, routed)           0.867    21.237    cursor[13]_i_70_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.326    21.563 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.804    22.367    cursor[13]_i_40_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.491 f  cursor[13]_i_28/O
                         net (fo=12, routed)          0.690    23.182    keyboard0/cursor_reg[3]_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I1_O)        0.124    23.306 f  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.948    24.254    keyboard0/cursor[2]_i_9_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.378 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.571    24.949    keyboard0/cursor[2]_i_8_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.073 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.976    26.049    keyboard0/cursor[2]_i_6_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.171    26.344    keyboard0/cursor[2]_i_5_n_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_3/O
                         net (fo=1, routed)           0.680    27.148    keyboard0/cursor[2]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.272 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.543    27.815    keyboard0/cursor[2]_i_2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    27.939 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    27.939    keyboard0_n_23
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.427    65.098    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.599    65.697    
                         clock uncertainty           -0.156    65.541    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.077    65.618    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         65.618    
                         arrival time                         -27.939    
  -------------------------------------------------------------------
                         slack                                 37.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X36Y77         FDRE                                         r  keyboard0/ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/ascii_reg[0]/Q
                         net (fo=1, routed)           0.126    -0.364    keyboard0/ascii_reg_n_0_[0]
    SLICE_X36Y75         FDRE                                         r  keyboard0/ascii_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.813    -0.876    keyboard0/clk_cpu
    SLICE_X36Y75         FDRE                                         r  keyboard0/ascii_code_reg[0]/C
                         clock pessimism              0.256    -0.620    
                         clock uncertainty            0.156    -0.464    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.070    -0.394    keyboard0/ascii_code_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.312%)  route 0.157ns (52.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.549    -0.632    keyboard0/clk_cpu
    SLICE_X31Y76         FDRE                                         r  keyboard0/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  keyboard0/ascii_reg[2]/Q
                         net (fo=1, routed)           0.157    -0.334    keyboard0/ascii_reg_n_0_[2]
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.812    -0.877    keyboard0/clk_cpu
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[2]/C
                         clock pessimism              0.275    -0.602    
                         clock uncertainty            0.156    -0.446    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.059    -0.387    keyboard0/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.550    -0.631    clk_cpu
    SLICE_X45Y73         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  state_reg[2]/Q
                         net (fo=174, routed)         0.133    -0.357    keyboard0/Q[2]
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.312    keyboard0_n_26
    SLICE_X44Y73         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.817    -0.873    clk_cpu
    SLICE_X44Y73         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.255    -0.618    
                         clock uncertainty            0.156    -0.462    
    SLICE_X44Y73         FDRE (Hold_fdre_C_D)         0.092    -0.370    state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 keyboard0/e0_code_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.444%)  route 0.138ns (42.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X37Y78         FDRE                                         r  keyboard0/e0_code_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/e0_code_reg/Q
                         net (fo=11, routed)          0.138    -0.351    keyboard0/ps2_keyboard_0/e0_code_reg_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.306 r  keyboard0/ps2_keyboard_0/ascii[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    keyboard0/ps2_keyboard_0_n_11
    SLICE_X36Y77         FDRE                                         r  keyboard0/ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.816    -0.873    keyboard0/clk_cpu
    SLICE_X36Y77         FDRE                                         r  keyboard0/ascii_reg[0]/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.156    -0.461    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.091    -0.370    keyboard0/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.145%)  route 0.144ns (40.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X54Y72         FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  pc_reg[5]/Q
                         net (fo=12, routed)          0.144    -0.319    ram0/pc_reg[16]_1[5]
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.045    -0.274 r  ram0/ram_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ram0_n_120
    SLICE_X54Y73         FDRE                                         r  ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.819    -0.870    clk_cpu
    SLICE_X54Y73         FDRE                                         r  ram_addr_reg[5]/C
                         clock pessimism              0.254    -0.616    
                         clock uncertainty            0.156    -0.460    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.121    -0.339    ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.041%)  route 0.172ns (54.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X33Y78         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.317    keyboard0/ascii_reg_n_0_[5]
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.812    -0.877    keyboard0/clk_cpu
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.275    -0.602    
                         clock uncertainty            0.156    -0.446    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.063    -0.383    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X15Y75         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=6, routed)           0.143    -0.346    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X15Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.301 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    keyboard0/ps2_keyboard_0/p_0_in__0[5]
    SLICE_X15Y75         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.817    -0.872    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X15Y75         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.242    -0.630    
                         clock uncertainty            0.156    -0.474    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.092    -0.382    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 op3_type_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            op3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.329%)  route 0.191ns (50.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.556    -0.625    clk_cpu
    SLICE_X44Y67         FDSE                                         r  op3_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.484 r  op3_type_reg[0]/Q
                         net (fo=11, routed)          0.191    -0.293    ram0/data99[0]
    SLICE_X46Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  ram0/op3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    ram0_n_179
    SLICE_X46Y66         FDRE                                         r  op3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.825    -0.865    clk_cpu
    SLICE_X46Y66         FDRE                                         r  op3_reg[3]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.156    -0.454    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.121    -0.333    op3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.668%)  route 0.161ns (46.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.553    -0.628    keyboard0/clk_cpu
    SLICE_X36Y80         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.161    -0.327    keyboard0/ps2_keyboard_0/break
    SLICE_X36Y79         LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.282    keyboard0/ps2_keyboard_0_n_16
    SLICE_X36Y79         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.818    -0.871    keyboard0/clk_cpu
    SLICE_X36Y79         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.256    -0.615    
                         clock uncertainty            0.156    -0.459    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.092    -0.367    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/e0_code_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.731%)  route 0.160ns (46.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X36Y78         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  keyboard0/state_reg[1]/Q
                         net (fo=12, routed)          0.160    -0.329    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X37Y78         LUT6 (Prop_lut6_I4_O)        0.045    -0.284 r  keyboard0/ps2_keyboard_0/e0_code_i_1/O
                         net (fo=1, routed)           0.000    -0.284    keyboard0/ps2_keyboard_0_n_15
    SLICE_X37Y78         FDRE                                         r  keyboard0/e0_code_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.817    -0.872    keyboard0/clk_cpu
    SLICE_X37Y78         FDRE                                         r  keyboard0/e0_code_reg/C
                         clock pessimism              0.255    -0.617    
                         clock uncertainty            0.156    -0.461    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.091    -0.370    keyboard0/e0_code_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider
  To Clock:  clk108M_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 2.298ns (26.992%)  route 6.216ns (73.008%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 f  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.683     2.028    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.124     2.152 f  vga0/g0_b0_i_2/O
                         net (fo=91, routed)          1.325     3.476    vga0/sel[1]
    SLICE_X40Y30         LUT5 (Prop_lut5_I0_O)        0.152     3.628 f  vga0/g11_b0/O
                         net (fo=1, routed)           0.661     4.290    vga0/g11_b0_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.326     4.616 f  vga0/vgaRed[0]_i_58/O
                         net (fo=1, routed)           0.793     5.409    vga0/vgaRed[0]_i_58_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.533 f  vga0/vgaRed[0]_i_22/O
                         net (fo=1, routed)           0.000     5.533    vga0/vgaRed[0]_i_22_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     5.745 f  vga0/vgaRed_reg[0]_i_8/O
                         net (fo=1, routed)           1.092     6.837    vga0/vgaRed_reg[0]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.299     7.136 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.303     7.439    vga0/vgaRed[0]_i_3_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.563 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.563    vga0/vgaRed[0]_i_1_n_0
    SLICE_X36Y34         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439     7.703    vga0/clk108M
    SLICE_X36Y34         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.579     8.282    
                         clock uncertainty           -0.116     8.166    
    SLICE_X36Y34         FDRE (Setup_fdre_C_D)        0.029     8.195    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 2.756ns (39.758%)  route 4.176ns (60.242%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.493     2.890    vga0/v_count3_out[10]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.014 r  vga0/fbOutAddr[13]_i_7/O
                         net (fo=1, routed)           0.000     3.014    vga0/fbOutAddr[13]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.594 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.601     4.196    vga0/v_count_reg[6]_0[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.899 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.899    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.121 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.561     5.681    vga0/fbOutAddr0[13]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.299     5.980 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     5.980    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.031     8.186    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 3.017ns (43.814%)  route 3.869ns (56.186%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.213 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.611     3.824    vga0/S[0]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.527 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.527    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.749 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.860     5.608    vga0/fbOutAddr0[9]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.327     5.935 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.935    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075     8.230    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 3.071ns (45.232%)  route 3.718ns (54.768%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.273 r  vga0/fbOutAddr_reg[9]_i_2/O[3]
                         net (fo=2, routed)           0.659     3.931    vga0/v_count_reg[6]_0[0]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.912     4.843 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.662     5.505    vga0/fbOutAddr0[12]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.334     5.839 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.839    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075     8.230    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 3.105ns (46.575%)  route 3.562ns (53.425%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.706 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.213 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.611     3.824    vga0/S[0]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.527 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.527    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.861 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.552     5.413    vga0/fbOutAddr0[10]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.303     5.716 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.716    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.706    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.270    
                         clock uncertainty           -0.116     8.154    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.029     8.183    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 2.980ns (45.615%)  route 3.553ns (54.385%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.273 r  vga0/fbOutAddr_reg[9]_i_2/O[3]
                         net (fo=2, routed)           0.659     3.931    vga0/v_count_reg[6]_0[0]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853     4.784 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.496     5.280    vga0/fbOutAddr0[11]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.302     5.582 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.582    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.029     8.184    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.649ns (41.921%)  route 3.670ns (58.079%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.706 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.561    -0.951    vga0/clk108M
    SLICE_X37Y37         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.891     0.396    vga0/v_count_reg_n_0_[8]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.154     0.550 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.467     1.018    vga0/v_count[10]_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.327     1.345 f  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.707     2.052    vga0/v_count[10]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.333     2.509    vga0/v_count3_out[4]
    SLICE_X36Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.633    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.213 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.611     3.824    vga0/S[0]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     4.374 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.661     5.035    vga0/fbOutAddr0[8]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.334     5.369 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.369    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.706    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.270    
                         clock uncertainty           -0.116     8.154    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.075     8.229    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.076ns (19.540%)  route 4.431ns (80.460%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.749     3.147    vga0/v_count3_out[10]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.271 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.636     3.907    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.031 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.524     4.555    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205     7.950    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.076ns (19.540%)  route 4.431ns (80.460%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.749     3.147    vga0/v_count3_out[10]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.271 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.636     3.907    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.031 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.524     4.555    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205     7.950    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.076ns (19.540%)  route 4.431ns (80.460%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.560    -0.952    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          1.248     0.752    vga0/v_count_reg_n_0_[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.876 f  vga0/v_count[8]_i_2/O
                         net (fo=7, routed)           0.591     1.467    vga0/v_count[8]_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124     1.591 r  vga0/v_count[10]_i_3/O
                         net (fo=5, routed)           0.682     2.274    vga0/v_count[10]_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.398 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.749     3.147    vga0/v_count3_out[10]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.271 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.636     3.907    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.031 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.524     4.555    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X41Y37         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205     7.950    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  3.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.620%)  route 0.127ns (47.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.349    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X49Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X49Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.116    -0.488    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.070    -0.418    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.666%)  route 0.143ns (50.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.143    -0.333    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y38         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.116    -0.501    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.070    -0.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.034%)  route 0.178ns (48.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X40Y34         FDRE                                         r  vga0/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/h_count_reg[5]/Q
                         net (fo=16, routed)          0.178    -0.303    vga0/h_count_reg_n_0_[5]
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  vga0/fbOutAddr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga0/fbOutAddr[3]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    vga0/clk108M
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[3]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.116    -0.491    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.120    -0.371    vga0/fbOutAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.626%)  route 0.181ns (49.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X40Y35         FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/h_count_reg[4]/Q
                         net (fo=15, routed)          0.181    -0.300    vga0/h_count_reg_n_0_[4]
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  vga0/fbOutAddr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga0/fbOutAddr[1]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    vga0/clk108M
    SLICE_X42Y35         FDRE                                         r  vga0/fbOutAddr_reg[1]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.116    -0.491    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.121    -0.370    vga0/fbOutAddr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.182%)  route 0.157ns (45.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X36Y35         FDRE                                         r  vga0/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/v_count_reg[2]/Q
                         net (fo=12, routed)          0.157    -0.324    vga0/v_count_reg_n_0_[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    vga0/v_count[5]_i_2_n_0
    SLICE_X37Y35         FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.827    -0.863    vga0/clk108M
    SLICE_X37Y35         FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.116    -0.493    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.092    -0.401    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.226%)  route 0.208ns (52.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X40Y34         FDRE                                         r  vga0/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/h_count_reg[5]/Q
                         net (fo=16, routed)          0.208    -0.274    vga0/h_count_reg_n_0_[5]
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  vga0/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga0/hSync_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  vga0/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.827    -0.863    vga0/clk108M
    SLICE_X38Y35         FDRE                                         r  vga0/hSync_reg/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.116    -0.472    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.120    -0.352    vga0/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.897%)  route 0.331ns (72.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  vga0/fbOutAddr_reg[8]/Q
                         net (fo=3, routed)           0.331    -0.164    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.542    
                         clock uncertainty            0.116    -0.426    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130    -0.296    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.199%)  route 0.377ns (72.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X41Y36         FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.377    -0.104    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
                         clock uncertainty            0.116    -0.422    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.239    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga0/char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.622    vga0/clk108M
    SLICE_X39Y34         FDRE                                         r  vga0/char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga0/char_reg[7]/Q
                         net (fo=1, routed)           0.156    -0.325    vga0/char[7]
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  vga0/char[7]_i_2/O
                         net (fo=2, routed)           0.000    -0.280    vga0/char[7]_i_2_n_0
    SLICE_X39Y34         FDRE                                         r  vga0/char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X39Y34         FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.241    -0.622    
                         clock uncertainty            0.116    -0.506    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.091    -0.415    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga0/char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.558    -0.623    vga0/clk108M
    SLICE_X42Y33         FDRE                                         r  vga0/char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga0/char_reg[5]/Q
                         net (fo=1, routed)           0.163    -0.296    vga0/char[5]
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  vga0/char[5]_i_1/O
                         net (fo=17, routed)          0.000    -0.251    vga0/char[5]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  vga0/char_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.826    -0.864    vga0/clk108M
    SLICE_X42Y33         FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.116    -0.507    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120    -0.387    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       31.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.977ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.580ns (46.503%)  route 0.667ns (53.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 31.786 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.667     0.179    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.303 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    31.786    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    32.389    
                         clock uncertainty           -0.140    32.249    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.031    32.280    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         32.280    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                 31.977    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.712ns (60.269%)  route 0.469ns (39.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 31.786 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.469    -0.056    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.293     0.237 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.237    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    31.786    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    32.389    
                         clock uncertainty           -0.140    32.249    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.075    32.324    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         32.324    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.138ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 31.786 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.505     0.017    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.141 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.141    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.448    31.786    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    32.389    
                         clock uncertainty           -0.140    32.249    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.029    32.278    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         32.278    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                 32.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.168    -0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.140    -0.478    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.091    -0.387    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.161    -0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.102    -0.226 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.140    -0.478    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.107    -0.371    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.231    -0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.140    -0.478    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092    -0.386    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       28.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.311ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.456ns (11.802%)  route 3.408ns (88.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.551    -0.961    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.408     2.903    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    31.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                 28.311    

Slack (MET) :             28.370ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.456ns (11.987%)  route 3.348ns (88.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           3.348     2.844    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    31.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                 28.370    

Slack (MET) :             28.384ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.456ns (12.030%)  route 3.335ns (87.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.551    -0.961    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.335     2.830    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    31.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                 28.384    

Slack (MET) :             28.426ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.518ns (13.267%)  route 3.386ns (86.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.566    -0.946    clk_cpu
    SLICE_X38Y49         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           3.386     2.959    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    31.385    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.385    
                         arrival time                          -2.959    
  -------------------------------------------------------------------
                         slack                                 28.426    

Slack (MET) :             28.507ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.456ns (12.445%)  route 3.208ns (87.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.555    -0.957    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           3.208     2.707    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    31.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                 28.507    

Slack (MET) :             28.577ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.456ns (12.678%)  route 3.141ns (87.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.141     2.637    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    31.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                 28.577    

Slack (MET) :             28.657ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.954%)  route 3.064ns (87.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           3.064     2.560    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    31.832    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    32.230    
                         clock uncertainty           -0.276    31.954    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    31.217    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         31.217    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                 28.657    

Slack (MET) :             28.682ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.316%)  route 3.207ns (84.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.554    -0.958    clk_cpu
    SLICE_X41Y53         FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           2.007     1.505    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X44Y45         LUT4 (Prop_lut4_I2_O)        0.124     1.629 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.200     2.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    31.832    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    32.230    
                         clock uncertainty           -0.276    31.954    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    31.511    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         31.511    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 28.682    

Slack (MET) :             28.782ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.456ns (13.454%)  route 2.933ns (86.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.555    -0.957    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           2.933     2.432    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.276    31.951    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    31.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 28.782    

Slack (MET) :             28.792ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.456ns (13.470%)  route 2.929ns (86.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.929     2.425    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    31.832    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    32.230    
                         clock uncertainty           -0.276    31.954    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    31.217    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         31.217    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                 28.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.164%)  route 0.653ns (77.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X40Y49         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.653     0.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X45Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.222 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.091     0.066    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.951%)  route 0.870ns (86.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X37Y48         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.870     0.393    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.020    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.141ns (12.463%)  route 0.990ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.562    -0.619    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           0.990     0.512    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.276     0.021    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.317    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.164ns (15.912%)  route 0.867ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X38Y49         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.867     0.413    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.276     0.021    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.204    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.461%)  route 0.723ns (79.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.562    -0.619    clk_cpu
    SLICE_X37Y51         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.723     0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.290 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.290    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092     0.067    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.140%)  route 1.020ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.560    -0.621    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           1.020     0.540    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.276     0.021    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.317    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.488%)  route 0.904ns (86.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X37Y48         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.904     0.428    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.020    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.141ns (12.074%)  route 1.027ns (87.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.560    -0.621    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           1.027     0.546    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.276     0.021    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.317    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.164ns (15.558%)  route 0.890ns (84.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X38Y49         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.890     0.437    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.020    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.141ns (11.987%)  route 1.035ns (88.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.560    -0.621    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           1.035     0.555    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.020    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.316    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.316    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       28.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.320ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.456ns (11.802%)  route 3.408ns (88.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.551    -0.961    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.408     2.903    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    31.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.222    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                 28.320    

Slack (MET) :             28.378ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.456ns (11.987%)  route 3.348ns (88.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           3.348     2.844    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    31.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.222    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                 28.378    

Slack (MET) :             28.393ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.456ns (12.030%)  route 3.335ns (87.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.551    -0.961    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.335     2.830    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    31.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.222    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                 28.393    

Slack (MET) :             28.435ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.518ns (13.267%)  route 3.386ns (86.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.566    -0.946    clk_cpu
    SLICE_X38Y49         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           3.386     2.959    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    31.393    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.393    
                         arrival time                          -2.959    
  -------------------------------------------------------------------
                         slack                                 28.435    

Slack (MET) :             28.515ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.456ns (12.445%)  route 3.208ns (87.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.555    -0.957    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           3.208     2.707    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    31.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.222    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                 28.515    

Slack (MET) :             28.586ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.456ns (12.678%)  route 3.141ns (87.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           3.141     2.637    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    31.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.222    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                 28.586    

Slack (MET) :             28.665ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.954%)  route 3.064ns (87.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           3.064     2.560    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    31.832    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    32.230    
                         clock uncertainty           -0.267    31.962    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    31.225    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         31.225    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                 28.665    

Slack (MET) :             28.690ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.316%)  route 3.207ns (84.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.554    -0.958    clk_cpu
    SLICE_X41Y53         FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           2.007     1.505    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X44Y45         LUT4 (Prop_lut4_I2_O)        0.124     1.629 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.200     2.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    31.832    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    32.230    
                         clock uncertainty           -0.267    31.962    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    31.519    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         31.519    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 28.690    

Slack (MET) :             28.790ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.456ns (13.454%)  route 2.933ns (86.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 31.829 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.555    -0.957    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           2.933     2.432    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.491    31.829    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    32.227    
                         clock uncertainty           -0.267    31.959    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    31.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.222    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 28.790    

Slack (MET) :             28.800ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk2cpu_ClockDivider_1 rise@33.333ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.456ns (13.470%)  route 2.929ns (86.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 31.832 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.552    -0.960    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.929     2.425    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    28.666 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.247    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    31.832    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    32.230    
                         clock uncertainty           -0.267    31.962    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    31.225    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         31.225    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                 28.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.164%)  route 0.653ns (77.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X40Y49         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.653     0.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X45Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.222 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.222    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.267    -0.033    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.091     0.058    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.951%)  route 0.870ns (86.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X37Y48         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.870     0.393    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.267     0.011    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.194    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.141ns (12.463%)  route 0.990ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.562    -0.619    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           0.990     0.512    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.267     0.012    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.164ns (15.912%)  route 0.867ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X38Y49         FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.867     0.413    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.267     0.012    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.195    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.461%)  route 0.723ns (79.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.562    -0.619    clk_cpu
    SLICE_X37Y51         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.723     0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.290 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.290    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.267    -0.033    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092     0.059    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.140%)  route 1.020ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.560    -0.621    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           1.020     0.540    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.267     0.012    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.488%)  route 0.904ns (86.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X37Y48         FDRE                                         r  fb_a_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fb_a_addr_reg[2]/Q
                         net (fo=3, routed)           0.904     0.428    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.267     0.011    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.194    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.141ns (12.074%)  route 1.027ns (87.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.560    -0.621    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           1.027     0.546    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.267     0.012    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.164ns (15.558%)  route 0.890ns (84.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.564    -0.617    clk_cpu
    SLICE_X38Y49         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.890     0.437    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.267     0.011    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.194    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.141ns (11.987%)  route 1.035ns (88.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.560    -0.621    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           1.035     0.555    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.267     0.011    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.307    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 0.456ns (5.413%)  route 7.968ns (94.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 9.591 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[5]/Q
                         net (fo=32, routed)          7.968     7.450    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.475     9.591    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.081    
                         clock uncertainty           -0.119     9.963    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     9.226    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 0.642ns (7.464%)  route 7.959ns (92.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 9.586 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.541    -0.971    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram0/ram_addr_reg[14]/Q
                         net (fo=33, routed)          7.603     7.150    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.274 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           0.355     7.630    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.470     9.586    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.076    
                         clock uncertainty           -0.119     9.958    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.515    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.515    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 0.642ns (7.518%)  route 7.898ns (92.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 9.591 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.541    -0.971    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  ram0/ram_addr_reg[14]/Q
                         net (fo=33, routed)          7.359     6.906    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.030 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           0.538     7.569    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.475     9.591    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.081    
                         clock uncertainty           -0.119     9.963    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.520    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.520    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 0.456ns (5.563%)  route 7.741ns (94.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 9.591 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X49Y74         FDRE                                         r  ram0/ram_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[1]/Q
                         net (fo=32, routed)          7.741     7.224    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.475     9.591    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.081    
                         clock uncertainty           -0.119     9.963    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     9.226    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 0.642ns (7.636%)  route 7.766ns (92.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 9.583 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.541    -0.971    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  ram0/ram_addr_reg[14]/Q
                         net (fo=33, routed)          7.423     6.971    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.095 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30/O
                         net (fo=1, routed)           0.343     7.437    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.467     9.583    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.073    
                         clock uncertainty           -0.119     9.955    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.512    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 0.456ns (5.765%)  route 7.453ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 9.586 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[5]/Q
                         net (fo=32, routed)          7.453     6.935    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.470     9.586    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.076    
                         clock uncertainty           -0.119     9.958    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     9.221    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 0.456ns (5.799%)  route 7.407ns (94.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 9.586 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.538    -0.974    ram0/CLK
    SLICE_X49Y74         FDRE                                         r  ram0/ram_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  ram0/ram_dat_in_reg[1]/Q
                         net (fo=32, routed)          7.407     6.889    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.470     9.586    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    10.076    
                         clock uncertainty           -0.119     9.958    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     9.221    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 3.089ns (37.195%)  route 5.216ns (62.805%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 9.553 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.605    -0.907    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.547 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.159     3.706    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.830 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.830    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.214     4.044 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4/O
                         net (fo=1, routed)           2.248     6.292    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.297     6.589 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.809     7.398    ram0/douta[2]
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.438     9.553    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
                         clock pessimism              0.484    10.037    
                         clock uncertainty           -0.119     9.918    
    SLICE_X45Y54         FDRE (Setup_fdre_C_D)       -0.105     9.813    ram0/dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 3.123ns (37.668%)  route 5.168ns (62.332%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 9.553 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.605    -0.907    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.547 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.931     3.478    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.602 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.602    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_12_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.247     3.849 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.410     6.259    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.298     6.557 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           0.827     7.384    ram0/douta[4]
    SLICE_X44Y54         FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.438     9.553    ram0/CLK
    SLICE_X44Y54         FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    10.037    
                         clock uncertainty           -0.119     9.918    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)       -0.105     9.813    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 3.089ns (37.373%)  route 5.176ns (62.627%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 9.553 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.605    -0.907    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.547 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.879     3.426    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.550 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.550    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_n_0
    SLICE_X8Y30          MUXF7 (Prop_muxf7_I1_O)      0.214     3.764 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4/O
                         net (fo=1, routed)           2.372     6.136    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.297     6.433 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.925     7.358    ram0/douta[0]
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.438     9.553    ram0/CLK
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/C
                         clock pessimism              0.484    10.037    
                         clock uncertainty           -0.119     9.918    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)       -0.101     9.817    ram0/dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  2.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.306%)  route 0.157ns (52.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[5]/Q
                         net (fo=25, routed)          0.157    -0.329    ram0/FSM_onehot_state_reg_n_0_[5]
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.822    -0.868    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.119    -0.509    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.070    -0.439    ram0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.502%)  route 0.354ns (71.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.552    -0.629    ram0/CLK
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram0/ram_addr_reg[4]/Q
                         net (fo=32, routed)          0.354    -0.135    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.867    -0.822    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.548    
                         clock uncertainty            0.119    -0.429    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.246    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.198%)  route 0.359ns (71.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.552    -0.629    ram0/CLK
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram0/ram_addr_reg[0]/Q
                         net (fo=32, routed)          0.359    -0.129    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.867    -0.822    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.548    
                         clock uncertainty            0.119    -0.429    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.246    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.507%)  route 0.155ns (45.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.551    -0.630    ram0/CLK
    SLICE_X49Y75         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.155    -0.334    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.045    -0.289 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.255    -0.617    
                         clock uncertainty            0.119    -0.499    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.092    -0.407    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.667%)  route 0.154ns (45.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.551    -0.630    ram0/CLK
    SLICE_X49Y75         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.154    -0.335    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y75         LUT2 (Prop_lut2_I0_O)        0.045    -0.290 r  ram0/ram_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ram0/ram_dat_in[5]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
                         clock pessimism              0.255    -0.617    
                         clock uncertainty            0.119    -0.499    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.091    -0.408    ram0/ram_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.184%)  route 0.157ns (45.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.157    -0.329    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X48Y73         LUT4 (Prop_lut4_I3_O)        0.045    -0.284 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.818    -0.871    ram0/CLK
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.119    -0.498    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.092    -0.406    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.026%)  route 0.158ns (45.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.158    -0.328    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X48Y73         LUT4 (Prop_lut4_I3_O)        0.045    -0.283 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.818    -0.871    ram0/CLK
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.119    -0.498    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.091    -0.407    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.554    -0.627    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.316    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.822    -0.868    ram0/CLK
    SLICE_X49Y71         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.119    -0.509    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.066    -0.443    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X43Y52         FDRE                                         r  ram0/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[8]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[8]
    SLICE_X43Y52         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[8]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  ram0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X43Y52         FDRE                                         r  ram0/tmp_reg[8]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.119    -0.501    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.091    -0.410    ram0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X47Y54         FDRE                                         r  ram0/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[13]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[13]
    SLICE_X47Y54         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[13]_i_1_n_0
    SLICE_X47Y54         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.831    -0.858    ram0/CLK
    SLICE_X47Y54         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.119    -0.501    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.091    -0.410    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        5.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.829ns (38.541%)  route 2.917ns (61.459%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 9.542 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.381 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           1.089     3.470    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X52Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.773 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.773    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.427     9.542    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398     9.941    
                         clock uncertainty           -0.276     9.665    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)        0.077     9.742    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.733ns (38.472%)  route 2.772ns (61.528%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.543 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.545    -0.967    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           1.505     1.056    ram0/ram_addr_reg[16]_1[2]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.730 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.730    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.969 r  ram0/ram_addr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.266     3.236    ram0/ram_addr_reg[8]_i_2_n_5
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.302     3.538 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.538    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.428     9.543    ram0/CLK
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.398     9.942    
                         clock uncertainty           -0.276     9.666    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)        0.079     9.745    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.713ns (38.815%)  route 2.700ns (61.186%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 9.546 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.269 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.873     3.141    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.299     3.440 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.440    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.431     9.546    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398     9.945    
                         clock uncertainty           -0.276     9.669    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.077     9.746    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.733ns (39.827%)  route 2.618ns (60.173%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 9.546 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.286 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.791     3.076    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.302     3.378 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.378    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.431     9.546    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398     9.945    
                         clock uncertainty           -0.276     9.669    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.081     9.750    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.811ns (42.312%)  route 2.469ns (57.688%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 9.546 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.360 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.641     3.001    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.306     3.307 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.307    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.431     9.546    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398     9.945    
                         clock uncertainty           -0.276     9.669    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.079     9.748    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.748    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.829ns (42.811%)  route 2.443ns (57.189%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.543 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.545    -0.967    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           1.505     1.056    ram0/ram_addr_reg[16]_1[2]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.730 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.730    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.064 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.938     3.002    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.303     3.305 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.305    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.428     9.543    ram0/CLK
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398     9.942    
                         clock uncertainty           -0.276     9.666    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)        0.081     9.747    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.588ns (37.861%)  route 2.606ns (62.139%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 9.541 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.545    -0.967    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           1.505     1.056    ram0/ram_addr_reg[16]_1[2]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.820 r  ram0/ram_addr_reg[4]_i_2/O[3]
                         net (fo=1, routed)           1.101     2.921    ram0/ram_addr_reg[4]_i_2_n_4
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.306     3.227 r  ram0/ram_addr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.227    ram0/ram_addr[4]_i_1__0_n_0
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.426     9.541    ram0/CLK
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[4]/C
                         clock pessimism              0.398     9.940    
                         clock uncertainty           -0.276     9.664    
    SLICE_X48Y76         FDRE (Setup_fdre_C_D)        0.029     9.693    ram0/ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.662ns (39.479%)  route 2.548ns (60.521%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.545 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.541    -0.971    clk_cpu
    SLICE_X50Y73         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=3, routed)           1.783     1.330    ram0/ram_addr_reg[16]_1[8]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.855 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.855    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.168 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.765     2.933    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X52Y78         LUT4 (Prop_lut4_I2_O)        0.306     3.239 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.239    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.430     9.545    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398     9.944    
                         clock uncertainty           -0.276     9.668    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.081     9.749    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.584ns (38.069%)  route 2.577ns (61.931%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.545 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.541    -0.971    clk_cpu
    SLICE_X50Y73         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=3, routed)           1.783     1.330    ram0/ram_addr_reg[16]_1[8]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.855 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.855    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.094 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.794     2.888    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X52Y78         LUT4 (Prop_lut4_I2_O)        0.302     3.190 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.190    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.430     9.545    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398     9.944    
                         clock uncertainty           -0.276     9.668    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.077     9.745    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.564ns (39.046%)  route 2.442ns (60.954%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.545 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.541    -0.971    clk_cpu
    SLICE_X50Y73         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=3, routed)           1.783     1.330    ram0/ram_addr_reg[16]_1[8]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.855 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.855    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.077 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.658     2.736    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X52Y78         LUT4 (Prop_lut4_I2_O)        0.299     3.035 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.035    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.430     9.545    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398     9.944    
                         clock uncertainty           -0.276     9.668    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.079     9.747    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  6.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 flags1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.978%)  route 0.660ns (78.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X51Y73         FDRE                                         r  flags1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  flags1_reg[3]/Q
                         net (fo=2, routed)           0.660     0.172    ram0/flags1_reg[15][3]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.045     0.217 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.217    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.818    -0.871    ram0/CLK
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.276    -0.040    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.091     0.051    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.809%)  route 0.669ns (76.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X54Y73         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  ram_addr_reg[1]/Q
                         net (fo=4, routed)           0.669     0.204    ram0/ram_addr_reg[16]_1[1]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.249 r  ram0/ram_addr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.249    ram0/ram_addr[1]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[1]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.121     0.082    ram0/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.209ns (23.211%)  route 0.691ns (76.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X52Y71         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[13]/Q
                         net (fo=3, routed)           0.691     0.228    ram0/ram_addr_reg[16]_1[13]
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.273 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.273    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.823    -0.866    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.120     0.085    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.541%)  route 0.719ns (79.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    clk_cpu
    SLICE_X55Y75         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram_addr_reg[9]/Q
                         net (fo=3, routed)           0.719     0.230    ram0/ram_addr_reg[16]_1[9]
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.045     0.275 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.275    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.822    -0.867    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.121     0.085    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.468%)  route 0.723ns (79.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X55Y73         FDRE                                         r  ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram_addr_reg[7]/Q
                         net (fo=3, routed)           0.723     0.234    ram0/ram_addr_reg[16]_1[7]
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.045     0.279 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.279    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.821    -0.868    ram0/CLK
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.276    -0.037    
    SLICE_X52Y77         FDRE (Hold_fdre_C_D)         0.121     0.084    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.215%)  route 0.734ns (79.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X55Y76         FDRE                                         r  ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram_addr_reg[16]/Q
                         net (fo=3, routed)           0.734     0.246    ram0/ram_addr_reg[16]_1[16]
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.291 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.291    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.823    -0.866    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.121     0.086    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.860%)  route 0.751ns (80.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X55Y77         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram_addr_reg[15]/Q
                         net (fo=3, routed)           0.751     0.264    ram0/ram_addr_reg[16]_1[15]
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.309 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.823    -0.866    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.121     0.086    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 flags1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.519%)  route 0.720ns (79.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X51Y73         FDRE                                         r  flags1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  flags1_reg[7]/Q
                         net (fo=2, routed)           0.720     0.232    ram0/flags1_reg[15][4]
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.277 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.277    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.276    -0.041    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.092     0.051    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.209ns (22.147%)  route 0.735ns (77.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           0.735     0.271    ram0/ram_addr_reg[16]_1[2]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.316 r  ram0/ram_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.316    ram0/ram_addr[2]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.121     0.082    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.630%)  route 0.762ns (80.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X55Y76         FDRE                                         r  ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram_addr_reg[14]/Q
                         net (fo=3, routed)           0.762     0.273    ram0/ram_addr_reg[16]_1[14]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.318 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.276    -0.039    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.120     0.081    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        5.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.829ns (38.541%)  route 2.917ns (61.459%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 9.542 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.381 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           1.089     3.470    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X52Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.773 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.773    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.427     9.542    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398     9.941    
                         clock uncertainty           -0.267     9.673    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)        0.077     9.750    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.733ns (38.472%)  route 2.772ns (61.528%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.543 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.545    -0.967    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           1.505     1.056    ram0/ram_addr_reg[16]_1[2]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.730 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.730    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.969 r  ram0/ram_addr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           1.266     3.236    ram0/ram_addr_reg[8]_i_2_n_5
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.302     3.538 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.538    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.428     9.543    ram0/CLK
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.398     9.942    
                         clock uncertainty           -0.267     9.674    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)        0.079     9.753    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.753    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.713ns (38.815%)  route 2.700ns (61.186%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 9.546 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.269 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.873     3.141    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.299     3.440 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.440    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.431     9.546    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398     9.945    
                         clock uncertainty           -0.267     9.677    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.077     9.754    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.733ns (39.827%)  route 2.618ns (60.173%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 9.546 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.286 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.791     3.076    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.302     3.378 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.378    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.431     9.546    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398     9.945    
                         clock uncertainty           -0.267     9.677    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.081     9.758    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.811ns (42.312%)  route 2.469ns (57.688%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 9.546 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.539    -0.973    clk_cpu
    SLICE_X54Y74         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  ram_addr_reg[10]/Q
                         net (fo=3, routed)           1.828     1.373    ram0/ram_addr_reg[16]_1[10]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.047 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.047    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.360 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.641     3.001    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.306     3.307 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.307    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.431     9.546    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398     9.945    
                         clock uncertainty           -0.267     9.677    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.079     9.756    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.756    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.829ns (42.811%)  route 2.443ns (57.189%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.543 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.545    -0.967    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           1.505     1.056    ram0/ram_addr_reg[16]_1[2]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.730 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.730    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.064 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.938     3.002    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.303     3.305 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.305    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.428     9.543    ram0/CLK
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398     9.942    
                         clock uncertainty           -0.267     9.674    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)        0.081     9.755    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.588ns (37.861%)  route 2.606ns (62.139%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 9.541 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.545    -0.967    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           1.505     1.056    ram0/ram_addr_reg[16]_1[2]
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.820 r  ram0/ram_addr_reg[4]_i_2/O[3]
                         net (fo=1, routed)           1.101     2.921    ram0/ram_addr_reg[4]_i_2_n_4
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.306     3.227 r  ram0/ram_addr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.227    ram0/ram_addr[4]_i_1__0_n_0
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.426     9.541    ram0/CLK
    SLICE_X48Y76         FDRE                                         r  ram0/ram_addr_reg[4]/C
                         clock pessimism              0.398     9.940    
                         clock uncertainty           -0.267     9.672    
    SLICE_X48Y76         FDRE (Setup_fdre_C_D)        0.029     9.701    ram0/ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.701    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.662ns (39.479%)  route 2.548ns (60.521%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.545 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.541    -0.971    clk_cpu
    SLICE_X50Y73         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=3, routed)           1.783     1.330    ram0/ram_addr_reg[16]_1[8]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.855 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.855    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.168 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.765     2.933    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X52Y78         LUT4 (Prop_lut4_I2_O)        0.306     3.239 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.239    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.430     9.545    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398     9.944    
                         clock uncertainty           -0.267     9.676    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.081     9.757    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.584ns (38.069%)  route 2.577ns (61.931%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.545 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.541    -0.971    clk_cpu
    SLICE_X50Y73         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=3, routed)           1.783     1.330    ram0/ram_addr_reg[16]_1[8]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.855 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.855    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.094 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.794     2.888    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X52Y78         LUT4 (Prop_lut4_I2_O)        0.302     3.190 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.190    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.430     9.545    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398     9.944    
                         clock uncertainty           -0.267     9.676    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.077     9.753    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.753    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk6cpu_ClockDivider_1 rise@11.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.564ns (39.046%)  route 2.442ns (60.954%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.545 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.541    -0.971    clk_cpu
    SLICE_X50Y73         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  ram_addr_reg[8]/Q
                         net (fo=3, routed)           1.783     1.330    ram0/ram_addr_reg[16]_1[8]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.855 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.855    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.077 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.658     2.736    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X52Y78         LUT4 (Prop_lut4_I2_O)        0.299     3.035 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.035    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     11.111    11.111 r  
    W5                                                0.000    11.111 r  clk (IN)
                         net (fo=0)                   0.000    11.111    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.661    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217     6.444 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     8.025    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.116 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.430     9.545    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398     9.944    
                         clock uncertainty           -0.267     9.676    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.079     9.755    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  6.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 flags1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.978%)  route 0.660ns (78.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X51Y73         FDRE                                         r  flags1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  flags1_reg[3]/Q
                         net (fo=2, routed)           0.660     0.172    ram0/flags1_reg[15][3]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.045     0.217 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.217    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.818    -0.871    ram0/CLK
    SLICE_X48Y73         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.267    -0.048    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.091     0.043    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.809%)  route 0.669ns (76.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X54Y73         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  ram_addr_reg[1]/Q
                         net (fo=4, routed)           0.669     0.204    ram0/ram_addr_reg[16]_1[1]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.249 r  ram0/ram_addr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.249    ram0/ram_addr[1]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[1]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.267    -0.047    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.121     0.074    ram0/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.209ns (23.211%)  route 0.691ns (76.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X52Y71         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[13]/Q
                         net (fo=3, routed)           0.691     0.228    ram0/ram_addr_reg[16]_1[13]
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.273 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.273    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.823    -0.866    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.267    -0.043    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.120     0.077    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.541%)  route 0.719ns (79.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    clk_cpu
    SLICE_X55Y75         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ram_addr_reg[9]/Q
                         net (fo=3, routed)           0.719     0.230    ram0/ram_addr_reg[16]_1[9]
    SLICE_X52Y78         LUT4 (Prop_lut4_I0_O)        0.045     0.275 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.275    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.822    -0.867    ram0/CLK
    SLICE_X52Y78         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.267    -0.044    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.121     0.077    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.468%)  route 0.723ns (79.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X55Y73         FDRE                                         r  ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram_addr_reg[7]/Q
                         net (fo=3, routed)           0.723     0.234    ram0/ram_addr_reg[16]_1[7]
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.045     0.279 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.279    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.821    -0.868    ram0/CLK
    SLICE_X52Y77         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.267    -0.045    
    SLICE_X52Y77         FDRE (Hold_fdre_C_D)         0.121     0.076    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.215%)  route 0.734ns (79.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X55Y76         FDRE                                         r  ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram_addr_reg[16]/Q
                         net (fo=3, routed)           0.734     0.246    ram0/ram_addr_reg[16]_1[16]
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.291 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.291    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.823    -0.866    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.267    -0.043    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.121     0.078    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.860%)  route 0.751ns (80.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X55Y77         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  ram_addr_reg[15]/Q
                         net (fo=3, routed)           0.751     0.264    ram0/ram_addr_reg[16]_1[15]
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.309 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.823    -0.866    ram0/CLK
    SLICE_X52Y79         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.267    -0.043    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.121     0.078    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 flags1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.519%)  route 0.720ns (79.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X51Y73         FDRE                                         r  flags1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  flags1_reg[7]/Q
                         net (fo=2, routed)           0.720     0.232    ram0/flags1_reg[15][4]
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.277 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.277    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.817    -0.872    ram0/CLK
    SLICE_X48Y75         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.267    -0.049    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.092     0.043    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.209ns (22.147%)  route 0.735ns (77.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X54Y71         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[2]/Q
                         net (fo=3, routed)           0.735     0.271    ram0/ram_addr_reg[16]_1[2]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.316 r  ram0/ram_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.316    ram0/ram_addr[2]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.267    -0.047    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.121     0.074    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.630%)  route 0.762ns (80.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.552    -0.629    clk_cpu
    SLICE_X55Y76         FDRE                                         r  ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  ram_addr_reg[14]/Q
                         net (fo=3, routed)           0.762     0.273    ram0/ram_addr_reg[16]_1[14]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.318 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.819    -0.870    ram0/CLK
    SLICE_X52Y76         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.267    -0.047    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.120     0.073    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       24.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.991ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        7.844ns  (logic 2.950ns (37.609%)  route 4.894ns (62.391%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 65.104 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.315    36.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    36.324 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.357    37.681    douta[2]
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    37.805 r  fb_a_dat_in[2]_i_8/O
                         net (fo=1, routed)           1.335    39.140    fb_a_dat_in[2]_i_8_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.124    39.264 f  fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.887    40.151    ram0/state_reg[0]_6
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    40.275 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    40.275    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.433    65.104    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    65.502    
                         clock uncertainty           -0.267    65.235    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.032    65.267    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         65.267    
                         arrival time                         -40.275    
  -------------------------------------------------------------------
                         slack                                 24.991    

Slack (MET) :             25.645ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        7.239ns  (logic 2.950ns (40.754%)  route 4.289ns (59.246%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 65.103 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.142    36.027    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    36.151 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.418    37.569    douta[0]
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.124    37.693 f  fb_a_dat_in[0]_i_25/O
                         net (fo=1, routed)           0.932    38.625    fb_a_dat_in[0]_i_25_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124    38.749 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.797    39.546    keyboard0/state_reg[1]_10
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124    39.670 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    39.670    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.432    65.103    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    65.501    
                         clock uncertainty           -0.267    65.234    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081    65.315    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         65.315    
                         arrival time                         -39.670    
  -------------------------------------------------------------------
                         slack                                 25.645    

Slack (MET) :             25.811ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        7.021ns  (logic 2.826ns (40.250%)  route 4.195ns (59.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 65.105 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 32.434 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    32.434    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    34.888 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.104    35.993    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    36.117 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.922    38.039    douta[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    38.163 f  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           1.169    39.331    ram0/state_reg[0]_4
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124    39.455 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    39.455    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.434    65.105    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    65.503    
                         clock uncertainty           -0.267    65.236    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    65.267    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         65.267    
                         arrival time                         -39.455    
  -------------------------------------------------------------------
                         slack                                 25.811    

Slack (MET) :             26.291ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        6.540ns  (logic 2.950ns (45.107%)  route 3.590ns (54.893%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 32.434 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    32.434    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    34.888 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=1, routed)           1.295    36.183    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    36.307 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.333    37.640    douta[6]
    SLICE_X42Y61         LUT6 (Prop_lut6_I3_O)        0.124    37.764 f  fb_a_dat_in[6]_i_30/O
                         net (fo=1, routed)           0.161    37.924    fb_a_dat_in[6]_i_30_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    38.048 r  fb_a_dat_in[6]_i_7/O
                         net (fo=1, routed)           0.802    38.850    keyboard0/state_reg[1]_11
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    38.974 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    38.974    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.267    65.237    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.029    65.266    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         65.266    
                         arrival time                         -38.974    
  -------------------------------------------------------------------
                         slack                                 26.291    

Slack (MET) :             26.459ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        6.373ns  (logic 2.826ns (44.342%)  route 3.547ns (55.658%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 32.435 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.614    32.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    34.889 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.448    36.337    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    36.461 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.251    37.712    douta[5]
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    37.836 f  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.849    38.684    keyboard0/state_reg[0]_11
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    38.808 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    38.808    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.267    65.237    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.268    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         65.268    
                         arrival time                         -38.808    
  -------------------------------------------------------------------
                         slack                                 26.459    

Slack (MET) :             27.014ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        5.819ns  (logic 2.826ns (48.569%)  route 2.993ns (51.431%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 32.435 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.614    32.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    34.889 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.221    36.111    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    36.235 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.367    37.602    douta[4]
    SLICE_X47Y62         LUT5 (Prop_lut5_I2_O)        0.124    37.726 f  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.404    38.130    ram0/state_reg[0]_10
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    38.254 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    38.254    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.267    65.237    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.268    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         65.268    
                         arrival time                         -38.254    
  -------------------------------------------------------------------
                         slack                                 27.014    

Slack (MET) :             27.018ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        5.822ns  (logic 2.826ns (48.543%)  route 2.996ns (51.457%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.334    36.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    36.343 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.006    37.349    douta[3]
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    37.473 f  fb_a_dat_in[3]_i_2/O
                         net (fo=1, routed)           0.656    38.129    ram0/state_reg[0]_8
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.253 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    38.253    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    65.507    
                         clock uncertainty           -0.267    65.240    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.031    65.271    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         65.271    
                         arrival time                         -38.253    
  -------------------------------------------------------------------
                         slack                                 27.018    

Slack (MET) :             27.799ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider rise@33.333ns)
  Data Path Delay:        5.039ns  (logic 2.702ns (53.624%)  route 2.337ns (46.375%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.392    36.277    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[7]
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.401 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.945    37.346    douta[7]
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124    37.470 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    37.470    fb_a_dat_in[7]_i_2_n_0
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    65.507    
                         clock uncertainty           -0.267    65.240    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.029    65.269    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         65.269    
                         arrival time                         -37.470    
  -------------------------------------------------------------------
                         slack                                 27.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.231ns (26.607%)  route 0.637ns (73.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.276    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.361     0.206    douta[7]
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.251    fb_a_dat_in[7]_i_2_n_0
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.267    -0.035    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.091     0.056    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.276ns (28.053%)  route 0.708ns (71.947%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.119    -0.357    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X46Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.312 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.369     0.057    douta[3]
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.102 f  fb_a_dat_in[3]_i_2/O
                         net (fo=1, routed)           0.220     0.321    ram0/state_reg[0]_8
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.366    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.267    -0.035    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.092     0.057    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.276ns (20.300%)  route 1.084ns (79.700%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.359    -0.117    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.072 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.425     0.352    douta[5]
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.397 f  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.300     0.697    keyboard0/state_reg[0]_11
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.742 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.742    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.830    -0.860    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.267    -0.037    
    SLICE_X47Y61         FDRE (Hold_fdre_C_D)         0.092     0.055    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.276ns (20.004%)  route 1.104ns (79.996%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.441    -0.036    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.009 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.527     0.536    douta[4]
    SLICE_X47Y62         LUT5 (Prop_lut5_I2_O)        0.045     0.581 f  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.136     0.717    ram0/state_reg[0]_10
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.762 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.762    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.830    -0.860    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.267    -0.037    
    SLICE_X47Y61         FDRE (Hold_fdre_C_D)         0.092     0.055    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.362ns (24.070%)  route 1.142ns (75.930%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.302    -0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X47Y41         LUT6 (Prop_lut6_I3_O)        0.099    -0.089 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.511     0.422    douta[6]
    SLICE_X42Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.467 f  fb_a_dat_in[6]_i_30/O
                         net (fo=1, routed)           0.054     0.521    fb_a_dat_in[6]_i_30_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.566 r  fb_a_dat_in[6]_i_7/O
                         net (fo=1, routed)           0.276     0.842    keyboard0/state_reg[1]_11
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.887    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.830    -0.860    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.267    -0.037    
    SLICE_X44Y61         FDRE (Hold_fdre_C_D)         0.091     0.054    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.321ns (17.912%)  route 1.471ns (82.088%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.343    -0.133    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.088 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.539     0.451    douta[0]
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.496 f  fb_a_dat_in[0]_i_25/O
                         net (fo=1, routed)           0.325     0.821    fb_a_dat_in[0]_i_25_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.866 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.264     1.130    keyboard0/state_reg[1]_10
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.175 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.175    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.827    -0.862    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.267    -0.039    
    SLICE_X38Y61         FDRE (Hold_fdre_C_D)         0.121     0.082    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.276ns (14.929%)  route 1.573ns (85.071%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.318    -0.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.113 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.854     0.741    douta[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.786 f  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           0.401     1.186    ram0/state_reg[0]_4
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.231 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.231    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.829    -0.861    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.267    -0.038    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.092     0.054    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.321ns (15.970%)  route 1.689ns (84.030%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.321    -0.155    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.110 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.511     0.401    douta[2]
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.446 r  fb_a_dat_in[2]_i_8/O
                         net (fo=1, routed)           0.503     0.948    fb_a_dat_in[2]_i_8_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.993 f  fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.354     1.348    ram0/state_reg[0]_6
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.393 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.393    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.828    -0.861    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.267    -0.038    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092     0.054    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  1.339    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            7  Failing Endpoints,  Worst Slack       -6.393ns,  Total Violation      -36.908ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.393ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        17.065ns  (logic 8.042ns (47.125%)  route 9.023ns (52.875%))
  Logic Levels:           27  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 f  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.497    67.386    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.313    67.700 r  fb_a_dat_in[6]_i_93/O
                         net (fo=2, routed)           0.314    68.014    fb_a_dat_in[6]_i_93_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I4_O)        0.124    68.138 r  fb_a_dat_in[3]_i_142/O
                         net (fo=1, routed)           0.415    68.553    ram0/op3_reg[15]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    68.677 r  ram0/fb_a_dat_in[3]_i_117/O
                         net (fo=1, routed)           0.575    69.252    ram0/fb_a_dat_in[3]_i_117_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    69.376 r  ram0/fb_a_dat_in[3]_i_95/O
                         net (fo=1, routed)           0.490    69.866    ram0/fb_a_dat_in[3]_i_95_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    69.990 r  ram0/fb_a_dat_in[3]_i_57/O
                         net (fo=1, routed)           0.469    70.459    ram0/fb_a_dat_in[3]_i_57_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    70.583 r  ram0/fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.151    70.734    ram0/fb_a_dat_in[3]_i_26_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    70.858 r  ram0/fb_a_dat_in[3]_i_10/O
                         net (fo=1, routed)           0.154    71.012    ram0/fb_a_dat_in[3]_i_10_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    71.136 r  ram0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.404    71.540    ram0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124    71.664 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    71.664    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    65.507    
                         clock uncertainty           -0.267    65.240    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.031    65.271    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         65.271    
                         arrival time                         -71.664    
  -------------------------------------------------------------------
                         slack                                 -6.393    

Slack (VIOLATED) :        -6.000ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        16.668ns  (logic 8.042ns (48.249%)  route 8.626ns (51.751%))
  Logic Levels:           27  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 65.105 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.475    67.364    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.313    67.677 r  fb_a_dat_in[0]_i_349/O
                         net (fo=2, routed)           0.308    67.985    fb_a_dat_in[0]_i_349_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124    68.109 r  fb_a_dat_in[1]_i_171/O
                         net (fo=1, routed)           0.520    68.629    ram0/cursor_reg[1]_rep__1_3
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    68.753 r  ram0/fb_a_dat_in[1]_i_131/O
                         net (fo=1, routed)           0.287    69.040    ram0/fb_a_dat_in[1]_i_131_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.124    69.164 r  ram0/fb_a_dat_in[1]_i_93/O
                         net (fo=1, routed)           0.263    69.427    ram0/fb_a_dat_in[1]_i_93_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.124    69.551 r  ram0/fb_a_dat_in[1]_i_55/O
                         net (fo=1, routed)           0.151    69.703    ram0/fb_a_dat_in[1]_i_55_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    69.827 r  ram0/fb_a_dat_in[1]_i_26/O
                         net (fo=1, routed)           0.296    70.123    ram0/fb_a_dat_in[1]_i_26_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124    70.247 r  ram0/fb_a_dat_in[1]_i_10/O
                         net (fo=1, routed)           0.291    70.538    ram0/fb_a_dat_in[1]_i_10_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124    70.662 r  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.481    71.142    ram0/fb_a_dat_in[1]_i_4_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124    71.266 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    71.266    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.434    65.105    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    65.503    
                         clock uncertainty           -0.267    65.236    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    65.267    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         65.267    
                         arrival time                         -71.266    
  -------------------------------------------------------------------
                         slack                                 -6.000    

Slack (VIOLATED) :        -5.428ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        16.096ns  (logic 8.042ns (49.964%)  route 8.054ns (50.036%))
  Logic Levels:           27  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 65.104 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 f  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.351    67.240    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.313    67.553 r  fb_a_dat_in[2]_i_273/O
                         net (fo=1, routed)           0.309    67.862    fb_a_dat_in[2]_i_273_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    67.986 r  fb_a_dat_in[2]_i_234/O
                         net (fo=1, routed)           0.291    68.278    ram0/cursor_reg[2]_rep__1_6
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    68.402 r  ram0/fb_a_dat_in[2]_i_180/O
                         net (fo=1, routed)           0.159    68.560    ram0/fb_a_dat_in[2]_i_180_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    68.684 r  ram0/fb_a_dat_in[2]_i_125/O
                         net (fo=1, routed)           0.312    68.996    ram0/fb_a_dat_in[2]_i_125_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124    69.120 r  ram0/fb_a_dat_in[2]_i_85/O
                         net (fo=1, routed)           0.162    69.282    ram0/fb_a_dat_in[2]_i_85_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124    69.406 r  ram0/fb_a_dat_in[2]_i_35/O
                         net (fo=1, routed)           0.171    69.577    ram0/fb_a_dat_in[2]_i_35_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    69.701 r  ram0/fb_a_dat_in[2]_i_13/O
                         net (fo=1, routed)           0.343    70.044    ram0/fb_a_dat_in[2]_i_13_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.124    70.168 f  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.402    70.570    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.124    70.694 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    70.694    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.433    65.104    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    65.502    
                         clock uncertainty           -0.267    65.235    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.032    65.267    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         65.267    
                         arrival time                         -70.694    
  -------------------------------------------------------------------
                         slack                                 -5.428    

Slack (VIOLATED) :        -5.062ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        15.778ns  (logic 7.918ns (50.184%)  route 7.860ns (49.816%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 65.103 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.475    67.364    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.313    67.677 r  fb_a_dat_in[0]_i_349/O
                         net (fo=2, routed)           0.320    67.997    fb_a_dat_in[0]_i_349_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.124    68.121 r  fb_a_dat_in[0]_i_222/O
                         net (fo=1, routed)           0.161    68.282    ram0/op1_reg[4]
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124    68.406 r  ram0/fb_a_dat_in[0]_i_137/O
                         net (fo=1, routed)           0.300    68.707    ram0/fb_a_dat_in[0]_i_137_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I4_O)        0.124    68.831 r  ram0/fb_a_dat_in[0]_i_79/O
                         net (fo=1, routed)           0.291    69.122    ram0/fb_a_dat_in[0]_i_79_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    69.246 r  ram0/fb_a_dat_in[0]_i_40/O
                         net (fo=1, routed)           0.302    69.548    ram0/fb_a_dat_in[0]_i_40_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    69.672 r  ram0/fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.154    69.826    ram0/fb_a_dat_in[0]_i_12_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I2_O)        0.124    69.950 r  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.303    70.253    keyboard0/pc_reg[7]
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    70.377 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    70.377    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.432    65.103    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    65.501    
                         clock uncertainty           -0.267    65.234    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081    65.315    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         65.315    
                         arrival time                         -70.377    
  -------------------------------------------------------------------
                         slack                                 -5.062    

Slack (VIOLATED) :        -4.788ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        15.457ns  (logic 7.670ns (49.622%)  route 7.787ns (50.378%))
  Logic Levels:           24  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.596    67.485    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X45Y61         LUT5 (Prop_lut5_I3_O)        0.313    67.799 r  fb_a_dat_in[5]_i_67/O
                         net (fo=1, routed)           0.548    68.347    fb_a_dat_in[5]_i_67_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    68.471 r  fb_a_dat_in[5]_i_26/O
                         net (fo=1, routed)           0.288    68.759    fb_a_dat_in[5]_i_26_n_0
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    68.883 r  fb_a_dat_in[5]_i_9/O
                         net (fo=2, routed)           0.359    69.242    ram0/cursor_reg[0]_rep__2_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    69.366 r  ram0/fb_a_dat_in[4]_i_10/O
                         net (fo=1, routed)           0.158    69.524    ram0/fb_a_dat_in[4]_i_10_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    69.648 f  ram0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.283    69.931    ram0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    70.055 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    70.055    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.267    65.237    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.268    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         65.268    
                         arrival time                         -70.055    
  -------------------------------------------------------------------
                         slack                                 -4.788    

Slack (VIOLATED) :        -4.653ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        15.322ns  (logic 7.546ns (49.248%)  route 7.776ns (50.752%))
  Logic Levels:           23  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.596    67.485    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X45Y61         LUT5 (Prop_lut5_I3_O)        0.313    67.799 r  fb_a_dat_in[5]_i_67/O
                         net (fo=1, routed)           0.548    68.347    fb_a_dat_in[5]_i_67_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    68.471 r  fb_a_dat_in[5]_i_26/O
                         net (fo=1, routed)           0.288    68.759    fb_a_dat_in[5]_i_26_n_0
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    68.883 r  fb_a_dat_in[5]_i_9/O
                         net (fo=2, routed)           0.506    69.389    ram0/cursor_reg[0]_rep__2_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    69.513 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.284    69.797    keyboard0/op1_reg[11]
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    69.921 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    69.921    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.267    65.237    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.268    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         65.268    
                         arrival time                         -69.921    
  -------------------------------------------------------------------
                         slack                                 -4.653    

Slack (VIOLATED) :        -4.585ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        15.252ns  (logic 7.546ns (49.477%)  route 7.706ns (50.523%))
  Logic Levels:           23  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 f  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.497    67.386    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.313    67.700 r  fb_a_dat_in[6]_i_93/O
                         net (fo=2, routed)           0.579    68.279    ram0/dat_r_reg[13]_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I4_O)        0.124    68.403 r  ram0/fb_a_dat_in[6]_i_40/O
                         net (fo=1, routed)           0.161    68.564    ram0/fb_a_dat_in[6]_i_40_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.124    68.688 r  ram0/fb_a_dat_in[6]_i_15/O
                         net (fo=1, routed)           0.564    69.252    ram0/fb_a_dat_in[6]_i_15_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.124    69.376 r  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.351    69.726    keyboard0/instruction_raw_reg[3]
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    69.850 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    69.850    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.267    65.237    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.029    65.266    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         65.266    
                         arrival time                         -69.850    
  -------------------------------------------------------------------
                         slack                                 -4.585    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            message_reg[28][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.945ns  (logic 1.076ns (12.029%)  route 7.869ns (87.971%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 65.092 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          3.147    58.202    ram0/op0_reg[15][15]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    58.326 r  ram0/message[35][6]_i_1/O
                         net (fo=6, routed)           1.647    59.973    ram0/message_reg[35][6]
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124    60.097 f  ram0/state[1]_i_5/O
                         net (fo=2, routed)           0.605    60.702    ram0/state_reg[1]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124    60.826 f  ram0/message[1][3]_i_3/O
                         net (fo=1, routed)           0.407    61.233    ram0/message[1][3]_i_3_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    61.357 r  ram0/message[1][3]_i_1/O
                         net (fo=65, routed)          1.049    62.406    ram0/message_reg[15][6]_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124    62.530 r  ram0/message[37][6]_i_1/O
                         net (fo=5, routed)           1.014    63.544    ram0_n_202
    SLICE_X46Y74         FDRE                                         r  message_reg[28][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.421    65.092    clk_cpu
    SLICE_X46Y74         FDRE                                         r  message_reg[28][2]/C
                         clock pessimism              0.398    65.490    
                         clock uncertainty           -0.267    65.223    
    SLICE_X46Y74         FDRE (Setup_fdre_C_R)       -0.524    64.699    message_reg[28][2]
  -------------------------------------------------------------------
                         required time                         64.699    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            message_reg[35][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.945ns  (logic 1.076ns (12.029%)  route 7.869ns (87.971%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 65.092 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          3.147    58.202    ram0/op0_reg[15][15]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    58.326 r  ram0/message[35][6]_i_1/O
                         net (fo=6, routed)           1.647    59.973    ram0/message_reg[35][6]
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124    60.097 f  ram0/state[1]_i_5/O
                         net (fo=2, routed)           0.605    60.702    ram0/state_reg[1]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124    60.826 f  ram0/message[1][3]_i_3/O
                         net (fo=1, routed)           0.407    61.233    ram0/message[1][3]_i_3_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    61.357 r  ram0/message[1][3]_i_1/O
                         net (fo=65, routed)          1.049    62.406    ram0/message_reg[15][6]_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124    62.530 r  ram0/message[37][6]_i_1/O
                         net (fo=5, routed)           1.014    63.544    ram0_n_202
    SLICE_X46Y74         FDRE                                         r  message_reg[35][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.421    65.092    clk_cpu
    SLICE_X46Y74         FDRE                                         r  message_reg[35][6]/C
                         clock pessimism              0.398    65.490    
                         clock uncertainty           -0.267    65.223    
    SLICE_X46Y74         FDRE (Setup_fdre_C_R)       -0.524    64.699    message_reg[35][6]
  -------------------------------------------------------------------
                         required time                         64.699    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            message_reg[37][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.945ns  (logic 1.076ns (12.029%)  route 7.869ns (87.971%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 65.092 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          3.147    58.202    ram0/op0_reg[15][15]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    58.326 r  ram0/message[35][6]_i_1/O
                         net (fo=6, routed)           1.647    59.973    ram0/message_reg[35][6]
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124    60.097 f  ram0/state[1]_i_5/O
                         net (fo=2, routed)           0.605    60.702    ram0/state_reg[1]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124    60.826 f  ram0/message[1][3]_i_3/O
                         net (fo=1, routed)           0.407    61.233    ram0/message[1][3]_i_3_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    61.357 r  ram0/message[1][3]_i_1/O
                         net (fo=65, routed)          1.049    62.406    ram0/message_reg[15][6]_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124    62.530 r  ram0/message[37][6]_i_1/O
                         net (fo=5, routed)           1.014    63.544    ram0_n_202
    SLICE_X46Y74         FDRE                                         r  message_reg[37][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.421    65.092    clk_cpu
    SLICE_X46Y74         FDRE                                         r  message_reg[37][6]/C
                         clock pessimism              0.398    65.490    
                         clock uncertainty           -0.267    65.223    
    SLICE_X46Y74         FDRE (Setup_fdre_C_R)       -0.524    64.699    message_reg[37][6]
  -------------------------------------------------------------------
                         required time                         64.699    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                  1.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            branch_offset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.727%)  route 0.711ns (79.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y55         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[14]/Q
                         net (fo=101, routed)         0.711     0.233    ram0/op0_reg[15][14]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.278 r  ram0/branch_offset[5]_i_1/O
                         net (fo=1, routed)           0.000     0.278    ram0_n_24
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.267    -0.035    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.121     0.086    branch_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.291%)  route 0.731ns (79.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          0.731     0.252    ram0/op0_reg[15][15]
    SLICE_X48Y63         LUT5 (Prop_lut5_I0_O)        0.045     0.297 r  ram0/op3[7]_i_2/O
                         net (fo=1, routed)           0.000     0.297    ram0_n_175
    SLICE_X48Y63         FDRE                                         r  op3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.828    -0.861    clk_cpu
    SLICE_X48Y63         FDRE                                         r  op3_reg[7]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.267    -0.038    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.092     0.054    op3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.973%)  route 0.745ns (80.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[0]/Q
                         net (fo=53, routed)          0.745     0.267    ram0/op0_reg[15][0]
    SLICE_X44Y64         LUT5 (Prop_lut5_I2_O)        0.045     0.312 r  ram0/op3[0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    ram0_n_182
    SLICE_X44Y64         FDRE                                         r  op3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.826    -0.863    clk_cpu
    SLICE_X44Y64         FDRE                                         r  op3_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.267    -0.040    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.091     0.051    op3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            branch_offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.748%)  route 0.806ns (81.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y55         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  ram0/dat_r_reg[14]/Q
                         net (fo=101, routed)         0.806     0.328    ram0/op0_reg[15][14]
    SLICE_X46Y53         LUT5 (Prop_lut5_I2_O)        0.045     0.373 r  ram0/branch_offset[13]_i_1/O
                         net (fo=1, routed)           0.000     0.373    ram0_n_22
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[13]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.267    -0.035    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.120     0.085    branch_offset_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            checksum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.141ns (14.914%)  route 0.804ns (85.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X45Y52         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[6]/Q
                         net (fo=67, routed)          0.804     0.327    dat_r[6]
    SLICE_X39Y63         FDRE                                         r  checksum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.824    -0.865    clk_cpu
    SLICE_X39Y63         FDRE                                         r  checksum_reg[6]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.267    -0.042    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.072     0.030    checksum_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.123%)  route 0.787ns (80.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          0.787     0.308    ram0/op0_reg[15][15]
    SLICE_X53Y66         LUT4 (Prop_lut4_I3_O)        0.045     0.353 r  ram0/op0[7]_i_2/O
                         net (fo=1, routed)           0.000     0.353    ram0_n_108
    SLICE_X53Y66         FDRE                                         r  op0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.827    -0.862    clk_cpu
    SLICE_X53Y66         FDRE                                         r  op0_reg[7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.267    -0.039    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.092     0.053    op0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            instruction_raw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.574%)  route 0.826ns (85.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[9]/Q
                         net (fo=76, routed)          0.826     0.348    dat_r[9]
    SLICE_X38Y64         FDRE                                         r  instruction_raw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.824    -0.865    clk_cpu
    SLICE_X38Y64         FDRE                                         r  instruction_raw_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.267    -0.042    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.059     0.017    instruction_raw_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            branch_offset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.189ns (20.645%)  route 0.726ns (79.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[9]/Q
                         net (fo=76, routed)          0.419    -0.060    ram0/op0_reg[15][9]
    SLICE_X37Y57         LUT3 (Prop_lut3_I0_O)        0.048    -0.012 r  ram0/branch_offset[1]_i_1/O
                         net (fo=1, routed)           0.308     0.296    ram0_n_194
    SLICE_X43Y56         FDRE                                         r  branch_offset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.859    clk_cpu
    SLICE_X43Y56         FDRE                                         r  branch_offset_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.267    -0.036    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.001    -0.035    branch_offset_reg[1]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.186ns (18.486%)  route 0.820ns (81.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.820     0.342    ram0/op0_reg[15][8]
    SLICE_X45Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.387 r  ram0/op2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.387    ram0_n_174
    SLICE_X45Y65         FDRE                                         r  op2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.826    -0.864    clk_cpu
    SLICE_X45Y65         FDRE                                         r  op2_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.267    -0.041    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.092     0.051    op2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.472%)  route 0.821ns (81.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[0]/Q
                         net (fo=53, routed)          0.821     0.343    ram0/op0_reg[15][0]
    SLICE_X49Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.388 r  ram0/op0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    ram0_n_101
    SLICE_X49Y69         FDRE                                         r  op0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.823    -0.866    clk_cpu
    SLICE_X49Y69         FDRE                                         r  op0_reg[0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.267    -0.043    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.091     0.048    op0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       33.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.080ns  (required time - arrival time)
  Source:                 length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        33.355ns  (logic 11.015ns (33.024%)  route 22.340ns (66.976%))
  Logic Levels:           37  (CARRY4=16 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.620    -0.892    clk_cpu
    SLICE_X61Y64         FDRE                                         r  length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  length_reg[2]/Q
                         net (fo=38, routed)          2.598     2.162    length_reg_n_0_[2]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.286 r  fb_a_dat_in[3]_i_90/O
                         net (fo=1, routed)           0.000     2.286    fb_a_dat_in[3]_i_90_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.818 r  fb_a_dat_in_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.818    fb_a_dat_in_reg[3]_i_55_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.932 r  fb_a_dat_in_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.932    fb_a_dat_in_reg[1]_i_100_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.245 r  fb_a_dat_in_reg[6]_i_308/O[3]
                         net (fo=22, routed)          1.816     5.061    ascii_i9[13]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.328     5.389 r  fb_a_dat_in[1]_i_202/O
                         net (fo=22, routed)          1.558     6.947    fb_a_dat_in[1]_i_202_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.328     7.275 r  fb_a_dat_in[6]_i_673/O
                         net (fo=1, routed)           0.000     7.275    fb_a_dat_in[6]_i_673_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  fb_a_dat_in_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.000     7.673    fb_a_dat_in_reg[6]_i_570_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.912 r  fb_a_dat_in_reg[6]_i_428/O[2]
                         net (fo=12, routed)          1.006     8.918    fb_a_dat_in_reg[6]_i_428_n_5
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.302     9.220 r  fb_a_dat_in[6]_i_543/O
                         net (fo=1, routed)           0.000     9.220    fb_a_dat_in[6]_i_543_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.800 r  fb_a_dat_in_reg[6]_i_393/O[2]
                         net (fo=1, routed)           0.837    10.636    fb_a_dat_in_reg[6]_i_393_n_5
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.302    10.938 r  fb_a_dat_in[6]_i_431/O
                         net (fo=1, routed)           0.000    10.938    fb_a_dat_in[6]_i_431_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.516 r  fb_a_dat_in_reg[6]_i_311/O[2]
                         net (fo=1, routed)           0.837    12.353    fb_a_dat_in_reg[6]_i_311_n_5
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.301    12.654 r  fb_a_dat_in[6]_i_282/O
                         net (fo=1, routed)           0.000    12.654    fb_a_dat_in[6]_i_282_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.030 r  fb_a_dat_in_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.030    fb_a_dat_in_reg[6]_i_192_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 f  fb_a_dat_in_reg[6]_i_122/O[0]
                         net (fo=10, routed)          1.067    14.316    fb_a_dat_in_reg[6]_i_122_n_7
    SLICE_X57Y61         LUT1 (Prop_lut1_I0_O)        0.295    14.611 r  fb_a_dat_in[6]_i_210/O
                         net (fo=1, routed)           0.000    14.611    fb_a_dat_in[6]_i_210_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    15.147 r  fb_a_dat_in_reg[6]_i_123/CO[2]
                         net (fo=50, routed)          1.410    16.557    fb_a_dat_in_reg[6]_i_123_n_1
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.313    16.870 r  fb_a_dat_in[6]_i_188/O
                         net (fo=1, routed)           0.000    16.870    fb_a_dat_in[6]_i_188_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.250 r  fb_a_dat_in_reg[6]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.250    fb_a_dat_in_reg[6]_i_113_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.479 r  fb_a_dat_in_reg[6]_i_53/CO[2]
                         net (fo=48, routed)          0.785    18.263    fb_a_dat_in_reg[6]_i_53_n_1
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.310    18.573 r  fb_a_dat_in[6]_i_199/O
                         net (fo=21, routed)          1.526    20.099    fb_a_dat_in[6]_i_199_n_0
    SLICE_X51Y60         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  fb_a_dat_in[6]_i_650/O
                         net (fo=1, routed)           0.536    20.760    fb_a_dat_in[6]_i_650_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.164 r  fb_a_dat_in_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.164    fb_a_dat_in_reg[6]_i_545_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.403 r  fb_a_dat_in_reg[6]_i_406/O[2]
                         net (fo=2, routed)           0.655    22.058    fb_a_dat_in_reg[6]_i_406_n_5
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.301    22.359 r  fb_a_dat_in[6]_i_293/O
                         net (fo=2, routed)           0.817    23.176    fb_a_dat_in[6]_i_293_n_0
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.124    23.300 r  fb_a_dat_in[6]_i_297/O
                         net (fo=1, routed)           0.000    23.300    fb_a_dat_in[6]_i_297_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.880 r  fb_a_dat_in_reg[6]_i_200/O[2]
                         net (fo=3, routed)           0.700    24.580    fb_a_dat_in_reg[6]_i_200_n_5
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.302    24.882 r  fb_a_dat_in[6]_i_300/O
                         net (fo=1, routed)           0.379    25.261    fb_a_dat_in[6]_i_300_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.657 r  fb_a_dat_in_reg[6]_i_201/CO[3]
                         net (fo=4, routed)           1.264    26.921    fb_a_dat_in_reg[6]_i_201_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.045 f  fb_a_dat_in[6]_i_121/O
                         net (fo=2, routed)           0.673    27.718    fb_a_dat_in[6]_i_121_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    27.842 f  fb_a_dat_in[6]_i_55/O
                         net (fo=3, routed)           0.825    28.667    fb_a_dat_in[6]_i_55_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    28.791 r  fb_a_dat_in[5]_i_109/O
                         net (fo=1, routed)           1.023    29.814    ram0/cursor_reg[1]_rep__1_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    29.938 r  ram0/fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.600    30.538    ram0/fb_a_dat_in[5]_i_42_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.662 r  ram0/fb_a_dat_in[5]_i_12/O
                         net (fo=2, routed)           0.987    31.649    ram0/fb_a_dat_in[5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124    31.773 r  ram0/fb_a_dat_in[4]_i_10/O
                         net (fo=1, routed)           0.158    31.931    ram0/fb_a_dat_in[4]_i_10_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.055 f  ram0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.283    32.339    ram0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    32.463 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    32.463    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.562    65.668    
                         clock uncertainty           -0.156    65.512    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.543    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         65.543    
                         arrival time                         -32.463    
  -------------------------------------------------------------------
                         slack                                 33.080    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        32.963ns  (logic 11.839ns (35.916%)  route 21.124ns (64.084%))
  Logic Levels:           44  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 65.105 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.449    26.571    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT5 (Prop_lut5_I3_O)        0.324    26.895 r  fb_a_dat_in[1]_i_195/O
                         net (fo=1, routed)           1.189    28.084    fb_a_dat_in[1]_i_195_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.328    28.412 r  fb_a_dat_in[1]_i_167/O
                         net (fo=1, routed)           0.488    28.899    fb_a_dat_in[1]_i_167_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.023 r  fb_a_dat_in[1]_i_130/O
                         net (fo=1, routed)           0.823    29.846    ram0/cursor_reg[2]_rep__0_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    29.970 r  ram0/fb_a_dat_in[1]_i_93/O
                         net (fo=1, routed)           0.263    30.233    ram0/fb_a_dat_in[1]_i_93_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.124    30.357 r  ram0/fb_a_dat_in[1]_i_55/O
                         net (fo=1, routed)           0.151    30.508    ram0/fb_a_dat_in[1]_i_55_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.632 r  ram0/fb_a_dat_in[1]_i_26/O
                         net (fo=1, routed)           0.296    30.928    ram0/fb_a_dat_in[1]_i_26_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124    31.052 r  ram0/fb_a_dat_in[1]_i_10/O
                         net (fo=1, routed)           0.291    31.343    ram0/fb_a_dat_in[1]_i_10_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.467 r  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.481    31.948    ram0/fb_a_dat_in[1]_i_4_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124    32.072 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    32.072    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.434    65.105    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.562    65.667    
                         clock uncertainty           -0.156    65.511    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    65.542    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         65.542    
                         arrival time                         -32.072    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        32.802ns  (logic 10.891ns (33.202%)  route 21.911ns (66.798%))
  Logic Levels:           36  (CARRY4=16 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.620    -0.892    clk_cpu
    SLICE_X61Y64         FDRE                                         r  length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  length_reg[2]/Q
                         net (fo=38, routed)          2.598     2.162    length_reg_n_0_[2]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.286 r  fb_a_dat_in[3]_i_90/O
                         net (fo=1, routed)           0.000     2.286    fb_a_dat_in[3]_i_90_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.818 r  fb_a_dat_in_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.818    fb_a_dat_in_reg[3]_i_55_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.932 r  fb_a_dat_in_reg[1]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.932    fb_a_dat_in_reg[1]_i_100_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.245 r  fb_a_dat_in_reg[6]_i_308/O[3]
                         net (fo=22, routed)          1.816     5.061    ascii_i9[13]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.328     5.389 r  fb_a_dat_in[1]_i_202/O
                         net (fo=22, routed)          1.558     6.947    fb_a_dat_in[1]_i_202_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.328     7.275 r  fb_a_dat_in[6]_i_673/O
                         net (fo=1, routed)           0.000     7.275    fb_a_dat_in[6]_i_673_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  fb_a_dat_in_reg[6]_i_570/CO[3]
                         net (fo=1, routed)           0.000     7.673    fb_a_dat_in_reg[6]_i_570_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.912 r  fb_a_dat_in_reg[6]_i_428/O[2]
                         net (fo=12, routed)          1.006     8.918    fb_a_dat_in_reg[6]_i_428_n_5
    SLICE_X63Y62         LUT4 (Prop_lut4_I0_O)        0.302     9.220 r  fb_a_dat_in[6]_i_543/O
                         net (fo=1, routed)           0.000     9.220    fb_a_dat_in[6]_i_543_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.800 r  fb_a_dat_in_reg[6]_i_393/O[2]
                         net (fo=1, routed)           0.837    10.636    fb_a_dat_in_reg[6]_i_393_n_5
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.302    10.938 r  fb_a_dat_in[6]_i_431/O
                         net (fo=1, routed)           0.000    10.938    fb_a_dat_in[6]_i_431_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.516 r  fb_a_dat_in_reg[6]_i_311/O[2]
                         net (fo=1, routed)           0.837    12.353    fb_a_dat_in_reg[6]_i_311_n_5
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.301    12.654 r  fb_a_dat_in[6]_i_282/O
                         net (fo=1, routed)           0.000    12.654    fb_a_dat_in[6]_i_282_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.030 r  fb_a_dat_in_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.030    fb_a_dat_in_reg[6]_i_192_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.249 f  fb_a_dat_in_reg[6]_i_122/O[0]
                         net (fo=10, routed)          1.067    14.316    fb_a_dat_in_reg[6]_i_122_n_7
    SLICE_X57Y61         LUT1 (Prop_lut1_I0_O)        0.295    14.611 r  fb_a_dat_in[6]_i_210/O
                         net (fo=1, routed)           0.000    14.611    fb_a_dat_in[6]_i_210_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    15.147 r  fb_a_dat_in_reg[6]_i_123/CO[2]
                         net (fo=50, routed)          1.410    16.557    fb_a_dat_in_reg[6]_i_123_n_1
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.313    16.870 r  fb_a_dat_in[6]_i_188/O
                         net (fo=1, routed)           0.000    16.870    fb_a_dat_in[6]_i_188_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.250 r  fb_a_dat_in_reg[6]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.250    fb_a_dat_in_reg[6]_i_113_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.479 r  fb_a_dat_in_reg[6]_i_53/CO[2]
                         net (fo=48, routed)          0.785    18.263    fb_a_dat_in_reg[6]_i_53_n_1
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.310    18.573 r  fb_a_dat_in[6]_i_199/O
                         net (fo=21, routed)          1.526    20.099    fb_a_dat_in[6]_i_199_n_0
    SLICE_X51Y60         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  fb_a_dat_in[6]_i_650/O
                         net (fo=1, routed)           0.536    20.760    fb_a_dat_in[6]_i_650_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.164 r  fb_a_dat_in_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.164    fb_a_dat_in_reg[6]_i_545_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.403 r  fb_a_dat_in_reg[6]_i_406/O[2]
                         net (fo=2, routed)           0.655    22.058    fb_a_dat_in_reg[6]_i_406_n_5
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.301    22.359 r  fb_a_dat_in[6]_i_293/O
                         net (fo=2, routed)           0.817    23.176    fb_a_dat_in[6]_i_293_n_0
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.124    23.300 r  fb_a_dat_in[6]_i_297/O
                         net (fo=1, routed)           0.000    23.300    fb_a_dat_in[6]_i_297_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.880 r  fb_a_dat_in_reg[6]_i_200/O[2]
                         net (fo=3, routed)           0.700    24.580    fb_a_dat_in_reg[6]_i_200_n_5
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.302    24.882 r  fb_a_dat_in[6]_i_300/O
                         net (fo=1, routed)           0.379    25.261    fb_a_dat_in[6]_i_300_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.657 r  fb_a_dat_in_reg[6]_i_201/CO[3]
                         net (fo=4, routed)           1.264    26.921    fb_a_dat_in_reg[6]_i_201_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.045 f  fb_a_dat_in[6]_i_121/O
                         net (fo=2, routed)           0.673    27.718    fb_a_dat_in[6]_i_121_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    27.842 f  fb_a_dat_in[6]_i_55/O
                         net (fo=3, routed)           0.825    28.667    fb_a_dat_in[6]_i_55_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    28.791 r  fb_a_dat_in[5]_i_109/O
                         net (fo=1, routed)           1.023    29.814    ram0/cursor_reg[1]_rep__1_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    29.938 r  ram0/fb_a_dat_in[5]_i_42/O
                         net (fo=1, routed)           0.600    30.538    ram0/fb_a_dat_in[5]_i_42_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.662 r  ram0/fb_a_dat_in[5]_i_12/O
                         net (fo=2, routed)           0.716    31.378    ram0/fb_a_dat_in[5]_i_12_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    31.502 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.284    31.786    keyboard0/op1_reg[11]
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.910 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    31.910    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.562    65.668    
                         clock uncertainty           -0.156    65.512    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.543    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         65.543    
                         arrival time                         -31.910    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.894ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        32.538ns  (logic 11.519ns (35.401%)  route 21.019ns (64.599%))
  Logic Levels:           43  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 65.104 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.844    26.966    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.332    27.298 r  fb_a_dat_in[6]_i_126/O
                         net (fo=2, routed)           1.001    28.298    fb_a_dat_in[6]_i_126_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    28.422 r  fb_a_dat_in[2]_i_179/O
                         net (fo=1, routed)           1.091    29.514    ram0/cursor_reg[1]_rep__1_7
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.638 r  ram0/fb_a_dat_in[2]_i_125/O
                         net (fo=1, routed)           0.312    29.949    ram0/fb_a_dat_in[2]_i_125_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124    30.073 r  ram0/fb_a_dat_in[2]_i_85/O
                         net (fo=1, routed)           0.162    30.235    ram0/fb_a_dat_in[2]_i_85_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124    30.359 r  ram0/fb_a_dat_in[2]_i_35/O
                         net (fo=1, routed)           0.171    30.530    ram0/fb_a_dat_in[2]_i_35_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    30.654 r  ram0/fb_a_dat_in[2]_i_13/O
                         net (fo=1, routed)           0.343    30.997    ram0/fb_a_dat_in[2]_i_13_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.124    31.121 f  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.402    31.524    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.648 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    31.648    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.433    65.104    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.562    65.666    
                         clock uncertainty           -0.156    65.510    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.032    65.542    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         65.542    
                         arrival time                         -31.648    
  -------------------------------------------------------------------
                         slack                                 33.894    

Slack (MET) :             34.096ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        32.340ns  (logic 11.643ns (36.002%)  route 20.697ns (63.998%))
  Logic Levels:           44  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.460    26.582    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT6 (Prop_lut6_I3_O)        0.332    26.914 r  fb_a_dat_in[3]_i_162/O
                         net (fo=1, routed)           0.503    27.416    fb_a_dat_in[3]_i_162_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.124    27.540 r  fb_a_dat_in[3]_i_140/O
                         net (fo=1, routed)           0.736    28.277    fb_a_dat_in[3]_i_140_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    28.401 r  fb_a_dat_in[3]_i_116/O
                         net (fo=1, routed)           0.636    29.037    ram0/store_var_reg[5]
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.161 r  ram0/fb_a_dat_in[3]_i_95/O
                         net (fo=1, routed)           0.490    29.651    ram0/fb_a_dat_in[3]_i_95_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.775 r  ram0/fb_a_dat_in[3]_i_57/O
                         net (fo=1, routed)           0.469    30.244    ram0/fb_a_dat_in[3]_i_57_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    30.368 r  ram0/fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.151    30.519    ram0/fb_a_dat_in[3]_i_26_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    30.643 r  ram0/fb_a_dat_in[3]_i_10/O
                         net (fo=1, routed)           0.154    30.797    ram0/fb_a_dat_in[3]_i_10_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    30.921 r  ram0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.404    31.325    ram0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124    31.449 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    31.449    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.562    65.671    
                         clock uncertainty           -0.156    65.515    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.031    65.546    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         65.546    
                         arrival time                         -31.449    
  -------------------------------------------------------------------
                         slack                                 34.096    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        32.237ns  (logic 11.147ns (34.579%)  route 21.090ns (65.421%))
  Logic Levels:           40  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.844    26.966    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.332    27.298 r  fb_a_dat_in[6]_i_126/O
                         net (fo=2, routed)           0.611    27.909    fb_a_dat_in[6]_i_126_n_0
    SLICE_X53Y57         LUT4 (Prop_lut4_I2_O)        0.124    28.033 f  fb_a_dat_in[6]_i_59/O
                         net (fo=2, routed)           1.205    29.238    fb_a_dat_in[6]_i_59_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I1_O)        0.124    29.362 r  fb_a_dat_in[6]_i_23/O
                         net (fo=1, routed)           0.658    30.021    fb_a_dat_in[6]_i_23_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I5_O)        0.124    30.145 r  fb_a_dat_in[6]_i_5/O
                         net (fo=1, routed)           1.077    31.222    keyboard0/cursor_reg[1]_rep__1_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.124    31.346 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    31.346    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.562    65.668    
                         clock uncertainty           -0.156    65.512    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.029    65.541    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         65.541    
                         arrival time                         -31.346    
  -------------------------------------------------------------------
                         slack                                 34.195    

Slack (MET) :             34.579ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        31.902ns  (logic 11.395ns (35.719%)  route 20.507ns (64.281%))
  Logic Levels:           42  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 65.103 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.621    -0.891    clk_cpu
    SLICE_X63Y63         FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  length_reg[13]/Q
                         net (fo=26, routed)          1.197     0.762    length_reg_n_0_[13]
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124     0.886 r  fb_a_dat_in[3]_i_109/O
                         net (fo=1, routed)           0.000     0.886    fb_a_dat_in[3]_i_109_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.284 r  fb_a_dat_in_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000     1.284    fb_a_dat_in_reg[3]_i_84_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.555 r  fb_a_dat_in_reg[3]_i_54/CO[0]
                         net (fo=287, routed)         3.165     4.719    ascii_i10
    SLICE_X61Y51         LUT3 (Prop_lut3_I1_O)        0.373     5.092 r  fb_a_dat_in[6]_i_787/O
                         net (fo=1, routed)           0.000     5.092    fb_a_dat_in[6]_i_787_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.642 r  fb_a_dat_in_reg[6]_i_773/CO[3]
                         net (fo=1, routed)           0.000     5.642    fb_a_dat_in_reg[6]_i_773_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.756 r  fb_a_dat_in_reg[6]_i_760/CO[3]
                         net (fo=1, routed)           0.000     5.756    fb_a_dat_in_reg[6]_i_760_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.870 r  fb_a_dat_in_reg[6]_i_739/CO[3]
                         net (fo=1, routed)           0.000     5.870    fb_a_dat_in_reg[6]_i_739_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.984 r  fb_a_dat_in_reg[6]_i_694/CO[3]
                         net (fo=1, routed)           0.000     5.984    fb_a_dat_in_reg[6]_i_694_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  fb_a_dat_in_reg[6]_i_601/CO[1]
                         net (fo=7, routed)           1.126     7.267    fb_a_dat_in_reg[6]_i_601_n_2
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.329     7.596 r  fb_a_dat_in[6]_i_692/O
                         net (fo=1, routed)           0.000     7.596    fb_a_dat_in[6]_i_692_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.129 r  fb_a_dat_in_reg[6]_i_592/CO[3]
                         net (fo=1, routed)           0.000     8.129    fb_a_dat_in_reg[6]_i_592_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  fb_a_dat_in_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.246    fb_a_dat_in_reg[6]_i_447_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 f  fb_a_dat_in_reg[6]_i_321/O[0]
                         net (fo=6, routed)           1.515     9.980    fb_a_dat_in_reg[6]_i_321_n_7
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.295    10.275 r  fb_a_dat_in[6]_i_603/O
                         net (fo=1, routed)           0.000    10.275    fb_a_dat_in[6]_i_603_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.676 r  fb_a_dat_in_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.676    fb_a_dat_in_reg[6]_i_457_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  fb_a_dat_in_reg[6]_i_323/CO[3]
                         net (fo=1, routed)           0.000    10.790    fb_a_dat_in_reg[6]_i_323_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.061 r  fb_a_dat_in_reg[6]_i_322/CO[0]
                         net (fo=53, routed)          2.014    13.075    fb_a_dat_in_reg[6]_i_322_n_3
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.373    13.448 r  fb_a_dat_in[6]_i_487/O
                         net (fo=1, routed)           0.000    13.448    fb_a_dat_in[6]_i_487_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.961 r  fb_a_dat_in_reg[6]_i_337/CO[3]
                         net (fo=1, routed)           0.000    13.961    fb_a_dat_in_reg[6]_i_337_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.215 r  fb_a_dat_in_reg[6]_i_219/CO[0]
                         net (fo=52, routed)          1.932    16.147    fb_a_dat_in_reg[6]_i_219_n_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    16.514 f  fb_a_dat_in[6]_i_684/O
                         net (fo=9, routed)           1.065    17.580    fb_a_dat_in[6]_i_684_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.704 r  fb_a_dat_in[6]_i_582/O
                         net (fo=2, routed)           0.722    18.425    fb_a_dat_in[6]_i_582_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  fb_a_dat_in[6]_i_586/O
                         net (fo=1, routed)           0.000    18.549    fb_a_dat_in[6]_i_586_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.099 r  fb_a_dat_in_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.099    fb_a_dat_in_reg[6]_i_433_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.213 r  fb_a_dat_in_reg[6]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.213    fb_a_dat_in_reg[6]_i_312_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.327 r  fb_a_dat_in_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    19.327    fb_a_dat_in_reg[6]_i_211_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.566 r  fb_a_dat_in_reg[6]_i_125/O[2]
                         net (fo=12, routed)          1.449    21.015    fb_a_dat_in_reg[6]_i_125_n_5
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.302    21.317 r  fb_a_dat_in[6]_i_723/O
                         net (fo=1, routed)           0.000    21.317    fb_a_dat_in[6]_i_723_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.867 r  fb_a_dat_in_reg[6]_i_633/CO[3]
                         net (fo=1, routed)           0.000    21.867    fb_a_dat_in_reg[6]_i_633_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.201 r  fb_a_dat_in_reg[6]_i_496/O[1]
                         net (fo=2, routed)           0.853    23.054    fb_a_dat_in_reg[6]_i_496_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.303    23.357 r  fb_a_dat_in[6]_i_495/O
                         net (fo=1, routed)           0.000    23.357    fb_a_dat_in[6]_i_495_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.609 r  fb_a_dat_in_reg[6]_i_340/O[0]
                         net (fo=3, routed)           1.015    24.624    fb_a_dat_in_reg[6]_i_340_n_7
    SLICE_X57Y55         LUT6 (Prop_lut6_I0_O)        0.295    24.919 r  fb_a_dat_in[6]_i_467/O
                         net (fo=1, routed)           0.642    25.561    fb_a_dat_in[6]_i_467_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.965 r  fb_a_dat_in_reg[6]_i_328/CO[3]
                         net (fo=1, routed)           0.000    25.965    fb_a_dat_in_reg[6]_i_328_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.122 f  fb_a_dat_in_reg[6]_i_217/CO[1]
                         net (fo=4, routed)           0.449    26.571    fb_a_dat_in_reg[6]_i_217_n_2
    SLICE_X54Y57         LUT4 (Prop_lut4_I0_O)        0.332    26.903 r  fb_a_dat_in[0]_i_243/O
                         net (fo=1, routed)           1.000    27.903    fb_a_dat_in[0]_i_243_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124    28.027 r  fb_a_dat_in[0]_i_146/O
                         net (fo=1, routed)           0.964    28.991    fb_a_dat_in[0]_i_146_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.124    29.115 r  fb_a_dat_in[0]_i_82/O
                         net (fo=1, routed)           0.642    29.757    ram0/cursor_reg[4]_rep_1
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.881 r  ram0/fb_a_dat_in[0]_i_40/O
                         net (fo=1, routed)           0.302    30.182    ram0/fb_a_dat_in[0]_i_40_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    30.306 r  ram0/fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.154    30.460    ram0/fb_a_dat_in[0]_i_12_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I2_O)        0.124    30.584 r  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.303    30.887    keyboard0/pc_reg[7]
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    31.011 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    31.011    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.432    65.103    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.562    65.665    
                         clock uncertainty           -0.156    65.509    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081    65.590    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         65.590    
                         arrival time                         -31.011    
  -------------------------------------------------------------------
                         slack                                 34.579    

Slack (MET) :             37.177ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cursor_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        29.413ns  (logic 9.248ns (31.442%)  route 20.165ns (68.558%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 65.098 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.542    -0.970    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cursor_reg[2]_rep__1/Q
                         net (fo=113, routed)         3.145     2.694    cursor_reg[2]_rep__1_n_0
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.116     2.810 r  fb_a_dat_in[1]_i_74/O
                         net (fo=4, routed)           1.924     4.733    fb_a_dat_in[1]_i_74_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.328     5.061 r  cursor[13]_i_150/O
                         net (fo=1, routed)           0.000     5.061    cursor[13]_i_150_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.459 r  cursor_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     5.459    cursor_reg[13]_i_142_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  cursor_reg[13]_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.573    cursor_reg[13]_i_131_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.907 r  cursor_reg[13]_i_117/O[1]
                         net (fo=2, routed)           0.727     6.634    cursor_reg[13]_i_117_n_6
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.303     6.937 r  cursor[13]_i_129/O
                         net (fo=1, routed)           0.000     6.937    cursor[13]_i_129_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.164 r  cursor_reg[13]_i_116/O[1]
                         net (fo=1, routed)           0.791     7.955    cursor_reg[13]_i_116_n_6
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.258 r  cursor[13]_i_101/O
                         net (fo=1, routed)           0.000     8.258    cursor[13]_i_101_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.659 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.659    cursor_reg[13]_i_81_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 r  cursor_reg[13]_i_82/O[0]
                         net (fo=7, routed)           0.868     9.749    cursor_reg[13]_i_82_n_7
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.299    10.048 r  cursor[5]_i_44/O
                         net (fo=1, routed)           0.000    10.048    cursor[5]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  cursor_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.598    cursor_reg[5]_i_21_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  cursor_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.712    cursor_reg[13]_i_35_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.934 f  cursor_reg[13]_i_27/O[0]
                         net (fo=8, routed)           1.294    12.228    cursor_reg[13]_i_27_n_7
    SLICE_X33Y67         LUT2 (Prop_lut2_I1_O)        0.299    12.527 r  cursor[5]_i_52/O
                         net (fo=1, routed)           0.000    12.527    cursor[5]_i_52_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.925 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=51, routed)          1.930    14.855    cursor_reg[5]_i_22_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.979 r  cursor[13]_i_127/O
                         net (fo=1, routed)           0.000    14.979    cursor[13]_i_127_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.511 r  cursor_reg[13]_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.511    cursor_reg[13]_i_107_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  cursor_reg[13]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.625    cursor_reg[13]_i_93_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  cursor_reg[13]_i_80/O[2]
                         net (fo=2, routed)           0.817    16.681    cursor_reg[13]_i_80_n_5
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.302    16.983 r  cursor[13]_i_60/O
                         net (fo=1, routed)           0.000    16.983    cursor[13]_i_60_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.384 r  cursor_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    cursor_reg[13]_i_33_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.606 f  cursor_reg[13]_i_78/O[0]
                         net (fo=1, routed)           0.968    18.574    cursor_reg[13]_i_78_n_7
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.299    18.873 r  cursor[13]_i_53/O
                         net (fo=1, routed)           0.000    18.873    cursor[13]_i_53_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.274 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.947    20.220    cursor_reg[13]_i_32_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.150    20.370 r  cursor[13]_i_70/O
                         net (fo=1, routed)           0.867    21.237    cursor[13]_i_70_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.326    21.563 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.804    22.367    cursor[13]_i_40_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.491 f  cursor[13]_i_28/O
                         net (fo=12, routed)          0.690    23.182    keyboard0/cursor_reg[3]_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I1_O)        0.124    23.306 f  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.948    24.254    keyboard0/cursor[2]_i_9_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.378 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.571    24.949    keyboard0/cursor[2]_i_8_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.073 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.976    26.049    keyboard0/cursor[2]_i_6_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.171    26.344    keyboard0/cursor[2]_i_5_n_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_3/O
                         net (fo=1, routed)           0.680    27.148    keyboard0/cursor[2]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.272 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.047    28.319    keyboard0/cursor[2]_i_2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    28.443 r  keyboard0/cursor[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    28.443    keyboard0_n_61
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.427    65.098    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
                         clock pessimism              0.599    65.697    
                         clock uncertainty           -0.156    65.541    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.079    65.620    cursor_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         65.620    
                         arrival time                         -28.443    
  -------------------------------------------------------------------
                         slack                                 37.177    

Slack (MET) :             37.191ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        29.399ns  (logic 9.248ns (31.457%)  route 20.151ns (68.543%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 65.098 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.542    -0.970    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cursor_reg[2]_rep__1/Q
                         net (fo=113, routed)         3.145     2.694    cursor_reg[2]_rep__1_n_0
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.116     2.810 r  fb_a_dat_in[1]_i_74/O
                         net (fo=4, routed)           1.924     4.733    fb_a_dat_in[1]_i_74_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.328     5.061 r  cursor[13]_i_150/O
                         net (fo=1, routed)           0.000     5.061    cursor[13]_i_150_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.459 r  cursor_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     5.459    cursor_reg[13]_i_142_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  cursor_reg[13]_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.573    cursor_reg[13]_i_131_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.907 r  cursor_reg[13]_i_117/O[1]
                         net (fo=2, routed)           0.727     6.634    cursor_reg[13]_i_117_n_6
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.303     6.937 r  cursor[13]_i_129/O
                         net (fo=1, routed)           0.000     6.937    cursor[13]_i_129_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.164 r  cursor_reg[13]_i_116/O[1]
                         net (fo=1, routed)           0.791     7.955    cursor_reg[13]_i_116_n_6
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.258 r  cursor[13]_i_101/O
                         net (fo=1, routed)           0.000     8.258    cursor[13]_i_101_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.659 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.659    cursor_reg[13]_i_81_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 r  cursor_reg[13]_i_82/O[0]
                         net (fo=7, routed)           0.868     9.749    cursor_reg[13]_i_82_n_7
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.299    10.048 r  cursor[5]_i_44/O
                         net (fo=1, routed)           0.000    10.048    cursor[5]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  cursor_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.598    cursor_reg[5]_i_21_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  cursor_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.712    cursor_reg[13]_i_35_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.934 f  cursor_reg[13]_i_27/O[0]
                         net (fo=8, routed)           1.294    12.228    cursor_reg[13]_i_27_n_7
    SLICE_X33Y67         LUT2 (Prop_lut2_I1_O)        0.299    12.527 r  cursor[5]_i_52/O
                         net (fo=1, routed)           0.000    12.527    cursor[5]_i_52_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.925 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=51, routed)          1.930    14.855    cursor_reg[5]_i_22_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.979 r  cursor[13]_i_127/O
                         net (fo=1, routed)           0.000    14.979    cursor[13]_i_127_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.511 r  cursor_reg[13]_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.511    cursor_reg[13]_i_107_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  cursor_reg[13]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.625    cursor_reg[13]_i_93_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  cursor_reg[13]_i_80/O[2]
                         net (fo=2, routed)           0.817    16.681    cursor_reg[13]_i_80_n_5
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.302    16.983 r  cursor[13]_i_60/O
                         net (fo=1, routed)           0.000    16.983    cursor[13]_i_60_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.384 r  cursor_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    cursor_reg[13]_i_33_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.606 f  cursor_reg[13]_i_78/O[0]
                         net (fo=1, routed)           0.968    18.574    cursor_reg[13]_i_78_n_7
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.299    18.873 r  cursor[13]_i_53/O
                         net (fo=1, routed)           0.000    18.873    cursor[13]_i_53_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.274 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.947    20.220    cursor_reg[13]_i_32_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.150    20.370 r  cursor[13]_i_70/O
                         net (fo=1, routed)           0.867    21.237    cursor[13]_i_70_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.326    21.563 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.804    22.367    cursor[13]_i_40_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.491 f  cursor[13]_i_28/O
                         net (fo=12, routed)          0.690    23.182    keyboard0/cursor_reg[3]_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I1_O)        0.124    23.306 f  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.948    24.254    keyboard0/cursor[2]_i_9_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.378 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.571    24.949    keyboard0/cursor[2]_i_8_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.073 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.976    26.049    keyboard0/cursor[2]_i_6_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.171    26.344    keyboard0/cursor[2]_i_5_n_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_3/O
                         net (fo=1, routed)           0.680    27.148    keyboard0/cursor[2]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.272 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.033    28.305    keyboard0/cursor[2]_i_2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    28.429 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    28.429    keyboard0_n_60
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.427    65.098    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.599    65.697    
                         clock uncertainty           -0.156    65.541    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.079    65.620    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         65.620    
                         arrival time                         -28.429    
  -------------------------------------------------------------------
                         slack                                 37.191    

Slack (MET) :             37.679ns  (required time - arrival time)
  Source:                 cursor_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        28.909ns  (logic 9.248ns (31.990%)  route 19.661ns (68.010%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 65.098 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.542    -0.970    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cursor_reg[2]_rep__1/Q
                         net (fo=113, routed)         3.145     2.694    cursor_reg[2]_rep__1_n_0
    SLICE_X60Y76         LUT2 (Prop_lut2_I1_O)        0.116     2.810 r  fb_a_dat_in[1]_i_74/O
                         net (fo=4, routed)           1.924     4.733    fb_a_dat_in[1]_i_74_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.328     5.061 r  cursor[13]_i_150/O
                         net (fo=1, routed)           0.000     5.061    cursor[13]_i_150_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.459 r  cursor_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     5.459    cursor_reg[13]_i_142_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  cursor_reg[13]_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.573    cursor_reg[13]_i_131_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.907 r  cursor_reg[13]_i_117/O[1]
                         net (fo=2, routed)           0.727     6.634    cursor_reg[13]_i_117_n_6
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.303     6.937 r  cursor[13]_i_129/O
                         net (fo=1, routed)           0.000     6.937    cursor[13]_i_129_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.164 r  cursor_reg[13]_i_116/O[1]
                         net (fo=1, routed)           0.791     7.955    cursor_reg[13]_i_116_n_6
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.258 r  cursor[13]_i_101/O
                         net (fo=1, routed)           0.000     8.258    cursor[13]_i_101_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.659 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.659    cursor_reg[13]_i_81_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 r  cursor_reg[13]_i_82/O[0]
                         net (fo=7, routed)           0.868     9.749    cursor_reg[13]_i_82_n_7
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.299    10.048 r  cursor[5]_i_44/O
                         net (fo=1, routed)           0.000    10.048    cursor[5]_i_44_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  cursor_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.598    cursor_reg[5]_i_21_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.712 r  cursor_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.712    cursor_reg[13]_i_35_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.934 f  cursor_reg[13]_i_27/O[0]
                         net (fo=8, routed)           1.294    12.228    cursor_reg[13]_i_27_n_7
    SLICE_X33Y67         LUT2 (Prop_lut2_I1_O)        0.299    12.527 r  cursor[5]_i_52/O
                         net (fo=1, routed)           0.000    12.527    cursor[5]_i_52_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.925 r  cursor_reg[5]_i_22/CO[3]
                         net (fo=51, routed)          1.930    14.855    cursor_reg[5]_i_22_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.979 r  cursor[13]_i_127/O
                         net (fo=1, routed)           0.000    14.979    cursor[13]_i_127_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.511 r  cursor_reg[13]_i_107/CO[3]
                         net (fo=1, routed)           0.000    15.511    cursor_reg[13]_i_107_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  cursor_reg[13]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.625    cursor_reg[13]_i_93_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  cursor_reg[13]_i_80/O[2]
                         net (fo=2, routed)           0.817    16.681    cursor_reg[13]_i_80_n_5
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.302    16.983 r  cursor[13]_i_60/O
                         net (fo=1, routed)           0.000    16.983    cursor[13]_i_60_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.384 r  cursor_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    cursor_reg[13]_i_33_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.606 f  cursor_reg[13]_i_78/O[0]
                         net (fo=1, routed)           0.968    18.574    cursor_reg[13]_i_78_n_7
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.299    18.873 r  cursor[13]_i_53/O
                         net (fo=1, routed)           0.000    18.873    cursor[13]_i_53_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.274 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.947    20.220    cursor_reg[13]_i_32_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.150    20.370 r  cursor[13]_i_70/O
                         net (fo=1, routed)           0.867    21.237    cursor[13]_i_70_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.326    21.563 r  cursor[13]_i_40/O
                         net (fo=1, routed)           0.804    22.367    cursor[13]_i_40_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    22.491 f  cursor[13]_i_28/O
                         net (fo=12, routed)          0.690    23.182    keyboard0/cursor_reg[3]_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I1_O)        0.124    23.306 f  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.948    24.254    keyboard0/cursor[2]_i_9_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.378 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.571    24.949    keyboard0/cursor[2]_i_8_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.073 f  keyboard0/cursor[2]_i_6/O
                         net (fo=1, routed)           0.976    26.049    keyboard0/cursor[2]_i_6_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.171    26.344    keyboard0/cursor[2]_i_5_n_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_3/O
                         net (fo=1, routed)           0.680    27.148    keyboard0/cursor[2]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.272 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.543    27.815    keyboard0/cursor[2]_i_2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    27.939 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    27.939    keyboard0_n_23
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.427    65.098    clk_cpu
    SLICE_X46Y70         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.599    65.697    
                         clock uncertainty           -0.156    65.541    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.077    65.618    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         65.618    
                         arrival time                         -27.939    
  -------------------------------------------------------------------
                         slack                                 37.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X36Y77         FDRE                                         r  keyboard0/ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/ascii_reg[0]/Q
                         net (fo=1, routed)           0.126    -0.364    keyboard0/ascii_reg_n_0_[0]
    SLICE_X36Y75         FDRE                                         r  keyboard0/ascii_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.813    -0.876    keyboard0/clk_cpu
    SLICE_X36Y75         FDRE                                         r  keyboard0/ascii_code_reg[0]/C
                         clock pessimism              0.256    -0.620    
                         clock uncertainty            0.156    -0.464    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.070    -0.394    keyboard0/ascii_code_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.312%)  route 0.157ns (52.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.549    -0.632    keyboard0/clk_cpu
    SLICE_X31Y76         FDRE                                         r  keyboard0/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  keyboard0/ascii_reg[2]/Q
                         net (fo=1, routed)           0.157    -0.334    keyboard0/ascii_reg_n_0_[2]
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.812    -0.877    keyboard0/clk_cpu
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[2]/C
                         clock pessimism              0.275    -0.602    
                         clock uncertainty            0.156    -0.446    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.059    -0.387    keyboard0/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.550    -0.631    clk_cpu
    SLICE_X45Y73         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  state_reg[2]/Q
                         net (fo=174, routed)         0.133    -0.357    keyboard0/Q[2]
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  keyboard0/state[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.312    keyboard0_n_26
    SLICE_X44Y73         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.817    -0.873    clk_cpu
    SLICE_X44Y73         FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.255    -0.618    
                         clock uncertainty            0.156    -0.462    
    SLICE_X44Y73         FDRE (Hold_fdre_C_D)         0.092    -0.370    state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 keyboard0/e0_code_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.444%)  route 0.138ns (42.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X37Y78         FDRE                                         r  keyboard0/e0_code_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/e0_code_reg/Q
                         net (fo=11, routed)          0.138    -0.351    keyboard0/ps2_keyboard_0/e0_code_reg_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.306 r  keyboard0/ps2_keyboard_0/ascii[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    keyboard0/ps2_keyboard_0_n_11
    SLICE_X36Y77         FDRE                                         r  keyboard0/ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.816    -0.873    keyboard0/clk_cpu
    SLICE_X36Y77         FDRE                                         r  keyboard0/ascii_reg[0]/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.156    -0.461    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.091    -0.370    keyboard0/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.145%)  route 0.144ns (40.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.554    -0.627    clk_cpu
    SLICE_X54Y72         FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  pc_reg[5]/Q
                         net (fo=12, routed)          0.144    -0.319    ram0/pc_reg[16]_1[5]
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.045    -0.274 r  ram0/ram_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ram0_n_120
    SLICE_X54Y73         FDRE                                         r  ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.819    -0.870    clk_cpu
    SLICE_X54Y73         FDRE                                         r  ram_addr_reg[5]/C
                         clock pessimism              0.254    -0.616    
                         clock uncertainty            0.156    -0.460    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.121    -0.339    ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.041%)  route 0.172ns (54.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X33Y78         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.317    keyboard0/ascii_reg_n_0_[5]
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.812    -0.877    keyboard0/clk_cpu
    SLICE_X34Y75         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.275    -0.602    
                         clock uncertainty            0.156    -0.446    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.063    -0.383    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X15Y75         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=6, routed)           0.143    -0.346    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X15Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.301 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    keyboard0/ps2_keyboard_0/p_0_in__0[5]
    SLICE_X15Y75         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.817    -0.872    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X15Y75         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.242    -0.630    
                         clock uncertainty            0.156    -0.474    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.092    -0.382    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 op3_type_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            op3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.329%)  route 0.191ns (50.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.556    -0.625    clk_cpu
    SLICE_X44Y67         FDSE                                         r  op3_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.484 r  op3_type_reg[0]/Q
                         net (fo=11, routed)          0.191    -0.293    ram0/data99[0]
    SLICE_X46Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  ram0/op3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    ram0_n_179
    SLICE_X46Y66         FDRE                                         r  op3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.825    -0.865    clk_cpu
    SLICE_X46Y66         FDRE                                         r  op3_reg[3]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.156    -0.454    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.121    -0.333    op3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.668%)  route 0.161ns (46.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.553    -0.628    keyboard0/clk_cpu
    SLICE_X36Y80         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.161    -0.327    keyboard0/ps2_keyboard_0/break
    SLICE_X36Y79         LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.282    keyboard0/ps2_keyboard_0_n_16
    SLICE_X36Y79         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.818    -0.871    keyboard0/clk_cpu
    SLICE_X36Y79         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.256    -0.615    
                         clock uncertainty            0.156    -0.459    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.092    -0.367    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 keyboard0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            keyboard0/e0_code_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.731%)  route 0.160ns (46.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.551    -0.630    keyboard0/clk_cpu
    SLICE_X36Y78         FDRE                                         r  keyboard0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  keyboard0/state_reg[1]/Q
                         net (fo=12, routed)          0.160    -0.329    keyboard0/ps2_keyboard_0/Q[1]
    SLICE_X37Y78         LUT6 (Prop_lut6_I4_O)        0.045    -0.284 r  keyboard0/ps2_keyboard_0/e0_code_i_1/O
                         net (fo=1, routed)           0.000    -0.284    keyboard0/ps2_keyboard_0_n_15
    SLICE_X37Y78         FDRE                                         r  keyboard0/e0_code_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.817    -0.872    keyboard0/clk_cpu
    SLICE_X37Y78         FDRE                                         r  keyboard0/e0_code_reg/C
                         clock pessimism              0.255    -0.617    
                         clock uncertainty            0.156    -0.461    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.091    -0.370    keyboard0/e0_code_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       24.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.991ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        7.844ns  (logic 2.950ns (37.609%)  route 4.894ns (62.391%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 65.104 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.315    36.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    36.324 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.357    37.681    douta[2]
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    37.805 r  fb_a_dat_in[2]_i_8/O
                         net (fo=1, routed)           1.335    39.140    fb_a_dat_in[2]_i_8_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.124    39.264 f  fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.887    40.151    ram0/state_reg[0]_6
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    40.275 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    40.275    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.433    65.104    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    65.502    
                         clock uncertainty           -0.267    65.235    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.032    65.267    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         65.267    
                         arrival time                         -40.275    
  -------------------------------------------------------------------
                         slack                                 24.991    

Slack (MET) :             25.645ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        7.239ns  (logic 2.950ns (40.754%)  route 4.289ns (59.246%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 65.103 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.142    36.027    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    36.151 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.418    37.569    douta[0]
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.124    37.693 f  fb_a_dat_in[0]_i_25/O
                         net (fo=1, routed)           0.932    38.625    fb_a_dat_in[0]_i_25_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124    38.749 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.797    39.546    keyboard0/state_reg[1]_10
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124    39.670 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    39.670    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.432    65.103    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    65.501    
                         clock uncertainty           -0.267    65.234    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081    65.315    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         65.315    
                         arrival time                         -39.670    
  -------------------------------------------------------------------
                         slack                                 25.645    

Slack (MET) :             25.811ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        7.021ns  (logic 2.826ns (40.250%)  route 4.195ns (59.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 65.105 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 32.434 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    32.434    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    34.888 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.104    35.993    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    36.117 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.922    38.039    douta[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    38.163 f  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           1.169    39.331    ram0/state_reg[0]_4
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124    39.455 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    39.455    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.434    65.105    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    65.503    
                         clock uncertainty           -0.267    65.236    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    65.267    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         65.267    
                         arrival time                         -39.455    
  -------------------------------------------------------------------
                         slack                                 25.811    

Slack (MET) :             26.291ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        6.540ns  (logic 2.950ns (45.107%)  route 3.590ns (54.893%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 32.434 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    32.434    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    34.888 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=1, routed)           1.295    36.183    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124    36.307 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.333    37.640    douta[6]
    SLICE_X42Y61         LUT6 (Prop_lut6_I3_O)        0.124    37.764 f  fb_a_dat_in[6]_i_30/O
                         net (fo=1, routed)           0.161    37.924    fb_a_dat_in[6]_i_30_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    38.048 r  fb_a_dat_in[6]_i_7/O
                         net (fo=1, routed)           0.802    38.850    keyboard0/state_reg[1]_11
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    38.974 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    38.974    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.267    65.237    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.029    65.266    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         65.266    
                         arrival time                         -38.974    
  -------------------------------------------------------------------
                         slack                                 26.291    

Slack (MET) :             26.459ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        6.373ns  (logic 2.826ns (44.342%)  route 3.547ns (55.658%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 32.435 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.614    32.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    34.889 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.448    36.337    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    36.461 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.251    37.712    douta[5]
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    37.836 f  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.849    38.684    keyboard0/state_reg[0]_11
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    38.808 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    38.808    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.267    65.237    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.268    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         65.268    
                         arrival time                         -38.808    
  -------------------------------------------------------------------
                         slack                                 26.459    

Slack (MET) :             27.014ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        5.819ns  (logic 2.826ns (48.569%)  route 2.993ns (51.431%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 32.435 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.614    32.435    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    34.889 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.221    36.111    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    36.235 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.367    37.602    douta[4]
    SLICE_X47Y62         LUT5 (Prop_lut5_I2_O)        0.124    37.726 f  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.404    38.130    ram0/state_reg[0]_10
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    38.254 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    38.254    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.267    65.237    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.268    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         65.268    
                         arrival time                         -38.254    
  -------------------------------------------------------------------
                         slack                                 27.014    

Slack (MET) :             27.018ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        5.822ns  (logic 2.826ns (48.543%)  route 2.996ns (51.457%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.334    36.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    36.343 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.006    37.349    douta[3]
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    37.473 f  fb_a_dat_in[3]_i_2/O
                         net (fo=1, routed)           0.656    38.129    ram0/state_reg[0]_8
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.253 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    38.253    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    65.507    
                         clock uncertainty           -0.267    65.240    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.031    65.271    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         65.271    
                         arrival time                         -38.253    
  -------------------------------------------------------------------
                         slack                                 27.018    

Slack (MET) :             27.799ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk2cpu_ClockDivider_1 rise@33.333ns)
  Data Path Delay:        5.039ns  (logic 2.702ns (53.624%)  route 2.337ns (46.375%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 32.431 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    34.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    29.064 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    30.725    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.821 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.610    32.431    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    34.885 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.392    36.277    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[7]
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.401 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.945    37.346    douta[7]
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124    37.470 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    37.470    fb_a_dat_in[7]_i_2_n_0
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    65.507    
                         clock uncertainty           -0.267    65.240    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.029    65.269    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         65.269    
                         arrival time                         -37.470    
  -------------------------------------------------------------------
                         slack                                 27.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.231ns (26.607%)  route 0.637ns (73.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.276    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.361     0.206    douta[7]
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.251    fb_a_dat_in[7]_i_2_n_0
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.267    -0.035    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.091     0.056    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.276ns (28.053%)  route 0.708ns (71.947%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.119    -0.357    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X46Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.312 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.369     0.057    douta[3]
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.102 f  fb_a_dat_in[3]_i_2/O
                         net (fo=1, routed)           0.220     0.321    ram0/state_reg[0]_8
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.366    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.267    -0.035    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.092     0.057    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.276ns (20.300%)  route 1.084ns (79.700%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.359    -0.117    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.072 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.425     0.352    douta[5]
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.397 f  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.300     0.697    keyboard0/state_reg[0]_11
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.742 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.742    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.830    -0.860    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.267    -0.037    
    SLICE_X47Y61         FDRE (Hold_fdre_C_D)         0.092     0.055    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.276ns (20.004%)  route 1.104ns (79.996%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.441    -0.036    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.009 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.527     0.536    douta[4]
    SLICE_X47Y62         LUT5 (Prop_lut5_I2_O)        0.045     0.581 f  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.136     0.717    ram0/state_reg[0]_10
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.762 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.762    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.830    -0.860    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.267    -0.037    
    SLICE_X47Y61         FDRE (Hold_fdre_C_D)         0.092     0.055    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.362ns (24.070%)  route 1.142ns (75.930%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.302    -0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X47Y41         LUT6 (Prop_lut6_I3_O)        0.099    -0.089 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.511     0.422    douta[6]
    SLICE_X42Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.467 f  fb_a_dat_in[6]_i_30/O
                         net (fo=1, routed)           0.054     0.521    fb_a_dat_in[6]_i_30_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.566 r  fb_a_dat_in[6]_i_7/O
                         net (fo=1, routed)           0.276     0.842    keyboard0/state_reg[1]_11
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.887    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.830    -0.860    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.267    -0.037    
    SLICE_X44Y61         FDRE (Hold_fdre_C_D)         0.091     0.054    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.321ns (17.912%)  route 1.471ns (82.088%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.343    -0.133    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.088 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.539     0.451    douta[0]
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.496 f  fb_a_dat_in[0]_i_25/O
                         net (fo=1, routed)           0.325     0.821    fb_a_dat_in[0]_i_25_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.866 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.264     1.130    keyboard0/state_reg[1]_10
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.175 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.175    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.827    -0.862    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.267    -0.039    
    SLICE_X38Y61         FDRE (Hold_fdre_C_D)         0.121     0.082    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.276ns (14.929%)  route 1.573ns (85.071%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.318    -0.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.113 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.854     0.741    douta[1]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.786 f  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           0.401     1.186    ram0/state_reg[0]_4
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.231 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.231    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.829    -0.861    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.267    -0.038    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.092     0.054    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.321ns (15.970%)  route 1.689ns (84.030%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y45         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.321    -0.155    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.110 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.511     0.401    douta[2]
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.446 r  fb_a_dat_in[2]_i_8/O
                         net (fo=1, routed)           0.503     0.948    fb_a_dat_in[2]_i_8_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.993 f  fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.354     1.348    ram0/state_reg[0]_6
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.393 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.393    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.828    -0.861    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.267    -0.038    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092     0.054    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  1.339    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            7  Failing Endpoints,  Worst Slack       -6.393ns,  Total Violation      -36.908ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.393ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        17.065ns  (logic 8.042ns (47.125%)  route 9.023ns (52.875%))
  Logic Levels:           27  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 65.109 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 f  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.497    67.386    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.313    67.700 r  fb_a_dat_in[6]_i_93/O
                         net (fo=2, routed)           0.314    68.014    fb_a_dat_in[6]_i_93_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I4_O)        0.124    68.138 r  fb_a_dat_in[3]_i_142/O
                         net (fo=1, routed)           0.415    68.553    ram0/op3_reg[15]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    68.677 r  ram0/fb_a_dat_in[3]_i_117/O
                         net (fo=1, routed)           0.575    69.252    ram0/fb_a_dat_in[3]_i_117_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    69.376 r  ram0/fb_a_dat_in[3]_i_95/O
                         net (fo=1, routed)           0.490    69.866    ram0/fb_a_dat_in[3]_i_95_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124    69.990 r  ram0/fb_a_dat_in[3]_i_57/O
                         net (fo=1, routed)           0.469    70.459    ram0/fb_a_dat_in[3]_i_57_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    70.583 r  ram0/fb_a_dat_in[3]_i_26/O
                         net (fo=1, routed)           0.151    70.734    ram0/fb_a_dat_in[3]_i_26_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    70.858 r  ram0/fb_a_dat_in[3]_i_10/O
                         net (fo=1, routed)           0.154    71.012    ram0/fb_a_dat_in[3]_i_10_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    71.136 r  ram0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.404    71.540    ram0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124    71.664 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    71.664    ram0_n_147
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.438    65.109    clk_cpu
    SLICE_X47Y55         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    65.507    
                         clock uncertainty           -0.267    65.240    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.031    65.271    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         65.271    
                         arrival time                         -71.664    
  -------------------------------------------------------------------
                         slack                                 -6.393    

Slack (VIOLATED) :        -6.000ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        16.668ns  (logic 8.042ns (48.249%)  route 8.626ns (51.751%))
  Logic Levels:           27  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 65.105 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.475    67.364    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.313    67.677 r  fb_a_dat_in[0]_i_349/O
                         net (fo=2, routed)           0.308    67.985    fb_a_dat_in[0]_i_349_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124    68.109 r  fb_a_dat_in[1]_i_171/O
                         net (fo=1, routed)           0.520    68.629    ram0/cursor_reg[1]_rep__1_3
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    68.753 r  ram0/fb_a_dat_in[1]_i_131/O
                         net (fo=1, routed)           0.287    69.040    ram0/fb_a_dat_in[1]_i_131_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.124    69.164 r  ram0/fb_a_dat_in[1]_i_93/O
                         net (fo=1, routed)           0.263    69.427    ram0/fb_a_dat_in[1]_i_93_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.124    69.551 r  ram0/fb_a_dat_in[1]_i_55/O
                         net (fo=1, routed)           0.151    69.703    ram0/fb_a_dat_in[1]_i_55_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124    69.827 r  ram0/fb_a_dat_in[1]_i_26/O
                         net (fo=1, routed)           0.296    70.123    ram0/fb_a_dat_in[1]_i_26_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124    70.247 r  ram0/fb_a_dat_in[1]_i_10/O
                         net (fo=1, routed)           0.291    70.538    ram0/fb_a_dat_in[1]_i_10_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124    70.662 r  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.481    71.142    ram0/fb_a_dat_in[1]_i_4_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124    71.266 r  ram0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    71.266    ram0_n_149
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.434    65.105    clk_cpu
    SLICE_X41Y61         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    65.503    
                         clock uncertainty           -0.267    65.236    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    65.267    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         65.267    
                         arrival time                         -71.266    
  -------------------------------------------------------------------
                         slack                                 -6.000    

Slack (VIOLATED) :        -5.428ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        16.096ns  (logic 8.042ns (49.964%)  route 8.054ns (50.036%))
  Logic Levels:           27  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 65.104 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 f  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.351    67.240    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.313    67.553 r  fb_a_dat_in[2]_i_273/O
                         net (fo=1, routed)           0.309    67.862    fb_a_dat_in[2]_i_273_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    67.986 r  fb_a_dat_in[2]_i_234/O
                         net (fo=1, routed)           0.291    68.278    ram0/cursor_reg[2]_rep__1_6
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    68.402 r  ram0/fb_a_dat_in[2]_i_180/O
                         net (fo=1, routed)           0.159    68.560    ram0/fb_a_dat_in[2]_i_180_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    68.684 r  ram0/fb_a_dat_in[2]_i_125/O
                         net (fo=1, routed)           0.312    68.996    ram0/fb_a_dat_in[2]_i_125_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124    69.120 r  ram0/fb_a_dat_in[2]_i_85/O
                         net (fo=1, routed)           0.162    69.282    ram0/fb_a_dat_in[2]_i_85_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124    69.406 r  ram0/fb_a_dat_in[2]_i_35/O
                         net (fo=1, routed)           0.171    69.577    ram0/fb_a_dat_in[2]_i_35_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    69.701 r  ram0/fb_a_dat_in[2]_i_13/O
                         net (fo=1, routed)           0.343    70.044    ram0/fb_a_dat_in[2]_i_13_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.124    70.168 f  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.402    70.570    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.124    70.694 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    70.694    ram0_n_148
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.433    65.104    clk_cpu
    SLICE_X39Y59         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    65.502    
                         clock uncertainty           -0.267    65.235    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.032    65.267    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         65.267    
                         arrival time                         -70.694    
  -------------------------------------------------------------------
                         slack                                 -5.428    

Slack (VIOLATED) :        -5.062ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        15.778ns  (logic 7.918ns (50.184%)  route 7.860ns (49.816%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 65.103 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.475    67.364    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.313    67.677 r  fb_a_dat_in[0]_i_349/O
                         net (fo=2, routed)           0.320    67.997    fb_a_dat_in[0]_i_349_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.124    68.121 r  fb_a_dat_in[0]_i_222/O
                         net (fo=1, routed)           0.161    68.282    ram0/op1_reg[4]
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124    68.406 r  ram0/fb_a_dat_in[0]_i_137/O
                         net (fo=1, routed)           0.300    68.707    ram0/fb_a_dat_in[0]_i_137_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I4_O)        0.124    68.831 r  ram0/fb_a_dat_in[0]_i_79/O
                         net (fo=1, routed)           0.291    69.122    ram0/fb_a_dat_in[0]_i_79_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    69.246 r  ram0/fb_a_dat_in[0]_i_40/O
                         net (fo=1, routed)           0.302    69.548    ram0/fb_a_dat_in[0]_i_40_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    69.672 r  ram0/fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.154    69.826    ram0/fb_a_dat_in[0]_i_12_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I2_O)        0.124    69.950 r  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.303    70.253    keyboard0/pc_reg[7]
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124    70.377 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    70.377    keyboard0_n_48
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.432    65.103    clk_cpu
    SLICE_X38Y61         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    65.501    
                         clock uncertainty           -0.267    65.234    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081    65.315    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         65.315    
                         arrival time                         -70.377    
  -------------------------------------------------------------------
                         slack                                 -5.062    

Slack (VIOLATED) :        -4.788ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        15.457ns  (logic 7.670ns (49.622%)  route 7.787ns (50.378%))
  Logic Levels:           24  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.596    67.485    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X45Y61         LUT5 (Prop_lut5_I3_O)        0.313    67.799 r  fb_a_dat_in[5]_i_67/O
                         net (fo=1, routed)           0.548    68.347    fb_a_dat_in[5]_i_67_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    68.471 r  fb_a_dat_in[5]_i_26/O
                         net (fo=1, routed)           0.288    68.759    fb_a_dat_in[5]_i_26_n_0
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    68.883 r  fb_a_dat_in[5]_i_9/O
                         net (fo=2, routed)           0.359    69.242    ram0/cursor_reg[0]_rep__2_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    69.366 r  ram0/fb_a_dat_in[4]_i_10/O
                         net (fo=1, routed)           0.158    69.524    ram0/fb_a_dat_in[4]_i_10_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.124    69.648 f  ram0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.283    69.931    ram0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    70.055 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    70.055    ram0_n_146
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.267    65.237    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.268    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         65.268    
                         arrival time                         -70.055    
  -------------------------------------------------------------------
                         slack                                 -4.788    

Slack (VIOLATED) :        -4.653ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        15.322ns  (logic 7.546ns (49.248%)  route 7.776ns (50.752%))
  Logic Levels:           23  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 r  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.596    67.485    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X45Y61         LUT5 (Prop_lut5_I3_O)        0.313    67.799 r  fb_a_dat_in[5]_i_67/O
                         net (fo=1, routed)           0.548    68.347    fb_a_dat_in[5]_i_67_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    68.471 r  fb_a_dat_in[5]_i_26/O
                         net (fo=1, routed)           0.288    68.759    fb_a_dat_in[5]_i_26_n_0
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    68.883 r  fb_a_dat_in[5]_i_9/O
                         net (fo=2, routed)           0.506    69.389    ram0/cursor_reg[0]_rep__2_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    69.513 r  ram0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.284    69.797    keyboard0/op1_reg[11]
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    69.921 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    69.921    keyboard0_n_47
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X47Y61         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.267    65.237    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.031    65.268    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         65.268    
                         arrival time                         -69.921    
  -------------------------------------------------------------------
                         slack                                 -4.653    

Slack (VIOLATED) :        -4.585ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        15.252ns  (logic 7.546ns (49.477%)  route 7.706ns (50.523%))
  Logic Levels:           23  (CARRY4=10 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 65.106 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[2]/Q
                         net (fo=61, routed)          0.660    55.714    ram0/op0_reg[15][2]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124    55.838 r  ram0/fb_a_dat_in[6]_i_752/O
                         net (fo=1, routed)           0.000    55.838    ram0/fb_a_dat_in[6]_i_752_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.370 r  ram0/fb_a_dat_in_reg[6]_i_725/CO[3]
                         net (fo=1, routed)           0.000    56.370    ram0/fb_a_dat_in_reg[6]_i_725_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.484 r  ram0/fb_a_dat_in_reg[6]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.484    ram0/fb_a_dat_in_reg[6]_i_641_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.797 f  ram0/fb_a_dat_in_reg[6]_i_506/O[3]
                         net (fo=9, routed)           0.854    57.651    ram0_n_33
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.306    57.957 r  fb_a_dat_in[6]_i_513/O
                         net (fo=1, routed)           0.000    57.957    fb_a_dat_in[6]_i_513_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    58.597 r  fb_a_dat_in_reg[6]_i_357/O[3]
                         net (fo=1, routed)           0.460    59.057    ram0/dat_r_reg[14]_2[2]
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.306    59.363 r  ram0/fb_a_dat_in[6]_i_239/O
                         net (fo=1, routed)           0.000    59.363    ram0/fb_a_dat_in[6]_i_239_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.943 f  ram0/fb_a_dat_in_reg[6]_i_165/O[2]
                         net (fo=1, routed)           0.572    60.515    ram0_n_45
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.302    60.817 r  fb_a_dat_in[6]_i_234/O
                         net (fo=1, routed)           0.000    60.817    fb_a_dat_in[6]_i_234_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    61.135 r  fb_a_dat_in_reg[6]_i_164/CO[2]
                         net (fo=54, routed)          0.834    61.969    fb_a_dat_in_reg[6]_i_164_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.310    62.279 r  fb_a_dat_in[6]_i_169/O
                         net (fo=10, routed)          0.220    62.499    fb_a_dat_in[6]_i_169_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    62.623 r  fb_a_dat_in[6]_i_528/O
                         net (fo=3, routed)           0.507    63.130    fb_a_dat_in[6]_i_528_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    63.577 r  fb_a_dat_in_reg[6]_i_369/O[3]
                         net (fo=3, routed)           0.655    64.232    fb_a_dat_in_reg[6]_i_369_n_4
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.307    64.539 r  fb_a_dat_in[6]_i_370/O
                         net (fo=1, routed)           0.000    64.539    fb_a_dat_in[6]_i_370_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.940 r  fb_a_dat_in_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000    64.940    fb_a_dat_in_reg[6]_i_248_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.274 r  fb_a_dat_in_reg[6]_i_168/O[1]
                         net (fo=3, routed)           0.458    65.732    fb_a_dat_in_reg[6]_i_168_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.303    66.035 r  fb_a_dat_in[6]_i_243/O
                         net (fo=1, routed)           0.335    66.369    fb_a_dat_in[6]_i_243_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    66.889 f  fb_a_dat_in_reg[6]_i_167/CO[2]
                         net (fo=4, routed)           0.497    67.386    fb_a_dat_in_reg[6]_i_167_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.313    67.700 r  fb_a_dat_in[6]_i_93/O
                         net (fo=2, routed)           0.579    68.279    ram0/dat_r_reg[13]_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I4_O)        0.124    68.403 r  ram0/fb_a_dat_in[6]_i_40/O
                         net (fo=1, routed)           0.161    68.564    ram0/fb_a_dat_in[6]_i_40_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.124    68.688 r  ram0/fb_a_dat_in[6]_i_15/O
                         net (fo=1, routed)           0.564    69.252    ram0/fb_a_dat_in[6]_i_15_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.124    69.376 r  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.351    69.726    keyboard0/instruction_raw_reg[3]
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    69.850 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    69.850    keyboard0_n_46
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.435    65.106    clk_cpu
    SLICE_X44Y61         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    65.504    
                         clock uncertainty           -0.267    65.237    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.029    65.266    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         65.266    
                         arrival time                         -69.850    
  -------------------------------------------------------------------
                         slack                                 -4.585    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            message_reg[28][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.945ns  (logic 1.076ns (12.029%)  route 7.869ns (87.971%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 65.092 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          3.147    58.202    ram0/op0_reg[15][15]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    58.326 r  ram0/message[35][6]_i_1/O
                         net (fo=6, routed)           1.647    59.973    ram0/message_reg[35][6]
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124    60.097 f  ram0/state[1]_i_5/O
                         net (fo=2, routed)           0.605    60.702    ram0/state_reg[1]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124    60.826 f  ram0/message[1][3]_i_3/O
                         net (fo=1, routed)           0.407    61.233    ram0/message[1][3]_i_3_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    61.357 r  ram0/message[1][3]_i_1/O
                         net (fo=65, routed)          1.049    62.406    ram0/message_reg[15][6]_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124    62.530 r  ram0/message[37][6]_i_1/O
                         net (fo=5, routed)           1.014    63.544    ram0_n_202
    SLICE_X46Y74         FDRE                                         r  message_reg[28][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.421    65.092    clk_cpu
    SLICE_X46Y74         FDRE                                         r  message_reg[28][2]/C
                         clock pessimism              0.398    65.490    
                         clock uncertainty           -0.267    65.223    
    SLICE_X46Y74         FDRE (Setup_fdre_C_R)       -0.524    64.699    message_reg[28][2]
  -------------------------------------------------------------------
                         required time                         64.699    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            message_reg[35][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.945ns  (logic 1.076ns (12.029%)  route 7.869ns (87.971%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 65.092 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          3.147    58.202    ram0/op0_reg[15][15]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    58.326 r  ram0/message[35][6]_i_1/O
                         net (fo=6, routed)           1.647    59.973    ram0/message_reg[35][6]
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124    60.097 f  ram0/state[1]_i_5/O
                         net (fo=2, routed)           0.605    60.702    ram0/state_reg[1]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124    60.826 f  ram0/message[1][3]_i_3/O
                         net (fo=1, routed)           0.407    61.233    ram0/message[1][3]_i_3_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    61.357 r  ram0/message[1][3]_i_1/O
                         net (fo=65, routed)          1.049    62.406    ram0/message_reg[15][6]_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124    62.530 r  ram0/message[37][6]_i_1/O
                         net (fo=5, routed)           1.014    63.544    ram0_n_202
    SLICE_X46Y74         FDRE                                         r  message_reg[35][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.421    65.092    clk_cpu
    SLICE_X46Y74         FDRE                                         r  message_reg[35][6]/C
                         clock pessimism              0.398    65.490    
                         clock uncertainty           -0.267    65.223    
    SLICE_X46Y74         FDRE (Setup_fdre_C_R)       -0.524    64.699    message_reg[35][6]
  -------------------------------------------------------------------
                         required time                         64.699    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            message_reg[37][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_cpu_ClockDivider_1 rise@66.667ns - clk6cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.945ns  (logic 1.076ns (12.029%)  route 7.869ns (87.971%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 65.092 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 54.599 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         1.555    54.599    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456    55.055 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          3.147    58.202    ram0/op0_reg[15][15]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    58.326 r  ram0/message[35][6]_i_1/O
                         net (fo=6, routed)           1.647    59.973    ram0/message_reg[35][6]
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124    60.097 f  ram0/state[1]_i_5/O
                         net (fo=2, routed)           0.605    60.702    ram0/state_reg[1]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124    60.826 f  ram0/message[1][3]_i_3/O
                         net (fo=1, routed)           0.407    61.233    ram0/message[1][3]_i_3_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    61.357 r  ram0/message[1][3]_i_1/O
                         net (fo=65, routed)          1.049    62.406    ram0/message_reg[15][6]_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.124    62.530 r  ram0/message[37][6]_i_1/O
                         net (fo=5, routed)           1.014    63.544    ram0_n_202
    SLICE_X46Y74         FDRE                                         r  message_reg[37][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  clk (IN)
                         net (fo=0)                   0.000    66.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    68.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    61.999 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    63.580    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    63.671 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         1.421    65.092    clk_cpu
    SLICE_X46Y74         FDRE                                         r  message_reg[37][6]/C
                         clock pessimism              0.398    65.490    
                         clock uncertainty           -0.267    65.223    
    SLICE_X46Y74         FDRE (Setup_fdre_C_R)       -0.524    64.699    message_reg[37][6]
  -------------------------------------------------------------------
                         required time                         64.699    
                         arrival time                         -63.544    
  -------------------------------------------------------------------
                         slack                                  1.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            branch_offset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.727%)  route 0.711ns (79.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y55         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[14]/Q
                         net (fo=101, routed)         0.711     0.233    ram0/op0_reg[15][14]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.278 r  ram0/branch_offset[5]_i_1/O
                         net (fo=1, routed)           0.000     0.278    ram0_n_24
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.267    -0.035    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.121     0.086    branch_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.291%)  route 0.731ns (79.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          0.731     0.252    ram0/op0_reg[15][15]
    SLICE_X48Y63         LUT5 (Prop_lut5_I0_O)        0.045     0.297 r  ram0/op3[7]_i_2/O
                         net (fo=1, routed)           0.000     0.297    ram0_n_175
    SLICE_X48Y63         FDRE                                         r  op3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.828    -0.861    clk_cpu
    SLICE_X48Y63         FDRE                                         r  op3_reg[7]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.267    -0.038    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.092     0.054    op3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.973%)  route 0.745ns (80.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[0]/Q
                         net (fo=53, routed)          0.745     0.267    ram0/op0_reg[15][0]
    SLICE_X44Y64         LUT5 (Prop_lut5_I2_O)        0.045     0.312 r  ram0/op3[0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    ram0_n_182
    SLICE_X44Y64         FDRE                                         r  op3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.826    -0.863    clk_cpu
    SLICE_X44Y64         FDRE                                         r  op3_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.267    -0.040    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.091     0.051    op3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            branch_offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.748%)  route 0.806ns (81.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y55         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  ram0/dat_r_reg[14]/Q
                         net (fo=101, routed)         0.806     0.328    ram0/op0_reg[15][14]
    SLICE_X46Y53         LUT5 (Prop_lut5_I2_O)        0.045     0.373 r  ram0/branch_offset[13]_i_1/O
                         net (fo=1, routed)           0.000     0.373    ram0_n_22
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.858    clk_cpu
    SLICE_X46Y53         FDRE                                         r  branch_offset_reg[13]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.267    -0.035    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.120     0.085    branch_offset_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            checksum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.141ns (14.914%)  route 0.804ns (85.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X45Y52         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[6]/Q
                         net (fo=67, routed)          0.804     0.327    dat_r[6]
    SLICE_X39Y63         FDRE                                         r  checksum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.824    -0.865    clk_cpu
    SLICE_X39Y63         FDRE                                         r  checksum_reg[6]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.267    -0.042    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.072     0.030    checksum_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.123%)  route 0.787ns (80.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y55         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[15]/Q
                         net (fo=92, routed)          0.787     0.308    ram0/op0_reg[15][15]
    SLICE_X53Y66         LUT4 (Prop_lut4_I3_O)        0.045     0.353 r  ram0/op0[7]_i_2/O
                         net (fo=1, routed)           0.000     0.353    ram0_n_108
    SLICE_X53Y66         FDRE                                         r  op0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.827    -0.862    clk_cpu
    SLICE_X53Y66         FDRE                                         r  op0_reg[7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.267    -0.039    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.092     0.053    op0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            instruction_raw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.574%)  route 0.826ns (85.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[9]/Q
                         net (fo=76, routed)          0.826     0.348    dat_r[9]
    SLICE_X38Y64         FDRE                                         r  instruction_raw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.824    -0.865    clk_cpu
    SLICE_X38Y64         FDRE                                         r  instruction_raw_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.267    -0.042    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.059     0.017    instruction_raw_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            branch_offset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.189ns (20.645%)  route 0.726ns (79.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[9]/Q
                         net (fo=76, routed)          0.419    -0.060    ram0/op0_reg[15][9]
    SLICE_X37Y57         LUT3 (Prop_lut3_I0_O)        0.048    -0.012 r  ram0/branch_offset[1]_i_1/O
                         net (fo=1, routed)           0.308     0.296    ram0_n_194
    SLICE_X43Y56         FDRE                                         r  branch_offset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.831    -0.859    clk_cpu
    SLICE_X43Y56         FDRE                                         r  branch_offset_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.267    -0.036    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.001    -0.035    branch_offset_reg[1]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.186ns (18.486%)  route 0.820ns (81.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X45Y54         FDRE                                         r  ram0/dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[8]/Q
                         net (fo=69, routed)          0.820     0.342    ram0/op0_reg[15][8]
    SLICE_X45Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.387 r  ram0/op2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.387    ram0_n_174
    SLICE_X45Y65         FDRE                                         r  op2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.826    -0.864    clk_cpu
    SLICE_X45Y65         FDRE                                         r  op2_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.267    -0.041    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.092     0.051    op2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            op0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.472%)  route 0.821ns (81.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout4_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X44Y53         FDRE                                         r  ram0/dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[0]/Q
                         net (fo=53, routed)          0.821     0.343    ram0/op0_reg[15][0]
    SLICE_X49Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.388 r  ram0/op0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    ram0_n_101
    SLICE_X49Y69         FDRE                                         r  op0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=490, routed)         0.823    -0.866    clk_cpu
    SLICE_X49Y69         FDRE                                         r  op0_reg[0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.267    -0.043    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.091     0.048    op0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.340    





