{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 11:20:42 2011 " "Info: Processing started: Wed May 04 11:20:42 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de2_port -c de2_port --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2_port -c de2_port --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 24 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\|current_state.S_INCY_5 register microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Y\[7\] 118.44 MHz 8.443 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 118.44 MHz between source register \"microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\|current_state.S_INCY_5\" and destination register \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Y\[7\]\" (period= 8.443 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.229 ns + Longest register register " "Info: + Longest register to register delay is 8.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\|current_state.S_INCY_5 1 REG LCFF_X35_Y15_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y15_N17; Fanout = 4; REG Node = 'microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\|current_state.S_INCY_5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { microcomputer:U1|cpu:CPU_1|control_unit:CU_1|current_state.S_INCY_5 } "NODE_NAME" } } { "../control_unit.vhd" "" { Text "Z:/EE367/Final Project/control_unit.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.420 ns) 1.832 ns microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\|WideOr5~0 2 COMB LCCOMB_X34_Y15_N24 16 " "Info: 2: + IC(1.412 ns) + CELL(0.420 ns) = 1.832 ns; Loc. = LCCOMB_X34_Y15_N24; Fanout = 16; COMB Node = 'microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\|WideOr5~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { microcomputer:U1|cpu:CPU_1|control_unit:CU_1|current_state.S_INCY_5 microcomputer:U1|cpu:CPU_1|control_unit:CU_1|WideOr5~0 } "NODE_NAME" } } { "../control_unit.vhd" "" { Text "Z:/EE367/Final Project/control_unit.vhd" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.245 ns) 2.362 ns microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\|WideOr5 3 COMB LCCOMB_X34_Y15_N30 2 " "Info: 3: + IC(0.285 ns) + CELL(0.245 ns) = 2.362 ns; Loc. = LCCOMB_X34_Y15_N30; Fanout = 2; COMB Node = 'microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\|WideOr5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { microcomputer:U1|cpu:CPU_1|control_unit:CU_1|WideOr5~0 microcomputer:U1|cpu:CPU_1|control_unit:CU_1|WideOr5 } "NODE_NAME" } } { "../control_unit.vhd" "" { Text "Z:/EE367/Final Project/control_unit.vhd" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 2.763 ns microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Mux12~6 4 COMB LCCOMB_X34_Y15_N0 4 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 2.763 ns; Loc. = LCCOMB_X34_Y15_N0; Fanout = 4; COMB Node = 'microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Mux12~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { microcomputer:U1|cpu:CPU_1|control_unit:CU_1|WideOr5 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux12~6 } "NODE_NAME" } } { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.271 ns) 3.756 ns microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Mux12~13 5 COMB LCCOMB_X32_Y15_N30 5 " "Info: 5: + IC(0.722 ns) + CELL(0.271 ns) = 3.756 ns; Loc. = LCCOMB_X32_Y15_N30; Fanout = 5; COMB Node = 'microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Mux12~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux12~6 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux12~13 } "NODE_NAME" } } { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.275 ns) 4.827 ns microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Mux16~3 6 COMB LCCOMB_X32_Y14_N8 1 " "Info: 6: + IC(0.796 ns) + CELL(0.275 ns) = 4.827 ns; Loc. = LCCOMB_X32_Y14_N8; Fanout = 1; COMB Node = 'microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Mux16~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux12~13 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~3 } "NODE_NAME" } } { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.420 ns) 6.011 ns microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Mux16~4 7 COMB LCCOMB_X31_Y15_N4 1 " "Info: 7: + IC(0.764 ns) + CELL(0.420 ns) = 6.011 ns; Loc. = LCCOMB_X31_Y15_N4; Fanout = 1; COMB Node = 'microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Mux16~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~3 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~4 } "NODE_NAME" } } { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.150 ns) 6.880 ns microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Mux16~5 8 COMB LCCOMB_X31_Y14_N2 7 " "Info: 8: + IC(0.719 ns) + CELL(0.150 ns) = 6.880 ns; Loc. = LCCOMB_X31_Y14_N2; Fanout = 7; COMB Node = 'microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Mux16~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~4 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~5 } "NODE_NAME" } } { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.366 ns) 8.229 ns microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Y\[7\] 9 REG LCFF_X35_Y15_N1 1 " "Info: 9: + IC(0.983 ns) + CELL(0.366 ns) = 8.229 ns; Loc. = LCFF_X35_Y15_N1; Fanout = 1; REG Node = 'microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Y\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~5 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Y[7] } "NODE_NAME" } } { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.297 ns ( 27.91 % ) " "Info: Total cell delay = 2.297 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.932 ns ( 72.09 % ) " "Info: Total interconnect delay = 5.932 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.229 ns" { microcomputer:U1|cpu:CPU_1|control_unit:CU_1|current_state.S_INCY_5 microcomputer:U1|cpu:CPU_1|control_unit:CU_1|WideOr5~0 microcomputer:U1|cpu:CPU_1|control_unit:CU_1|WideOr5 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux12~6 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux12~13 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~3 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~4 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~5 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Y[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.229 ns" { microcomputer:U1|cpu:CPU_1|control_unit:CU_1|current_state.S_INCY_5 {} microcomputer:U1|cpu:CPU_1|control_unit:CU_1|WideOr5~0 {} microcomputer:U1|cpu:CPU_1|control_unit:CU_1|WideOr5 {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux12~6 {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux12~13 {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~3 {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~4 {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~5 {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Y[7] {} } { 0.000ns 1.412ns 0.285ns 0.251ns 0.722ns 0.796ns 0.764ns 0.719ns 0.983ns } { 0.000ns 0.420ns 0.245ns 0.150ns 0.271ns 0.275ns 0.420ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.664 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 290 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 290; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Y\[7\] 3 REG LCFF_X35_Y15_N1 1 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X35_Y15_N1; Fanout = 1; REG Node = 'microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Y\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { CLOCK_50~clkctrl microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Y[7] } "NODE_NAME" } } { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Y[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Y[7] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.664 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 290 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 290; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\|current_state.S_INCY_5 3 REG LCFF_X35_Y15_N17 4 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X35_Y15_N17; Fanout = 4; REG Node = 'microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\|current_state.S_INCY_5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { CLOCK_50~clkctrl microcomputer:U1|cpu:CPU_1|control_unit:CU_1|current_state.S_INCY_5 } "NODE_NAME" } } { "../control_unit.vhd" "" { Text "Z:/EE367/Final Project/control_unit.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl microcomputer:U1|cpu:CPU_1|control_unit:CU_1|current_state.S_INCY_5 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} microcomputer:U1|cpu:CPU_1|control_unit:CU_1|current_state.S_INCY_5 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Y[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Y[7] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl microcomputer:U1|cpu:CPU_1|control_unit:CU_1|current_state.S_INCY_5 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} microcomputer:U1|cpu:CPU_1|control_unit:CU_1|current_state.S_INCY_5 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../control_unit.vhd" "" { Text "Z:/EE367/Final Project/control_unit.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 146 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.229 ns" { microcomputer:U1|cpu:CPU_1|control_unit:CU_1|current_state.S_INCY_5 microcomputer:U1|cpu:CPU_1|control_unit:CU_1|WideOr5~0 microcomputer:U1|cpu:CPU_1|control_unit:CU_1|WideOr5 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux12~6 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux12~13 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~3 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~4 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~5 microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Y[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.229 ns" { microcomputer:U1|cpu:CPU_1|control_unit:CU_1|current_state.S_INCY_5 {} microcomputer:U1|cpu:CPU_1|control_unit:CU_1|WideOr5~0 {} microcomputer:U1|cpu:CPU_1|control_unit:CU_1|WideOr5 {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux12~6 {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux12~13 {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~3 {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~4 {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Mux16~5 {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Y[7] {} } { 0.000ns 1.412ns 0.285ns 0.251ns 0.722ns 0.796ns 0.764ns 0.719ns 0.983ns } { 0.000ns 0.420ns 0.245ns 0.150ns 0.271ns 0.275ns 0.420ns 0.150ns 0.366ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Y[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} microcomputer:U1|cpu:CPU_1|processing_unit:PU_1|Y[7] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_50 CLOCK_50~clkctrl microcomputer:U1|cpu:CPU_1|control_unit:CU_1|current_state.S_INCY_5 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} microcomputer:U1|cpu:CPU_1|control_unit:CU_1|current_state.S_INCY_5 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "microcomputer:U1\|memory:MEMORY_1\|port_in_03_data\[0\] KEY\[1\] CLOCK_50 4.446 ns register " "Info: tsu for register \"microcomputer:U1\|memory:MEMORY_1\|port_in_03_data\[0\]\" (data pin = \"KEY\[1\]\", clock pin = \"CLOCK_50\") is 4.446 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.169 ns + Longest pin register " "Info: + Longest pin to register delay is 7.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'KEY\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.961 ns) + CELL(0.366 ns) 7.169 ns microcomputer:U1\|memory:MEMORY_1\|port_in_03_data\[0\] 2 REG LCFF_X30_Y14_N27 1 " "Info: 2: + IC(5.961 ns) + CELL(0.366 ns) = 7.169 ns; Loc. = LCFF_X30_Y14_N27; Fanout = 1; REG Node = 'microcomputer:U1\|memory:MEMORY_1\|port_in_03_data\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { KEY[1] microcomputer:U1|memory:MEMORY_1|port_in_03_data[0] } "NODE_NAME" } } { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 361 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.208 ns ( 16.85 % ) " "Info: Total cell delay = 1.208 ns ( 16.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.961 ns ( 83.15 % ) " "Info: Total interconnect delay = 5.961 ns ( 83.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.169 ns" { KEY[1] microcomputer:U1|memory:MEMORY_1|port_in_03_data[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.169 ns" { KEY[1] {} KEY[1]~combout {} microcomputer:U1|memory:MEMORY_1|port_in_03_data[0] {} } { 0.000ns 0.000ns 5.961ns } { 0.000ns 0.842ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 361 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.687 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 290 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 290; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns microcomputer:U1\|memory:MEMORY_1\|port_in_03_data\[0\] 3 REG LCFF_X30_Y14_N27 1 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X30_Y14_N27; Fanout = 1; REG Node = 'microcomputer:U1\|memory:MEMORY_1\|port_in_03_data\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { CLOCK_50~clkctrl microcomputer:U1|memory:MEMORY_1|port_in_03_data[0] } "NODE_NAME" } } { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 361 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCK_50 CLOCK_50~clkctrl microcomputer:U1|memory:MEMORY_1|port_in_03_data[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} microcomputer:U1|memory:MEMORY_1|port_in_03_data[0] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.169 ns" { KEY[1] microcomputer:U1|memory:MEMORY_1|port_in_03_data[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.169 ns" { KEY[1] {} KEY[1]~combout {} microcomputer:U1|memory:MEMORY_1|port_in_03_data[0] {} } { 0.000ns 0.000ns 5.961ns } { 0.000ns 0.842ns 0.366ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCK_50 CLOCK_50~clkctrl microcomputer:U1|memory:MEMORY_1|port_in_03_data[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} microcomputer:U1|memory:MEMORY_1|port_in_03_data[0] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 GPIO_0\[3\] microcomputer:U1\|memory:MEMORY_1\|port_out_13\[1\] 9.767 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"GPIO_0\[3\]\" through register \"microcomputer:U1\|memory:MEMORY_1\|port_out_13\[1\]\" is 9.767 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.665 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 290 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 290; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns microcomputer:U1\|memory:MEMORY_1\|port_out_13\[1\] 3 REG LCFF_X37_Y14_N19 1 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X37_Y14_N19; Fanout = 1; REG Node = 'microcomputer:U1\|memory:MEMORY_1\|port_out_13\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK_50~clkctrl microcomputer:U1|memory:MEMORY_1|port_out_13[1] } "NODE_NAME" } } { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl microcomputer:U1|memory:MEMORY_1|port_out_13[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} microcomputer:U1|memory:MEMORY_1|port_out_13[1] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 265 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.852 ns + Longest register pin " "Info: + Longest register to pin delay is 6.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns microcomputer:U1\|memory:MEMORY_1\|port_out_13\[1\] 1 REG LCFF_X37_Y14_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y14_N19; Fanout = 1; REG Node = 'microcomputer:U1\|memory:MEMORY_1\|port_out_13\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { microcomputer:U1|memory:MEMORY_1|port_out_13[1] } "NODE_NAME" } } { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.180 ns) + CELL(2.672 ns) 6.852 ns GPIO_0\[3\] 2 PIN PIN_E25 0 " "Info: 2: + IC(4.180 ns) + CELL(2.672 ns) = 6.852 ns; Loc. = PIN_E25; Fanout = 0; PIN Node = 'GPIO_0\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.852 ns" { microcomputer:U1|memory:MEMORY_1|port_out_13[1] GPIO_0[3] } "NODE_NAME" } } { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.672 ns ( 39.00 % ) " "Info: Total cell delay = 2.672 ns ( 39.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.180 ns ( 61.00 % ) " "Info: Total interconnect delay = 4.180 ns ( 61.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.852 ns" { microcomputer:U1|memory:MEMORY_1|port_out_13[1] GPIO_0[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.852 ns" { microcomputer:U1|memory:MEMORY_1|port_out_13[1] {} GPIO_0[3] {} } { 0.000ns 4.180ns } { 0.000ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl microcomputer:U1|memory:MEMORY_1|port_out_13[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} microcomputer:U1|memory:MEMORY_1|port_out_13[1] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.852 ns" { microcomputer:U1|memory:MEMORY_1|port_out_13[1] GPIO_0[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.852 ns" { microcomputer:U1|memory:MEMORY_1|port_out_13[1] {} GPIO_0[3] {} } { 0.000ns 4.180ns } { 0.000ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "microcomputer:U1\|memory:MEMORY_1\|port_in_00_data\[5\] SW\[5\] CLOCK_50 0.436 ns register " "Info: th for register \"microcomputer:U1\|memory:MEMORY_1\|port_in_00_data\[5\]\" (data pin = \"SW\[5\]\", clock pin = \"CLOCK_50\") is 0.436 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.691 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 290 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 290; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns microcomputer:U1\|memory:MEMORY_1\|port_in_00_data\[5\] 3 REG LCFF_X29_Y15_N21 1 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X29_Y15_N21; Fanout = 1; REG Node = 'microcomputer:U1\|memory:MEMORY_1\|port_in_00_data\[5\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CLOCK_50~clkctrl microcomputer:U1|memory:MEMORY_1|port_in_00_data[5] } "NODE_NAME" } } { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl microcomputer:U1|memory:MEMORY_1|port_in_00_data[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} microcomputer:U1|memory:MEMORY_1|port_in_00_data[5] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 325 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.521 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[5\] 1 PIN PIN_AD13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'SW\[5\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.149 ns) 2.437 ns microcomputer:U1\|memory:MEMORY_1\|port_in_00_data\[5\]~feeder 2 COMB LCCOMB_X29_Y15_N20 1 " "Info: 2: + IC(1.299 ns) + CELL(0.149 ns) = 2.437 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 1; COMB Node = 'microcomputer:U1\|memory:MEMORY_1\|port_in_00_data\[5\]~feeder'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { SW[5] microcomputer:U1|memory:MEMORY_1|port_in_00_data[5]~feeder } "NODE_NAME" } } { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.521 ns microcomputer:U1\|memory:MEMORY_1\|port_in_00_data\[5\] 3 REG LCFF_X29_Y15_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.521 ns; Loc. = LCFF_X29_Y15_N21; Fanout = 1; REG Node = 'microcomputer:U1\|memory:MEMORY_1\|port_in_00_data\[5\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { microcomputer:U1|memory:MEMORY_1|port_in_00_data[5]~feeder microcomputer:U1|memory:MEMORY_1|port_in_00_data[5] } "NODE_NAME" } } { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns ( 48.47 % ) " "Info: Total cell delay = 1.222 ns ( 48.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.299 ns ( 51.53 % ) " "Info: Total interconnect delay = 1.299 ns ( 51.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { SW[5] microcomputer:U1|memory:MEMORY_1|port_in_00_data[5]~feeder microcomputer:U1|memory:MEMORY_1|port_in_00_data[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { SW[5] {} SW[5]~combout {} microcomputer:U1|memory:MEMORY_1|port_in_00_data[5]~feeder {} microcomputer:U1|memory:MEMORY_1|port_in_00_data[5] {} } { 0.000ns 0.000ns 1.299ns 0.000ns } { 0.000ns 0.989ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl microcomputer:U1|memory:MEMORY_1|port_in_00_data[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} microcomputer:U1|memory:MEMORY_1|port_in_00_data[5] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { SW[5] microcomputer:U1|memory:MEMORY_1|port_in_00_data[5]~feeder microcomputer:U1|memory:MEMORY_1|port_in_00_data[5] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { SW[5] {} SW[5]~combout {} microcomputer:U1|memory:MEMORY_1|port_in_00_data[5]~feeder {} microcomputer:U1|memory:MEMORY_1|port_in_00_data[5] {} } { 0.000ns 0.000ns 1.299ns 0.000ns } { 0.000ns 0.989ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 11:20:44 2011 " "Info: Processing ended: Wed May 04 11:20:44 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
