
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105550                       # Number of seconds simulated
sim_ticks                                105550468000                       # Number of ticks simulated
final_tick                               532750908000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61624                       # Simulator instruction rate (inst/s)
host_op_rate                                   103304                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               65044195                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210148                       # Number of bytes of host memory used
host_seconds                                  1622.75                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     167636858                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             29760                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             81152                       # Number of bytes read from this memory
system.physmem.bytes_read::total               110912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        29760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           29760                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                465                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1268                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1733                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               281950                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               768845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 1050796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          281950                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             281950                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              281950                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              768845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                1050796                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1120.872437                       # Cycle average of tags in use
system.l2.total_refs                             7581                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1245                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.089157                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           128.950760                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             408.666541                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             583.255136                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.031482                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.099772                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.142396                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.273650                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    4                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 7255                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7259                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3028                       # number of Writeback hits
system.l2.Writeback_hits::total                  3028                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               2819                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2819                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 10074                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10078                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    4                       # number of overall hits
system.l2.overall_hits::cpu.data                10074                       # number of overall hits
system.l2.overall_hits::total                   10078                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                465                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                608                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1073                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 660                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 465                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1268                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1733                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                465                       # number of overall misses
system.l2.overall_misses::cpu.data               1268                       # number of overall misses
system.l2.overall_misses::total                  1733                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     24704500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     32679500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        57384000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34604500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34604500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      24704500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      67284000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         91988500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     24704500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     67284000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        91988500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              469                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             7863                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8332                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3028                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3028                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3479                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               469                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             11342                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11811                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              469                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            11342                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11811                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.991471                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.077324                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128781                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.189710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.189710                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.991471                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.111797                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.146728                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.991471                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.111797                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.146728                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53127.956989                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53749.177632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53479.962721                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52431.060606                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52431.060606                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53127.956989                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53063.091483                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53080.496249                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53127.956989                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53063.091483                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53080.496249                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           465                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           608                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1073                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            660                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1733                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1733                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19029000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     25254000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44283000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26616500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26616500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     51870500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     70899500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     51870500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     70899500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.991471                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.077324                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128781                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.189710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.189710                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.991471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.111797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146728                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.991471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.111797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.146728                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40922.580645                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41536.184211                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41270.270270                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40328.030303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40328.030303                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40922.580645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40907.334385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40911.425274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40922.580645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40907.334385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40911.425274                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                13260452                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13260452                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1103389                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7730437                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7172953                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.788454                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        211100936                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           15995097                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      104925198                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13260452                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7172953                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      50265390                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2207777                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              143669386                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  15213772                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 70985                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          211034076                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.831082                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.562625                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                161879071     76.71%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2803684      1.33%     78.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3197313      1.52%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6427762      3.05%     82.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 36726246     17.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            211034076                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062816                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.497038                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 43471894                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             117778672                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  30753105                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              17926201                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1104203                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              173801203                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1104203                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 53451913                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                66950175                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  30429683                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              59098101                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              171296335                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               48929469                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  7458                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           203924322                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             420059554                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        258867851                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         161191703                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815754                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4108558                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  97819701                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             28739007                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7340732                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            247181                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5860                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  168720627                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               13527                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 168456842                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             76499                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          934955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1902076                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1807                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     211034076                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.798245                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.875070                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            94474079     44.77%     44.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            76143367     36.08%     80.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            29365200     13.91%     94.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10622645      5.03%     99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              428785      0.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       211034076                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22910      0.35%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               6562498     99.65%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            143387      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              97311405     57.77%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            34969281     20.76%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             28692065     17.03%     95.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7340704      4.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              168456842                       # Type of FU issued
system.cpu.iq.rate                           0.797992                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6585408                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039093                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          437939737                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         114099501                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    113049147                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           116669929                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           55569761                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     54716442                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              113320897                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                61577966                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1383670                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       341376                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       110861                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            36                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1104203                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 4311185                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               4003147                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           168734154                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1953027                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              28739007                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7340732                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                3741590                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    15                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            153                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1011117                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        92277                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1103394                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             167803024                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28441918                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            653817                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     35677668                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12626859                       # Number of branches executed
system.cpu.iew.exec_stores                    7235750                       # Number of stores executed
system.cpu.iew.exec_rate                     0.794895                       # Inst execution rate
system.cpu.iew.wb_sent                      167767171                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     167765589                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  67150177                       # num instructions producing a value
system.cpu.iew.wb_consumers                  84783862                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.794717                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.792016                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1097456                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1103389                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    209929873                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.798537                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.978669                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    104364903     49.71%     49.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     62619665     29.83%     79.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     26268690     12.51%     92.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     14226647      6.78%     98.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2449968      1.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    209929873                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              167636858                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627500                       # Number of memory references committed
system.cpu.commit.loads                      28397629                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087430                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               2449968                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    376214219                       # The number of ROB reads
system.cpu.rob.rob_writes                   338572836                       # The number of ROB writes
system.cpu.timesIdled                            1547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           66860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     167636858                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               2.111009                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.111009                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.473707                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.473707                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                250918569                       # number of integer regfile reads
system.cpu.int_regfile_writes               150778978                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  92839505                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 49167121                       # number of floating regfile writes
system.cpu.misc_regfile_reads                66954739                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      7                       # number of replacements
system.cpu.icache.tagsinuse                406.465368                       # Cycle average of tags in use
system.cpu.icache.total_refs                 15213279                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    469                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               32437.695096                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     406.465368                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.396939                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.396939                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     15213279                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15213279                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15213279                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15213279                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15213279                       # number of overall hits
system.cpu.icache.overall_hits::total        15213279                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          493                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           493                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          493                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            493                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          493                       # number of overall misses
system.cpu.icache.overall_misses::total           493                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     27155500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27155500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     27155500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27155500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     27155500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27155500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15213772                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15213772                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15213772                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15213772                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15213772                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15213772                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55082.150101                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55082.150101                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55082.150101                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55082.150101                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55082.150101                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55082.150101                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           24                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           24                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           24                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          469                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          469                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          469                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          469                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          469                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     25213500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25213500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     25213500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25213500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     25213500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25213500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53760.127932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53760.127932                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53760.127932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53760.127932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53760.127932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53760.127932                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  10324                       # number of replacements
system.cpu.dcache.tagsinuse                972.912123                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34272787                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  11342                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                3021.758685                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     972.912123                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.950109                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.950109                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     27046396                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27046396                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7226391                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7226391                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      34272787                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34272787                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34272787                       # number of overall hits
system.cpu.dcache.overall_hits::total        34272787                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        11628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11628                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3480                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3480                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        15108                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15108                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        15108                       # number of overall misses
system.cpu.dcache.overall_misses::total         15108                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    183105500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    183105500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     73286000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73286000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    256391500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    256391500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    256391500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    256391500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27058024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27058024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34287895                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34287895                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34287895                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34287895                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000430                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000481                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000481                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000441                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15746.947024                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15746.947024                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 21059.195402                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21059.195402                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16970.578501                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16970.578501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16970.578501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16970.578501                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          919                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.437500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3028                       # number of writebacks
system.cpu.dcache.writebacks::total              3028                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         3765                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3765                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         3766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         3766                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3766                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         7863                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7863                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3479                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        11342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        11342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11342                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    113096000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    113096000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     66275500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66275500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    179371500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    179371500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    179371500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    179371500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000331                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000331                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000331                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000331                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14383.314257                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14383.314257                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 19050.158091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19050.158091                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15814.803386                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15814.803386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15814.803386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15814.803386                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
