Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\vga_640x480.v" into library work
Parsing module <vga_640x480>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\pig.v" into library work
Parsing module <pig>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\gameover.v" into library work
Parsing module <gameover>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\bomb.v" into library work
Parsing module <bomb>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\barrier3.v" into library work
Parsing module <barrier3>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\barrier2.v" into library work
Parsing module <barrier2>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\barrier1.v" into library work
Parsing module <barrier1>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\background.v" into library work
Parsing module <background>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\apple.v" into library work
Parsing module <apple>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\x7segbc.v" into library work
Parsing module <x7segbc>.
WARNING:HDLCompiler:568 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\x7segbc.v" Line 17: Constant value is truncated to fit in <4> bits.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\score.v" into library work
Parsing module <score>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\randGnrt.v" into library work
Parsing module <randGnrt>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\move.v" into library work
Parsing module <move>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\keyboard.v" into library work
Parsing module <keyboard>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\init.v" into library work
Parsing module <init>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\clkdiv.v" Line 36: Result of 22-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\clkdiv.v" Line 37: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\clkdiv.v" Line 46: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:1127 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\clkdiv.v" Line 25: Assignment to cnt ignored, since the identifier is never used

Elaborating module <init>.

Elaborating module <vga_640x480>.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\vga_640x480.v" Line 56: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\vga_640x480.v" Line 66: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <background>.
WARNING:HDLCompiler:1499 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\background.v" Line 39: Empty module <background> remains a black box.

Elaborating module <barrier1>.
WARNING:HDLCompiler:1499 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\barrier1.v" Line 39: Empty module <barrier1> remains a black box.

Elaborating module <barrier2>.
WARNING:HDLCompiler:1499 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\barrier2.v" Line 39: Empty module <barrier2> remains a black box.

Elaborating module <barrier3>.
WARNING:HDLCompiler:1499 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\barrier3.v" Line 39: Empty module <barrier3> remains a black box.

Elaborating module <pig>.
WARNING:HDLCompiler:1499 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\pig.v" Line 39: Empty module <pig> remains a black box.

Elaborating module <apple>.
WARNING:HDLCompiler:1499 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\apple.v" Line 39: Empty module <apple> remains a black box.

Elaborating module <bomb>.
WARNING:HDLCompiler:1499 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\bomb.v" Line 39: Empty module <bomb> remains a black box.

Elaborating module <gameover>.
WARNING:HDLCompiler:1499 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\ipcore_dir\gameover.v" Line 39: Empty module <gameover> remains a black box.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\init.v" Line 54: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\init.v" Line 55: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\init.v" Line 56: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\init.v" Line 57: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\init.v" Line 58: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\init.v" Line 59: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\init.v" Line 60: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\init.v" Line 61: Result of 32-bit expression is truncated to fit in 15-bit target.

Elaborating module <keyboard>.

Elaborating module <move>.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\move.v" Line 91: Result of 32-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\move.v" Line 98: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\move.v" Line 103: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\move.v" Line 108: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\move.v" Line 113: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\move.v" Line 118: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\move.v" Line 123: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\move.v" Line 134: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\move.v" Line 144: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\move.v" Line 148: Result of 21-bit expression is truncated to fit in 11-bit target.

Elaborating module <randGnrt>.

Elaborating module <score>.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\score.v" Line 27: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <x7segbc>.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\x7segbc.v" Line 30: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\Top.v".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\clkdiv.v".
    Found 20-bit register for signal <regi>.
    Found 21-bit register for signal <cnt2>.
    Found 1-bit register for signal <_10ms>.
    Found 3-bit register for signal <p>.
    Found 21-bit adder for signal <cnt2[20]_GND_2_o_add_2_OUT> created at line 36.
    Found 3-bit adder for signal <p[2]_GND_2_o_add_3_OUT> created at line 37.
    Found 20-bit adder for signal <regi[19]_GND_2_o_add_5_OUT> created at line 46.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <init>.
    Related source file is "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\init.v".
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_3_OUT> created at line 54.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_7_OUT> created at line 55.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_11_OUT> created at line 56.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_15_OUT> created at line 57.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_18_OUT> created at line 58.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_24_OUT> created at line 59.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_26_OUT> created at line 59.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_30_OUT> created at line 60.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_32_OUT> created at line 60.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_35_OUT> created at line 61.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_47_OUT> created at line 73.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_53_OUT> created at line 82.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_57_OUT> created at line 82.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_62_OUT> created at line 90.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_66_OUT> created at line 90.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_70_OUT> created at line 98.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_77_OUT> created at line 106.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_84_OUT> created at line 113.
    Found 32-bit adder for signal <n0194> created at line 54.
    Found 32-bit adder for signal <n0196> created at line 55.
    Found 32-bit adder for signal <n0198> created at line 56.
    Found 32-bit adder for signal <n0200> created at line 57.
    Found 32-bit adder for signal <GND_3_o_GND_3_o_add_19_OUT> created at line 58.
    Found 32-bit adder for signal <n0379> created at line 59.
    Found 32-bit adder for signal <n0204> created at line 59.
    Found 32-bit adder for signal <n0384> created at line 60.
    Found 32-bit adder for signal <n0206> created at line 60.
    Found 32-bit adder for signal <GND_3_o_GND_3_o_add_36_OUT> created at line 61.
    Found 12-bit adder for signal <n0312> created at line 73.
    Found 12-bit adder for signal <n0317> created at line 82.
    Found 11-bit adder for signal <n0322> created at line 82.
    Found 12-bit adder for signal <n0328> created at line 90.
    Found 11-bit adder for signal <n0333> created at line 90.
    Found 11-bit adder for signal <n0338> created at line 98.
    Found 12-bit adder for signal <n0339> created at line 98.
    Found 11-bit adder for signal <n0346> created at line 106.
    Found 12-bit adder for signal <n0347> created at line 106.
    Found 11-bit adder for signal <n0354> created at line 113.
    Found 12-bit adder for signal <n0355> created at line 113.
    Found 11-bit subtractor for signal <pig_addr> created at line 26.
    Found 15-bit subtractor for signal <over_addr> created at line 32.
    Found 32x10-bit multiplier for signal <n0211> created at line 54.
    Found 32x10-bit multiplier for signal <n0213> created at line 55.
    Found 32x10-bit multiplier for signal <n0215> created at line 56.
    Found 32x10-bit multiplier for signal <n0217> created at line 57.
    Found 32x6-bit multiplier for signal <n0219> created at line 58.
    Found 32x6-bit multiplier for signal <n0222> created at line 59.
    Found 32x6-bit multiplier for signal <n0226> created at line 60.
    Found 32x8-bit multiplier for signal <n0230> created at line 61.
WARNING:Xst:737 - Found 1-bit latch for signal <red<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <pixel_x[9]_PWR_3_o_LessThan_39_o> created at line 67
    Found 10-bit comparator greater for signal <pixel_y[9]_GND_3_o_LessThan_40_o> created at line 67
    Found 10-bit comparator lessequal for signal <n0038> created at line 70
    Found 10-bit comparator greater for signal <pixel_x[9]_GND_3_o_LessThan_44_o> created at line 70
    Found 10-bit comparator lessequal for signal <n0042> created at line 70
    Found 10-bit comparator greater for signal <pixel_y[9]_GND_3_o_LessThan_46_o> created at line 70
    Found 32-bit comparator lessequal for signal <n0051> created at line 73
    Found 12-bit comparator lessequal for signal <n0054> created at line 73
    Found 10-bit comparator lessequal for signal <n0057> created at line 73
    Found 10-bit comparator lessequal for signal <n0060> created at line 73
    Found 32-bit comparator lessequal for signal <n0064> created at line 82
    Found 12-bit comparator lessequal for signal <n0067> created at line 82
    Found 32-bit comparator lessequal for signal <n0071> created at line 82
    Found 11-bit comparator lessequal for signal <n0075> created at line 82
    Found 32-bit comparator lessequal for signal <n0081> created at line 90
    Found 12-bit comparator lessequal for signal <n0084> created at line 90
    Found 32-bit comparator lessequal for signal <n0088> created at line 90
    Found 11-bit comparator lessequal for signal <n0092> created at line 90
    Found 32-bit comparator lessequal for signal <n0096> created at line 98
    Found 11-bit comparator lessequal for signal <n0099> created at line 98
    Found 12-bit comparator lessequal for signal <n0103> created at line 98
    Found 11-bit comparator lessequal for signal <n0105> created at line 98
    Found 32-bit comparator lessequal for signal <n0110> created at line 106
    Found 11-bit comparator lessequal for signal <n0113> created at line 106
    Found 12-bit comparator lessequal for signal <n0117> created at line 106
    Found 11-bit comparator lessequal for signal <n0119> created at line 106
    Found 32-bit comparator lessequal for signal <n0124> created at line 113
    Found 11-bit comparator lessequal for signal <n0127> created at line 113
    Found 12-bit comparator lessequal for signal <n0131> created at line 113
    Found 11-bit comparator lessequal for signal <n0133> created at line 113
    Summary:
	inferred   8 Multiplier(s).
	inferred  41 Adder/Subtractor(s).
	inferred  12 Latch(s).
	inferred  30 Comparator(s).
	inferred  75 Multiplexer(s).
Unit <init> synthesized.

Synthesizing Unit <vga_640x480>.
    Related source file is "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\vga_640x480.v".
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit adder for signal <h_count_reg[9]_GND_4_o_add_4_OUT> created at line 56.
    Found 10-bit adder for signal <v_count_reg[9]_GND_4_o_add_7_OUT> created at line 66.
    Found 10-bit comparator lessequal for signal <n0012> created at line 72
    Found 10-bit comparator lessequal for signal <n0014> created at line 72
    Found 10-bit comparator lessequal for signal <n0017> created at line 74
    Found 10-bit comparator lessequal for signal <n0019> created at line 74
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_4_o_LessThan_15_o> created at line 77
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_4_o_LessThan_16_o> created at line 77
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_640x480> synthesized.

Synthesizing Unit <keyboard>.
    Related source file is "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\keyboard.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <ps2d_filter>.
    Found 1-bit register for signal <PS2Cf>.
    Found 1-bit register for signal <PS2Df>.
    Found 11-bit register for signal <shift1>.
    Found 10-bit register for signal <shift2<10:1>>.
    Found 1-bit register for signal <left>.
    Found 1-bit register for signal <right>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <ret>.
    Found 3-bit register for signal <mode>.
    Found 8-bit register for signal <ps2c_filter>.
    Summary:
	inferred  46 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <keyboard> synthesized.

Synthesizing Unit <move>.
    Related source file is "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\move.v".
    Found 1-bit register for signal <start_filter<0>>.
    Found 1-bit register for signal <ret_filter<0>>.
    Found 2-bit register for signal <state>.
    Found 21-bit register for signal <move>.
    Found 10-bit register for signal <ay>.
    Found 10-bit register for signal <by>.
    Found 10-bit register for signal <cy>.
    Found 11-bit register for signal <at>.
    Found 11-bit register for signal <bt>.
    Found 11-bit register for signal <ct>.
    Found 1-bit register for signal <eaten>.
    Found 10-bit register for signal <appley>.
    Found 11-bit register for signal <applex>.
    Found 10-bit register for signal <bomby>.
    Found 11-bit register for signal <bombx>.
    Found 11-bit register for signal <pig>.
    Found 1-bit register for signal <plusone>.
    Found 1-bit register for signal <clr>.
    Found 1-bit register for signal <clk10ms_filter<0>>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit subtractor for signal <GND_29_o_GND_29_o_sub_68_OUT> created at line 160.
    Found 5-bit adder for signal <n0380[4:0]> created at line 93.
    Found 10-bit adder for signal <ay[9]_GND_29_o_add_17_OUT> created at line 103.
    Found 10-bit adder for signal <by[9]_GND_29_o_add_22_OUT> created at line 113.
    Found 10-bit adder for signal <cy[9]_GND_29_o_add_27_OUT> created at line 123.
    Found 10-bit adder for signal <appley[9]_GND_29_o_add_31_OUT> created at line 134.
    Found 10-bit adder for signal <bomby[9]_GND_29_o_add_35_OUT> created at line 144.
    Found 21-bit adder for signal <n0264> created at line 148.
    Found 12-bit adder for signal <n0356> created at line 155.
    Found 12-bit adder for signal <n0357> created at line 155.
    Found 12-bit adder for signal <n0360> created at line 156.
    Found 12-bit adder for signal <n0361> created at line 156.
    Found 12-bit adder for signal <n0364> created at line 157.
    Found 12-bit adder for signal <n0365> created at line 157.
    Found 12-bit adder for signal <n0371> created at line 160.
    Found 10-bit subtractor for signal <GND_29_o_GND_29_o_sub_17_OUT<9:0>> created at line 98.
    Found 10-bit subtractor for signal <GND_29_o_GND_29_o_sub_22_OUT<9:0>> created at line 108.
    Found 10-bit subtractor for signal <GND_29_o_GND_29_o_sub_27_OUT<9:0>> created at line 118.
    Found 21-bit subtractor for signal <GND_29_o_unary_minus_11_OUT<20:0>> created at line 0.
    Found 10-bit comparator greater for signal <n0013> created at line 96
    Found 10-bit comparator greater for signal <n0019> created at line 106
    Found 10-bit comparator greater for signal <n0025> created at line 116
    Found 10-bit comparator greater for signal <n0031> created at line 126
    Found 10-bit comparator greater for signal <n0037> created at line 137
    Found 11-bit comparator greater for signal <GND_29_o_pig[10]_LessThan_40_o> created at line 149
    Found 11-bit comparator lessequal for signal <n0046> created at line 150
    Found 10-bit comparator lessequal for signal <n0050> created at line 151
    Found 10-bit comparator lessequal for signal <n0052> created at line 151
    Found 10-bit comparator lessequal for signal <n0055> created at line 151
    Found 10-bit comparator lessequal for signal <n0058> created at line 155
    Found 10-bit comparator lessequal for signal <n0060> created at line 155
    Found 12-bit comparator lessequal for signal <n0064> created at line 155
    Found 12-bit comparator lessequal for signal <n0067> created at line 155
    Found 10-bit comparator lessequal for signal <n0071> created at line 156
    Found 10-bit comparator lessequal for signal <n0073> created at line 156
    Found 12-bit comparator lessequal for signal <n0077> created at line 156
    Found 12-bit comparator lessequal for signal <n0080> created at line 156
    Found 10-bit comparator lessequal for signal <n0085> created at line 157
    Found 10-bit comparator lessequal for signal <n0087> created at line 157
    Found 12-bit comparator lessequal for signal <n0091> created at line 157
    Found 12-bit comparator lessequal for signal <n0094> created at line 157
    Found 10-bit comparator lessequal for signal <n0100> created at line 160
    Found 10-bit comparator lessequal for signal <n0102> created at line 160
    Found 32-bit comparator lessequal for signal <n0106> created at line 160
    Found 12-bit comparator lessequal for signal <n0110> created at line 160
    Found 10-bit comparator greater for signal <n0115> created at line 166
    Found 10-bit comparator greater for signal <n0117> created at line 166
    Found 32-bit comparator greater for signal <n0120> created at line 166
    Found 12-bit comparator greater for signal <n0123> created at line 166
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred 143 D-type flip-flop(s).
	inferred  30 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <move> synthesized.

Synthesizing Unit <randGnrt>.
    Related source file is "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\randGnrt.v".
    Found 11-bit register for signal <num>.
    Found 12-bit adder for signal <n0011> created at line 17.
    Found 12-bit adder for signal <n0012> created at line 19.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <randGnrt> synthesized.

Synthesizing Unit <mod_12u_9u>.
    Related source file is "".
    Found 21-bit adder for signal <n0511> created at line 0.
    Found 21-bit adder for signal <GND_32_o_b[8]_add_1_OUT> created at line 0.
    Found 20-bit adder for signal <n0515> created at line 0.
    Found 20-bit adder for signal <GND_32_o_b[8]_add_3_OUT> created at line 0.
    Found 19-bit adder for signal <n0519> created at line 0.
    Found 19-bit adder for signal <GND_32_o_b[8]_add_5_OUT> created at line 0.
    Found 18-bit adder for signal <n0523> created at line 0.
    Found 18-bit adder for signal <GND_32_o_b[8]_add_7_OUT> created at line 0.
    Found 17-bit adder for signal <n0527> created at line 0.
    Found 17-bit adder for signal <GND_32_o_b[8]_add_9_OUT> created at line 0.
    Found 16-bit adder for signal <n0531> created at line 0.
    Found 16-bit adder for signal <GND_32_o_b[8]_add_11_OUT> created at line 0.
    Found 15-bit adder for signal <n0535> created at line 0.
    Found 15-bit adder for signal <GND_32_o_b[8]_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <n0539> created at line 0.
    Found 14-bit adder for signal <GND_32_o_b[8]_add_15_OUT> created at line 0.
    Found 13-bit adder for signal <n0543> created at line 0.
    Found 13-bit adder for signal <GND_32_o_b[8]_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <n0547> created at line 0.
    Found 12-bit adder for signal <a[11]_b[8]_add_19_OUT> created at line 0.
    Found 12-bit adder for signal <n0551> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_32_o_add_21_OUT> created at line 0.
    Found 12-bit adder for signal <n0555> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_32_o_add_23_OUT> created at line 0.
    Found 12-bit adder for signal <n0559> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_32_o_add_25_OUT> created at line 0.
    Found 21-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  26 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 145 Multiplexer(s).
Unit <mod_12u_9u> synthesized.

Synthesizing Unit <score>.
    Related source file is "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\score.v".
    Found 16-bit register for signal <score_now>.
    Found 1-bit register for signal <filter_plusone<0>>.
    Found 16-bit adder for signal <score_now[15]_GND_33_o_add_3_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <score> synthesized.

Synthesizing Unit <x7segbc>.
    Related source file is "C:\Documents and Settings\Administrator\My Documents\3150102418\ISE Piggy\Piggy\x7segbc.v".
    Found 2-bit register for signal <s>.
    Found 2-bit adder for signal <s[1]_GND_34_o_add_20_OUT> created at line 30.
    Found 16x7-bit Read Only RAM for signal <a_to_g>
    Found 4-bit 4-to-1 multiplexer for signal <digit> created at line 34.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <x7segbc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 8
 32x10-bit multiplier                                  : 4
 32x6-bit multiplier                                   : 3
 32x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 118
 10-bit adder                                          : 4
 10-bit addsub                                         : 3
 11-bit adder                                          : 5
 11-bit subtractor                                     : 9
 12-bit adder                                          : 31
 12-bit subtractor                                     : 11
 13-bit adder                                          : 4
 14-bit adder                                          : 4
 15-bit adder                                          : 4
 15-bit subtractor                                     : 1
 16-bit adder                                          : 5
 17-bit adder                                          : 4
 18-bit adder                                          : 4
 19-bit adder                                          : 4
 2-bit adder                                           : 1
 20-bit adder                                          : 5
 21-bit adder                                          : 6
 21-bit subtractor                                     : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 10
 5-bit adder                                           : 1
# Registers                                            : 41
 1-bit register                                        : 16
 10-bit register                                       : 8
 11-bit register                                       : 8
 16-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 1
 21-bit register                                       : 2
 3-bit register                                        : 2
 8-bit register                                        : 2
# Latches                                              : 12
 1-bit latch                                           : 12
# Comparators                                          : 92
 10-bit comparator greater                             : 13
 10-bit comparator lessequal                           : 19
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 9
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 21
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 9
# Multiplexers                                         : 382
 1-bit 2-to-1 multiplexer                              : 360
 10-bit 2-to-1 multiplexer                             : 10
 11-bit 2-to-1 multiplexer                             : 2
 21-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/background.ngc>.
Reading core <ipcore_dir/barrier1.ngc>.
Reading core <ipcore_dir/barrier2.ngc>.
Reading core <ipcore_dir/barrier3.ngc>.
Reading core <ipcore_dir/pig.ngc>.
Reading core <ipcore_dir/apple.ngc>.
Reading core <ipcore_dir/bomb.ngc>.
Reading core <ipcore_dir/gameover.ngc>.
Loading core <background> for timing and area information for instance <B0>.
Loading core <barrier1> for timing and area information for instance <B1>.
Loading core <barrier2> for timing and area information for instance <B2>.
Loading core <barrier3> for timing and area information for instance <B3>.
Loading core <pig> for timing and area information for instance <P>.
Loading core <apple> for timing and area information for instance <A>.
Loading core <bomb> for timing and area information for instance <BB>.
Loading core <gameover> for timing and area information for instance <GO>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <p>: 1 register on signal <p>.
The following registers are absorbed into counter <cnt2>: 1 register on signal <cnt2>.
The following registers are absorbed into counter <regi>: 1 register on signal <regi>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <move>.
The following registers are absorbed into accumulator <pig>: 1 register on signal <pig>.
Unit <move> synthesized (advanced).

Synthesizing (advanced) Unit <score>.
The following registers are absorbed into counter <score_now>: 1 register on signal <score_now>.
Unit <score> synthesized (advanced).

Synthesizing (advanced) Unit <vga_640x480>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
Unit <vga_640x480> synthesized (advanced).

Synthesizing (advanced) Unit <x7segbc>.
The following registers are absorbed into counter <s>: 1 register on signal <s>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_a_to_g> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <a_to_g>        |          |
    -----------------------------------------------------------------------
Unit <x7segbc> synthesized (advanced).
WARNING:Xst:2677 - Node <move_11> of sequential type is unconnected in block <move>.
WARNING:Xst:2677 - Node <move_12> of sequential type is unconnected in block <move>.
WARNING:Xst:2677 - Node <move_13> of sequential type is unconnected in block <move>.
WARNING:Xst:2677 - Node <move_14> of sequential type is unconnected in block <move>.
WARNING:Xst:2677 - Node <move_15> of sequential type is unconnected in block <move>.
WARNING:Xst:2677 - Node <move_16> of sequential type is unconnected in block <move>.
WARNING:Xst:2677 - Node <move_17> of sequential type is unconnected in block <move>.
WARNING:Xst:2677 - Node <move_18> of sequential type is unconnected in block <move>.
WARNING:Xst:2677 - Node <move_19> of sequential type is unconnected in block <move>.
WARNING:Xst:2677 - Node <move_20> of sequential type is unconnected in block <move>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 8
 32x10-bit multiplier                                  : 4
 32x6-bit multiplier                                   : 3
 32x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 84
 10-bit adder                                          : 2
 10-bit addsub                                         : 3
 11-bit adder                                          : 10
 11-bit subtractor                                     : 11
 12-bit adder                                          : 15
 12-bit adder carry in                                 : 24
 12-bit subtractor                                     : 9
 14-bit adder                                          : 3
 15-bit adder                                          : 1
 15-bit subtractor                                     : 1
 19-bit adder                                          : 1
 21-bit subtractor                                     : 1
 5-bit adder                                           : 1
 9-bit adder carry in                                  : 2
# Counters                                             : 7
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 21-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Accumulators                                         : 1
 11-bit up loadable accumulator                        : 1
# Registers                                            : 183
 Flip-Flops                                            : 183
# Comparators                                          : 92
 10-bit comparator greater                             : 13
 10-bit comparator lessequal                           : 19
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 9
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 21
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 9
# Multiplexers                                         : 379
 1-bit 2-to-1 multiplexer                              : 360
 10-bit 2-to-1 multiplexer                             : 8
 11-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U4/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
WARNING:Xst:2677 - Node <Mmult_n02131> of sequential type is unconnected in block <init>.
WARNING:Xst:2677 - Node <Mmult_n02191> of sequential type is unconnected in block <init>.
WARNING:Xst:2677 - Node <Mmult_n02151> of sequential type is unconnected in block <init>.
WARNING:Xst:2677 - Node <Mmult_n02171> of sequential type is unconnected in block <init>.
WARNING:Xst:2677 - Node <Mmult_n02221> of sequential type is unconnected in block <init>.
WARNING:Xst:2677 - Node <Mmult_n02261> of sequential type is unconnected in block <init>.
WARNING:Xst:2677 - Node <Mmult_n02301> of sequential type is unconnected in block <init>.
WARNING:Xst:1293 - FF/Latch <move_0> has a constant value of 0 in block <move>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <num_9> has a constant value of 0 in block <randGnrt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_10> has a constant value of 0 in block <randGnrt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <U1/cnt2_17> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U1/cnt2_18> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U1/cnt2_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U1/cnt2_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U1/p_2> of sequential type is unconnected in block <Top>.
INFO:Xst:2261 - The FF/Latch <move_5> in Unit <move> is equivalent to the following 5 FFs/Latches, which will be removed : <move_6> <move_7> <move_8> <move_9> <move_10> 

Optimizing unit <Top> ...

Optimizing unit <keyboard> ...

Optimizing unit <init> ...

Optimizing unit <vga_640x480> ...

Optimizing unit <move> ...

Optimizing unit <randGnrt> ...

Optimizing unit <x7segbc> ...
WARNING:Xst:1293 - FF/Latch <U4/bombx_10> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/bombx_9> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/applex_10> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/applex_9> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/bt_10> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/bt_9> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/at_10> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/at_9> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/ct_10> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/ct_9> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U4/pig_0> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/bomby_9> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/appley_9> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <U1/regi_0> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <U1/cnt2_0> <U1/p_0> 
INFO:Xst:2261 - The FF/Latch <U1/regi_1> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <U1/cnt2_1> <U1/p_1> 
INFO:Xst:2261 - The FF/Latch <U1/regi_2> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U1/cnt2_2> 
INFO:Xst:2261 - The FF/Latch <U1/regi_3> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U1/cnt2_3> 
INFO:Xst:2261 - The FF/Latch <U1/regi_4> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U1/cnt2_4> 
INFO:Xst:2261 - The FF/Latch <U1/regi_5> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U1/cnt2_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 2.
FlipFlop U4/ay_1 has been replicated 2 time(s)
FlipFlop U4/ay_2 has been replicated 2 time(s)
FlipFlop U4/by_1 has been replicated 2 time(s)
FlipFlop U4/by_2 has been replicated 2 time(s)
FlipFlop U4/cy_1 has been replicated 1 time(s)
FlipFlop U4/cy_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <Top> :
	Found 4-bit shift register for signal <U3/shift2_8>.
	Found 3-bit shift register for signal <U3/shift1_8>.
Unit <Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 247
 Flip-Flops                                            : 247
# Shift Registers                                      : 2
 3-bit shift register                                  : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2355
#      GND                         : 9
#      INV                         : 33
#      LUT1                        : 69
#      LUT2                        : 197
#      LUT3                        : 245
#      LUT4                        : 375
#      LUT5                        : 231
#      LUT6                        : 434
#      MUXCY                       : 443
#      MUXF7                       : 12
#      VCC                         : 9
#      XORCY                       : 298
# FlipFlops/Latches                : 280
#      FD                          : 31
#      FD_1                        : 14
#      FDC                         : 4
#      FDCE                        : 20
#      FDE                         : 23
#      FDR                         : 41
#      FDRE                        : 105
#      FDSE                        : 30
#      LDC                         : 12
# RAMS                             : 135
#      RAMB18E1                    : 12
#      RAMB36E1                    : 123
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 3
#      OBUF                        : 30
# DSPs                             : 9
#      DSP48E1                     : 9

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             268  out of  126800     0%  
 Number of Slice LUTs:                 1586  out of  63400     2%  
    Number used as Logic:              1584  out of  63400     2%  
    Number used as Memory:                2  out of  19000     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1697
   Number with an unused Flip Flop:    1429  out of   1697    84%  
   Number with an unused LUT:           111  out of   1697     6%  
   Number of fully used LUT-FF pairs:   157  out of   1697     9%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    210    16%  
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of Block RAM/FIFO:              129  out of    135    95%  
    Number using Block RAM only:        129
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                      9  out of    240     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)  | Load  |
------------------------------------------------+------------------------+-------+
mclk                                            | BUFGP                  | 338   |
U3/PS2Cf                                        | BUFG                   | 18    |
U1/regi_1                                       | BUFG                   | 47    |
U2/Mcompar_BUS_0022_GND_3_o_LessThan_75_o_lut<5>| NONE(U2/blue_0)        | 12    |
U1/cnt2_16                                      | NONE(U7/s_1)           | 2     |
------------------------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                               | Buffer(FF name)                                                                                                                                 | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1212(U2/B0/XST_GND:G)                                                                                                                                                      | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 182   |
U2/GO/N1(U2/GO/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(U2/GO/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 10    |
U2/B1/N1(U2/B1/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(U2/B1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 8     |
U2/B2/N1(U2/B2/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(U2/B2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 8     |
U2/B3/N1(U2/B3/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(U2/B3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 8     |
U2/A/N1(U2/A/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(U2/A/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)      | 2     |
U2/BB/N1(U2/BB/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(U2/BB/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 2     |
U2/P/N1(U2/P/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(U2/P/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)      | 2     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelata_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelatb_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelata_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelatb_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelata_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelatb_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelata_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelatb_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelata_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelatb_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelata_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelatb_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelata_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelatb_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelata_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelatb_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelata_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelatb_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelata_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelatb_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelata_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelatb_tmp(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(U2/B0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 11.464ns (Maximum Frequency: 87.231MHz)
   Minimum input arrival time before clock: 1.718ns
   Maximum output required time after clock: 3.761ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 11.464ns (frequency: 87.231MHz)
  Total number of paths / destination ports: 1369366 / 553
-------------------------------------------------------------------------
Delay:               11.464ns (Levels of Logic = 25)
  Source:            U4/ay_2_1 (FF)
  Destination:       U2/B1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: U4/ay_2_1 to U2/B1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.478   0.939  U4/ay_2_1 (U4/ay_2_1)
     LUT6:I0->O            8   0.124   0.467  U2/Madd_n0338_cy<6>11 (U2/Madd_n0338_cy<6>)
     LUT2:I1->O            2   0.124   0.405  U2/Madd_n0338_xor<7>11 (U2/n0338<7>)
     MUXCY:DI->O           1   0.456   0.000  U2/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<7> (U2/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  U2/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<8> (U2/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  U2/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<9> (U2/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<9>)
     MUXCY:CI->O           0   0.029   0.000  U2/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<10> (U2/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<10>)
     XORCY:CI->O           6   0.510   0.432  U2/Msub_GND_3_o_GND_3_o_sub_7_OUT_xor<11> (U2/GND_3_o_GND_3_o_sub_7_OUT<11>)
     DSP48E1:A11->P0       1   3.841   0.421  U2/Mmult_n0213 (U2/n0213<0>)
     LUT2:I1->O            1   0.124   0.000  U2/Madd_n0196_Madd_lut<0> (U2/Madd_n0196_Madd_lut<0>)
     MUXCY:S->O            1   0.472   0.000  U2/Madd_n0196_Madd_cy<0> (U2/Madd_n0196_Madd_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  U2/Madd_n0196_Madd_cy<1> (U2/Madd_n0196_Madd_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  U2/Madd_n0196_Madd_cy<2> (U2/Madd_n0196_Madd_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  U2/Madd_n0196_Madd_cy<3> (U2/Madd_n0196_Madd_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  U2/Madd_n0196_Madd_cy<4> (U2/Madd_n0196_Madd_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  U2/Madd_n0196_Madd_cy<5> (U2/Madd_n0196_Madd_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  U2/Madd_n0196_Madd_cy<6> (U2/Madd_n0196_Madd_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  U2/Madd_n0196_Madd_cy<7> (U2/Madd_n0196_Madd_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  U2/Madd_n0196_Madd_cy<8> (U2/Madd_n0196_Madd_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  U2/Madd_n0196_Madd_cy<9> (U2/Madd_n0196_Madd_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  U2/Madd_n0196_Madd_cy<10> (U2/Madd_n0196_Madd_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  U2/Madd_n0196_Madd_cy<11> (U2/Madd_n0196_Madd_cy<11>)
     MUXCY:CI->O           0   0.029   0.000  U2/Madd_n0196_Madd_cy<12> (U2/Madd_n0196_Madd_cy<12>)
     XORCY:CI->O           7   0.510   0.756  U2/Madd_n0196_Madd_xor<13> (U2/n0196<13>)
     begin scope: 'U2/B1:addra<13>'
     LUT3:I0->O            1   0.124   0.399  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_PWR_16_o_equal_7_o<2>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<6>)
     RAMB18E1:ENARDEN          0.443          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                     11.464ns (7.645ns logic, 3.819ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U3/PS2Cf'
  Clock period: 1.798ns (frequency: 556.174MHz)
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Delay:               1.798ns (Levels of Logic = 0)
  Source:            U3/Mshreg_shift2_8 (FF)
  Destination:       U3/shift2_8 (FF)
  Source Clock:      U3/PS2Cf falling
  Destination Clock: U3/PS2Cf falling

  Data Path: U3/Mshreg_shift2_8 to U3/shift2_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.768   0.000  U3/Mshreg_shift2_8 (U3/Mshreg_shift2_8)
     FDE:D                     0.030          U3/shift2_8
    ----------------------------------------
    Total                      1.798ns (1.798ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/regi_1'
  Clock period: 4.380ns (frequency: 228.336MHz)
  Total number of paths / destination ports: 1366 / 50
-------------------------------------------------------------------------
Delay:               4.380ns (Levels of Logic = 13)
  Source:            U2/sync_unit/h_count_reg_6 (FF)
  Destination:       U2/sync_unit/h_count_reg_9 (FF)
  Source Clock:      U1/regi_1 rising
  Destination Clock: U1/regi_1 rising

  Data Path: U2/sync_unit/h_count_reg_6 to U2/sync_unit/h_count_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            41   0.478   1.074  U2/sync_unit/h_count_reg_6 (U2/sync_unit/h_count_reg_6)
     LUT5:I0->O            4   0.124   0.441  U2/sync_unit/clk_h_end_AND_1_o1_SW0 (N20)
     LUT6:I5->O            9   0.124   0.769  U2/sync_unit/clk_h_end_AND_1_o1 (U2/sync_unit/clk_h_end_AND_1_o1)
     LUT3:I0->O            1   0.124   0.000  U2/sync_unit/Mcount_h_count_reg_lut<0> (U2/sync_unit/Mcount_h_count_reg_lut<0>)
     MUXCY:S->O            1   0.472   0.000  U2/sync_unit/Mcount_h_count_reg_cy<0> (U2/sync_unit/Mcount_h_count_reg_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  U2/sync_unit/Mcount_h_count_reg_cy<1> (U2/sync_unit/Mcount_h_count_reg_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  U2/sync_unit/Mcount_h_count_reg_cy<2> (U2/sync_unit/Mcount_h_count_reg_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  U2/sync_unit/Mcount_h_count_reg_cy<3> (U2/sync_unit/Mcount_h_count_reg_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  U2/sync_unit/Mcount_h_count_reg_cy<4> (U2/sync_unit/Mcount_h_count_reg_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  U2/sync_unit/Mcount_h_count_reg_cy<5> (U2/sync_unit/Mcount_h_count_reg_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  U2/sync_unit/Mcount_h_count_reg_cy<6> (U2/sync_unit/Mcount_h_count_reg_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  U2/sync_unit/Mcount_h_count_reg_cy<7> (U2/sync_unit/Mcount_h_count_reg_cy<7>)
     MUXCY:CI->O           0   0.029   0.000  U2/sync_unit/Mcount_h_count_reg_cy<8> (U2/sync_unit/Mcount_h_count_reg_cy<8>)
     XORCY:CI->O           1   0.510   0.000  U2/sync_unit/Mcount_h_count_reg_xor<9> (U2/sync_unit/Mcount_h_count_reg9)
     FDCE:D                    0.030          U2/sync_unit/h_count_reg_9
    ----------------------------------------
    Total                      4.380ns (2.096ns logic, 2.284ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/cnt2_16'
  Clock period: 1.511ns (frequency: 661.813MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.511ns (Levels of Logic = 1)
  Source:            U7/s_0 (FF)
  Destination:       U7/s_0 (FF)
  Source Clock:      U1/cnt2_16 rising
  Destination Clock: U1/cnt2_16 rising

  Data Path: U7/s_0 to U7/s_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.478   0.458  U7/s_0 (U7/s_0)
     INV:I->O              1   0.146   0.399  U7/Mcount_s_xor<0>11_INV_0 (U7/Result<0>)
     FDC:D                     0.030          U7/s_0
    ----------------------------------------
    Total                      1.511ns (0.654ns logic, 0.857ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.718ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       U1/regi_0 (FF)
  Destination Clock: mclk rising

  Data Path: clr to U1/regi_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.001   0.575  clr_IBUF (clr_IBUF)
     LUT6:I5->O           20   0.124   0.524  U1/Mcount_regi_val1 (U1/Mcount_regi_val)
     FDR:R                     0.494          U1/regi_0
    ----------------------------------------
    Total                      1.718ns (0.619ns logic, 1.099ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/regi_1'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U2/sync_unit/v_count_reg_9 (FF)
  Destination Clock: U1/regi_1 rising

  Data Path: clr to U2/sync_unit/v_count_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.001   0.553  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.494          U2/sync_unit/v_sync_reg
    ----------------------------------------
    Total                      1.048ns (0.495ns logic, 0.553ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/cnt2_16'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U7/s_1 (FF)
  Destination Clock: U1/cnt2_16 rising

  Data Path: clr to U7/s_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.001   0.553  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.494          U7/s_0
    ----------------------------------------
    Total                      1.048ns (0.495ns logic, 0.553ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/cnt2_16'
  Total number of paths / destination ports: 88 / 11
-------------------------------------------------------------------------
Offset:              3.761ns (Levels of Logic = 4)
  Source:            U7/s_0 (FF)
  Destination:       an<2> (PAD)
  Source Clock:      U1/cnt2_16 rising

  Data Path: U7/s_0 to an<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.478   0.998  U7/s_0 (U7/s_0)
     LUT6:I0->O           10   0.124   0.978  U7/Mmux_digit11 (U7/digit<0>)
     LUT5:I0->O            1   0.124   0.536  U7/Mmux_an2_SW0 (N38)
     LUT6:I4->O            1   0.124   0.399  U7/Mmux_an2 (an_1_OBUF)
     OBUF:I->O                 0.000          an_1_OBUF (an<1>)
    ----------------------------------------
    Total                      3.761ns (0.850ns logic, 2.911ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 168 / 10
-------------------------------------------------------------------------
Offset:              3.553ns (Levels of Logic = 4)
  Source:            U6/score_now_4 (FF)
  Destination:       an<2> (PAD)
  Source Clock:      mclk rising

  Data Path: U6/score_now_4 to an<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.478   0.790  U6/score_now_4 (U6/score_now_4)
     LUT6:I2->O           10   0.124   0.978  U7/Mmux_digit11 (U7/digit<0>)
     LUT5:I0->O            1   0.124   0.536  U7/Mmux_an2_SW0 (N38)
     LUT6:I4->O            1   0.124   0.399  U7/Mmux_an2 (an_1_OBUF)
     OBUF:I->O                 0.000          an_1_OBUF (an<1>)
    ----------------------------------------
    Total                      3.553ns (0.850ns logic, 2.703ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/regi_1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            U2/sync_unit/h_sync_reg (FF)
  Destination:       hsync (PAD)
  Source Clock:      U1/regi_1 rising

  Data Path: U2/sync_unit/h_sync_reg to hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.478   0.399  U2/sync_unit/h_sync_reg (U2/sync_unit/h_sync_reg)
     OBUF:I->O                 0.000          hsync_OBUF (hsync)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/cnt2_16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/cnt2_16     |    1.511|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/regi_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/regi_1      |    4.380|         |         |         |
U3/PS2Cf       |         |    5.084|         |         |
mclk           |    1.820|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/PS2Cf
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/regi_1      |         |         |    0.897|         |
U3/PS2Cf       |         |         |    1.798|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/regi_1      |   11.927|         |         |         |
mclk           |   11.464|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 37.79 secs
 
--> 

Total memory usage is 265452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   86 (   0 filtered)
Number of infos    :   10 (   0 filtered)

