#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 18 10:58:05 2023
# Process ID: 8284
# Current directory: E:/pipelined_riscv_processor/pipelined_processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14996 E:\pipelined_riscv_processor\pipelined_processor\pipelined_processor.xpr
# Log file: E:/pipelined_riscv_processor/pipelined_processor/vivado.log
# Journal file: E:/pipelined_riscv_processor/pipelined_processor\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project E:/pipelined_riscv_processor/pipelined_processor/pipelined_processor.xpr
add_files -norecurse {E:/pipelined_riscv_processor/src_files/Mux_2x1.v E:/pipelined_riscv_processor/src_files/Register_File.v E:/pipelined_riscv_processor/src_files/ALU_64_bit.v E:/pipelined_riscv_processor/src_files/Control_Unit.v E:/pipelined_riscv_processor/src_files/Program_Counter.v E:/pipelined_riscv_processor/src_files/Instruction_Parser.v E:/pipelined_riscv_processor/src_files/Imm_Data_Extractor.v E:/pipelined_riscv_processor/src_files/Instruction_Memory.v E:/pipelined_riscv_processor/src_files/ALU_Control.v E:/pipelined_riscv_processor/src_files/Adder.v E:/pipelined_riscv_processor/src_files/Data_Memory.v E:/pipelined_riscv_processor/src_files/Processor_Top.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir E:/pipelined_riscv_processor/pipelined_processor/pipelined_processor.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/pipelined_riscv_processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/testbench_Top.v w ]
add_files -fileset sim_1 E:/pipelined_riscv_processor/pipelined_processor/pipelined_processor.srcs/sim_1/new/testbench_Top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
add_files -norecurse E:/pipelined_riscv_processor/instructions.mem
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source testbench_Top.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source testbench_Top.tcl
close_sim
launch_simulation
source testbench_Top.tcl
close_sim
launch_simulation
source testbench_Top.tcl
close_sim
launch_simulation
source testbench_Top.tcl
close_sim
