{
    "code": "module TopModule(\n    input logic clk,\n    input logic reset,\n    input logic data,\n    input logic ack,\n    output logic [3:0] count,\n    output logic counting,\n    output logic done\n);\n\n    typedef enum logic [2:0] {\n        IDLE = 3'b000,\n        DETECT = 3'b001,\n        LOAD_DELAY = 3'b010,\n        COUNT = 3'b011,\n        WAIT_FOR_ACK = 3'b100\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [3:0] shift_reg;\n    logic [3:0] delay;\n    logic [9:0] cycle_counter;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            shift_reg <= 4'b0000;\n            delay <= 4'b0000;\n            count <= 4'b0000;\n            cycle_counter <= 10'b0000000000;\n            counting <= 1'b0;\n            done <= 1'b0;\n        end else begin\n            current_state <= next_state;\n            if (current_state == DETECT) begin\n                shift_reg <= {shift_reg[2:0], data};\n            end else if (current_state == LOAD_DELAY) begin\n                delay <= {delay[2:0], data};\n            end else if (current_state == COUNT) begin\n                if (cycle_counter == 10'd999) begin\n                    cycle_counter <= 10'b0000000000;\n                    count <= count - 1;\n                end else begin\n                    cycle_counter <= cycle_counter + 1;\n                end\n            end\n        end\n    end\n\n    always_comb begin\n        next_state = current_state;\n        counting = 1'b0;\n        done = 1'b0;\n        case (current_state)\n            IDLE: begin\n                if (shift_reg == 4'b1101) begin\n                    next_state = LOAD_DELAY;\n                end else begin\n                    next_state = DETECT;\n                end\n            end\n            DETECT: begin\n                if (shift_reg == 4'b1101) begin\n                    next_state = LOAD_DELAY;\n                end\n            end\n            LOAD_DELAY: begin\n                if (delay == 4'b1111) begin\n                    next_state = COUNT;\n                    count = delay;\n                end\n            end\n            COUNT: begin\n                counting = 1'b1;\n                if (count == 4'b0000) begin\n                    next_state = WAIT_FOR_ACK;\n                    done = 1'b1;\n                end\n            end\n            WAIT_FOR_ACK: begin\n                done = 1'b1;\n                if (ack) begin\n                    next_state = IDLE;\n                end\n            end\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "T"
    }
}