
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 8.77

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.53 source latency cpu_inst.Y[7]$_DFFE_PN0P_/CLK ^
  -0.49 target latency cpu_inst.operand_addr[10]$_DFFE_PP_/CLK ^
   0.15 clock uncertainty
   0.00 CRPR
--------------
   0.20 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by clk)
Endpoint: cpu_inst.addr[7]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    5.20    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ u_pad_reset_n/pad (sg13g2_IOPadIn)
     3    0.11    0.20    0.13    2.13 ^ u_pad_reset_n/p2c (sg13g2_IOPadIn)
                                         cpu_inst.reset_n (net)
                  0.15    0.02    2.15 ^ fanout860/A (sg13g2_buf_1)
     4    0.04    0.15    0.20    2.34 ^ fanout860/X (sg13g2_buf_1)
                                         net860 (net)
                  0.15    0.00    2.35 ^ cpu_inst.addr[7]$_DFFE_PN0P_/RESET_B (sg13g2_dfrbp_1)
                                  2.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.11    0.00    0.00 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.09    0.01    0.01 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.14    0.16    0.21    0.22 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.16    0.02    0.24 ^ clkbuf_2_2_0_clk_phy/A (sg13g2_buf_8)
     4    0.07    0.05    0.14    0.37 ^ clkbuf_2_2_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_2_0_clk_phy (net)
                  0.06    0.01    0.38 ^ clkbuf_4_11__f_clk_phy/A (sg13g2_buf_4)
     7    0.05    0.07    0.13    0.51 ^ clkbuf_4_11__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_11__leaf_clk_phy (net)
                  0.07    0.00    0.52 ^ cpu_inst.addr[7]$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                          0.15    0.67   clock uncertainty
                          0.00    0.67   clock reconvergence pessimism
                         -0.13    0.54   library removal time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  1.81   slack (MET)


Startpoint: cpu_inst.SP[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: cpu_inst.SP[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.11    0.00    0.00 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.09    0.01    0.01 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.14    0.16    0.21    0.22 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.16    0.02    0.23 ^ clkbuf_2_3_0_clk_phy/A (sg13g2_buf_8)
     4    0.06    0.05    0.13    0.37 ^ clkbuf_2_3_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_3_0_clk_phy (net)
                  0.05    0.01    0.37 ^ clkbuf_4_12__f_clk_phy/A (sg13g2_buf_4)
     7    0.04    0.05    0.11    0.49 ^ clkbuf_4_12__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_12__leaf_clk_phy (net)
                  0.06    0.01    0.49 ^ cpu_inst.SP[0]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.03    0.21    0.71 v cpu_inst.SP[0]$_DFFE_PN1P_/Q (sg13g2_dfrbp_1)
                                         _0058_ (net)
                  0.03    0.00    0.71 v _5694_/A (sg13g2_nand2_1)
     1    0.00    0.03    0.03    0.74 ^ _5694_/Y (sg13g2_nand2_1)
                                         _1542_ (net)
                  0.03    0.00    0.74 ^ _5695_/B1 (sg13g2_o21ai_1)
     1    0.00    0.03    0.04    0.78 v _5695_/Y (sg13g2_o21ai_1)
                                         _0103_ (net)
                  0.03    0.00    0.78 v cpu_inst.SP[0]$_DFFE_PN1P_/D (sg13g2_dfrbp_1)
                                  0.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.11    0.00    0.00 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.09    0.01    0.01 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.14    0.16    0.21    0.22 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.16    0.02    0.23 ^ clkbuf_2_3_0_clk_phy/A (sg13g2_buf_8)
     4    0.06    0.05    0.13    0.37 ^ clkbuf_2_3_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_3_0_clk_phy (net)
                  0.05    0.01    0.37 ^ clkbuf_4_12__f_clk_phy/A (sg13g2_buf_4)
     7    0.04    0.05    0.11    0.49 ^ clkbuf_4_12__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_12__leaf_clk_phy (net)
                  0.06    0.01    0.49 ^ cpu_inst.SP[0]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
                          0.15    0.64   clock uncertainty
                          0.00    0.64   clock reconvergence pessimism
                         -0.03    0.62   library hold time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by clk)
Endpoint: cpu_inst.IR[7]$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    5.24    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ u_pad_reset_n/pad (sg13g2_IOPadIn)
     3    0.11    0.20    0.13    2.13 ^ u_pad_reset_n/p2c (sg13g2_IOPadIn)
                                         cpu_inst.reset_n (net)
                  0.16    0.03    2.16 ^ fanout853/A (sg13g2_buf_1)
     4    0.03    0.12    0.18    2.34 ^ fanout853/X (sg13g2_buf_1)
                                         net853 (net)
                  0.12    0.00    2.34 ^ fanout848/A (sg13g2_buf_1)
     7    0.09    0.36    0.33    2.67 ^ fanout848/X (sg13g2_buf_1)
                                         net848 (net)
                  0.36    0.00    2.67 ^ fanout847/A (sg13g2_buf_1)
     8    0.07    0.30    0.34    3.01 ^ fanout847/X (sg13g2_buf_1)
                                         net847 (net)
                  0.30    0.00    3.01 ^ fanout846/A (sg13g2_buf_1)
     8    0.08    0.31    0.34    3.35 ^ fanout846/X (sg13g2_buf_1)
                                         net846 (net)
                  0.31    0.01    3.36 ^ cpu_inst.IR[7]$_DFFE_PN1P_/RESET_B (sg13g2_dfrbp_1)
                                  3.36   data arrival time

                         20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock source latency
     1    0.06    0.11    0.00   20.83 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.09    0.01   20.84 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.14    0.16    0.21   21.05 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.16    0.01   21.07 ^ clkbuf_2_1_0_clk_phy/A (sg13g2_buf_8)
     4    0.07    0.05    0.14   21.20 ^ clkbuf_2_1_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_1_0_clk_phy (net)
                  0.05    0.01   21.21 ^ clkbuf_4_7__f_clk_phy/A (sg13g2_buf_4)
     7    0.05    0.06    0.12   21.33 ^ clkbuf_4_7__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_7__leaf_clk_phy (net)
                  0.06    0.01   21.34 ^ cpu_inst.IR[7]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
                         -0.15   21.19   clock uncertainty
                          0.00   21.19   clock reconvergence pessimism
                         -0.20   20.99   library recovery time
                                 20.99   data required time
-----------------------------------------------------------------------------
                                 20.99   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                 17.63   slack (MET)


Startpoint: data_2 (input port clocked by clk)
Endpoint: cpu_inst.N$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     2    5.20    4.53    2.23    4.23 v data_2 (inout)
                                         data_2 (net)
                  4.53    0.00    4.23 v u_pad_data_2/pad (sg13g2_IOPadInOut4mA)
     1    0.02    0.14    2.79    7.02 v u_pad_data_2/p2c (sg13g2_IOPadInOut4mA)
                                         data_in_phy_2 (net)
                  0.11    0.00    7.02 v _3628_/A (sg13g2_buf_8)
     5    0.09    0.05    0.13    7.15 v _3628_/X (sg13g2_buf_8)
                                         _2475_ (net)
                  0.06    0.01    7.16 v _3785_/A (sg13g2_buf_1)
     3    0.01    0.05    0.10    7.25 v _3785_/X (sg13g2_buf_1)
                                         _3038_ (net)
                  0.05    0.00    7.25 v fanout832/A (sg13g2_buf_1)
     8    0.17    0.52    0.42    7.67 v fanout832/X (sg13g2_buf_1)
                                         net832 (net)
                  0.52    0.03    7.70 v _3889_/A (sg13g2_buf_1)
     3    0.04    0.12    0.24    7.94 v _3889_/X (sg13g2_buf_1)
                                         _3142_ (net)
                  0.12    0.00    7.95 v fanout789/A (sg13g2_buf_1)
     8    0.11    0.34    0.33    8.27 v fanout789/X (sg13g2_buf_1)
                                         net789 (net)
                  0.34    0.01    8.28 v _4657_/A (sg13g2_and2_1)
     1    0.00    0.03    0.15    8.42 v _4657_/X (sg13g2_and2_1)
                                         _0523_ (net)
                  0.03    0.00    8.42 v _4658_/A (sg13g2_buf_1)
     5    0.14    0.43    0.34    8.77 v _4658_/X (sg13g2_buf_1)
                                         _0524_ (net)
                  0.43    0.01    8.78 v _4659_/B (sg13g2_nand2_1)
     6    0.15    0.65    0.65    9.43 ^ _4659_/Y (sg13g2_nand2_1)
                                         _0525_ (net)
                  0.65    0.02    9.45 ^ _4660_/B (sg13g2_nor2_1)
     5    0.11    0.45    0.59   10.04 v _4660_/Y (sg13g2_nor2_1)
                                         _0526_ (net)
                  0.45    0.01   10.05 v _4661_/B (sg13g2_nand2_1)
     3    0.07    0.34    0.41   10.47 ^ _4661_/Y (sg13g2_nand2_1)
                                         _0527_ (net)
                  0.34    0.01   10.48 ^ _4662_/B (sg13g2_nor2_1)
     3    0.11    0.48    0.45   10.93 v _4662_/Y (sg13g2_nor2_1)
                                         _0528_ (net)
                  0.48    0.02   10.95 v _4667_/A2 (sg13g2_a22oi_1)
     1    0.03    0.25    0.34   11.29 ^ _4667_/Y (sg13g2_a22oi_1)
                                         _0533_ (net)
                  0.25    0.00   11.29 ^ _4668_/B (sg13g2_xnor2_1)
     1    0.01    0.12    0.12   11.42 v _4668_/Y (sg13g2_xnor2_1)
                                         _0534_ (net)
                  0.12    0.00   11.42 v _4670_/A2 (sg13g2_a22oi_1)
     2    0.05    0.31    0.30   11.72 ^ _4670_/Y (sg13g2_a22oi_1)
                                         _0536_ (net)
                  0.31    0.00   11.72 ^ _4674_/B (sg13g2_nand4_1)
     1    0.00    0.11    0.16   11.88 v _4674_/Y (sg13g2_nand4_1)
                                         _0540_ (net)
                  0.11    0.00   11.88 v _4675_/B1 (sg13g2_a21o_1)
     1    0.01    0.04    0.14   12.03 v _4675_/X (sg13g2_a21o_1)
                                         _0541_ (net)
                  0.04    0.00   12.03 v _4676_/C1 (sg13g2_a221oi_1)
     1    0.01    0.20    0.16   12.19 ^ _4676_/Y (sg13g2_a221oi_1)
                                         _0542_ (net)
                  0.20    0.00   12.19 ^ _4683_/A2 (sg13g2_a221oi_1)
     1    0.00    0.12    0.12   12.32 v _4683_/Y (sg13g2_a221oi_1)
                                         _0085_ (net)
                  0.12    0.00   12.32 v cpu_inst.N$_DFFE_PN0P_/D (sg13g2_dfrbp_1)
                                 12.32   data arrival time

                         20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock source latency
     1    0.06    0.11    0.00   20.83 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.09    0.01   20.84 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.14    0.16    0.21   21.05 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.16    0.01   21.07 ^ clkbuf_2_1_0_clk_phy/A (sg13g2_buf_8)
     4    0.07    0.05    0.14   21.20 ^ clkbuf_2_1_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_1_0_clk_phy (net)
                  0.05    0.00   21.21 ^ clkbuf_4_4__f_clk_phy/A (sg13g2_buf_4)
     7    0.08    0.10    0.15   21.36 ^ clkbuf_4_4__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_4__leaf_clk_phy (net)
                  0.10    0.01   21.36 ^ cpu_inst.N$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.15   21.21   clock uncertainty
                          0.00   21.21   clock reconvergence pessimism
                         -0.13   21.09   library setup time
                                 21.09   data required time
-----------------------------------------------------------------------------
                                 21.09   data required time
                                -12.32   data arrival time
-----------------------------------------------------------------------------
                                  8.77   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by clk)
Endpoint: cpu_inst.IR[7]$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    5.24    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ u_pad_reset_n/pad (sg13g2_IOPadIn)
     3    0.11    0.20    0.13    2.13 ^ u_pad_reset_n/p2c (sg13g2_IOPadIn)
                                         cpu_inst.reset_n (net)
                  0.16    0.03    2.16 ^ fanout853/A (sg13g2_buf_1)
     4    0.03    0.12    0.18    2.34 ^ fanout853/X (sg13g2_buf_1)
                                         net853 (net)
                  0.12    0.00    2.34 ^ fanout848/A (sg13g2_buf_1)
     7    0.09    0.36    0.33    2.67 ^ fanout848/X (sg13g2_buf_1)
                                         net848 (net)
                  0.36    0.00    2.67 ^ fanout847/A (sg13g2_buf_1)
     8    0.07    0.30    0.34    3.01 ^ fanout847/X (sg13g2_buf_1)
                                         net847 (net)
                  0.30    0.00    3.01 ^ fanout846/A (sg13g2_buf_1)
     8    0.08    0.31    0.34    3.35 ^ fanout846/X (sg13g2_buf_1)
                                         net846 (net)
                  0.31    0.01    3.36 ^ cpu_inst.IR[7]$_DFFE_PN1P_/RESET_B (sg13g2_dfrbp_1)
                                  3.36   data arrival time

                         20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock source latency
     1    0.06    0.11    0.00   20.83 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.09    0.01   20.84 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.14    0.16    0.21   21.05 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.16    0.01   21.07 ^ clkbuf_2_1_0_clk_phy/A (sg13g2_buf_8)
     4    0.07    0.05    0.14   21.20 ^ clkbuf_2_1_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_1_0_clk_phy (net)
                  0.05    0.01   21.21 ^ clkbuf_4_7__f_clk_phy/A (sg13g2_buf_4)
     7    0.05    0.06    0.12   21.33 ^ clkbuf_4_7__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_7__leaf_clk_phy (net)
                  0.06    0.01   21.34 ^ cpu_inst.IR[7]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
                         -0.15   21.19   clock uncertainty
                          0.00   21.19   clock reconvergence pessimism
                         -0.20   20.99   library recovery time
                                 20.99   data required time
-----------------------------------------------------------------------------
                                 20.99   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                 17.63   slack (MET)


Startpoint: data_2 (input port clocked by clk)
Endpoint: cpu_inst.N$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     2    5.20    4.53    2.23    4.23 v data_2 (inout)
                                         data_2 (net)
                  4.53    0.00    4.23 v u_pad_data_2/pad (sg13g2_IOPadInOut4mA)
     1    0.02    0.14    2.79    7.02 v u_pad_data_2/p2c (sg13g2_IOPadInOut4mA)
                                         data_in_phy_2 (net)
                  0.11    0.00    7.02 v _3628_/A (sg13g2_buf_8)
     5    0.09    0.05    0.13    7.15 v _3628_/X (sg13g2_buf_8)
                                         _2475_ (net)
                  0.06    0.01    7.16 v _3785_/A (sg13g2_buf_1)
     3    0.01    0.05    0.10    7.25 v _3785_/X (sg13g2_buf_1)
                                         _3038_ (net)
                  0.05    0.00    7.25 v fanout832/A (sg13g2_buf_1)
     8    0.17    0.52    0.42    7.67 v fanout832/X (sg13g2_buf_1)
                                         net832 (net)
                  0.52    0.03    7.70 v _3889_/A (sg13g2_buf_1)
     3    0.04    0.12    0.24    7.94 v _3889_/X (sg13g2_buf_1)
                                         _3142_ (net)
                  0.12    0.00    7.95 v fanout789/A (sg13g2_buf_1)
     8    0.11    0.34    0.33    8.27 v fanout789/X (sg13g2_buf_1)
                                         net789 (net)
                  0.34    0.01    8.28 v _4657_/A (sg13g2_and2_1)
     1    0.00    0.03    0.15    8.42 v _4657_/X (sg13g2_and2_1)
                                         _0523_ (net)
                  0.03    0.00    8.42 v _4658_/A (sg13g2_buf_1)
     5    0.14    0.43    0.34    8.77 v _4658_/X (sg13g2_buf_1)
                                         _0524_ (net)
                  0.43    0.01    8.78 v _4659_/B (sg13g2_nand2_1)
     6    0.15    0.65    0.65    9.43 ^ _4659_/Y (sg13g2_nand2_1)
                                         _0525_ (net)
                  0.65    0.02    9.45 ^ _4660_/B (sg13g2_nor2_1)
     5    0.11    0.45    0.59   10.04 v _4660_/Y (sg13g2_nor2_1)
                                         _0526_ (net)
                  0.45    0.01   10.05 v _4661_/B (sg13g2_nand2_1)
     3    0.07    0.34    0.41   10.47 ^ _4661_/Y (sg13g2_nand2_1)
                                         _0527_ (net)
                  0.34    0.01   10.48 ^ _4662_/B (sg13g2_nor2_1)
     3    0.11    0.48    0.45   10.93 v _4662_/Y (sg13g2_nor2_1)
                                         _0528_ (net)
                  0.48    0.02   10.95 v _4667_/A2 (sg13g2_a22oi_1)
     1    0.03    0.25    0.34   11.29 ^ _4667_/Y (sg13g2_a22oi_1)
                                         _0533_ (net)
                  0.25    0.00   11.29 ^ _4668_/B (sg13g2_xnor2_1)
     1    0.01    0.12    0.12   11.42 v _4668_/Y (sg13g2_xnor2_1)
                                         _0534_ (net)
                  0.12    0.00   11.42 v _4670_/A2 (sg13g2_a22oi_1)
     2    0.05    0.31    0.30   11.72 ^ _4670_/Y (sg13g2_a22oi_1)
                                         _0536_ (net)
                  0.31    0.00   11.72 ^ _4674_/B (sg13g2_nand4_1)
     1    0.00    0.11    0.16   11.88 v _4674_/Y (sg13g2_nand4_1)
                                         _0540_ (net)
                  0.11    0.00   11.88 v _4675_/B1 (sg13g2_a21o_1)
     1    0.01    0.04    0.14   12.03 v _4675_/X (sg13g2_a21o_1)
                                         _0541_ (net)
                  0.04    0.00   12.03 v _4676_/C1 (sg13g2_a221oi_1)
     1    0.01    0.20    0.16   12.19 ^ _4676_/Y (sg13g2_a221oi_1)
                                         _0542_ (net)
                  0.20    0.00   12.19 ^ _4683_/A2 (sg13g2_a221oi_1)
     1    0.00    0.12    0.12   12.32 v _4683_/Y (sg13g2_a221oi_1)
                                         _0085_ (net)
                  0.12    0.00   12.32 v cpu_inst.N$_DFFE_PN0P_/D (sg13g2_dfrbp_1)
                                 12.32   data arrival time

                         20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock source latency
     1    0.06    0.11    0.00   20.83 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
                                         clk_phy (net)
                  0.09    0.01   20.84 ^ clkbuf_0_clk_phy/A (sg13g2_buf_4)
     4    0.14    0.16    0.21   21.05 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
                                         clknet_0_clk_phy (net)
                  0.16    0.01   21.07 ^ clkbuf_2_1_0_clk_phy/A (sg13g2_buf_8)
     4    0.07    0.05    0.14   21.20 ^ clkbuf_2_1_0_clk_phy/X (sg13g2_buf_8)
                                         clknet_2_1_0_clk_phy (net)
                  0.05    0.00   21.21 ^ clkbuf_4_4__f_clk_phy/A (sg13g2_buf_4)
     7    0.08    0.10    0.15   21.36 ^ clkbuf_4_4__f_clk_phy/X (sg13g2_buf_4)
                                         clknet_4_4__leaf_clk_phy (net)
                  0.10    0.01   21.36 ^ cpu_inst.N$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.15   21.21   clock uncertainty
                          0.00   21.21   clock reconvergence pessimism
                         -0.13   21.09   library setup time
                                 21.09   data required time
-----------------------------------------------------------------------------
                                 21.09   data required time
                                -12.32   data arrival time
-----------------------------------------------------------------------------
                                  8.77   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
u_pad_data_7/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_6/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_1/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_0/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_2/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_5/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_3/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_4/pad                        1.20    4.92   -3.72 (VIOLATED)
data_0                                  1.20    4.92   -3.72 (VIOLATED)
data_1                                  1.20    4.92   -3.72 (VIOLATED)
data_2                                  1.20    4.92   -3.72 (VIOLATED)
data_3                                  1.20    4.92   -3.72 (VIOLATED)
data_4                                  1.20    4.92   -3.72 (VIOLATED)
data_5                                  1.20    4.92   -3.72 (VIOLATED)
data_6                                  1.20    4.92   -3.72 (VIOLATED)
data_7                                  1.20    4.92   -3.72 (VIOLATED)
u_pad_addr_15/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_3/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_2/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_4/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_6/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_rw/pad                            1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_0/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_1/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_8/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_11/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_12/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_5/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_7/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_10/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_13/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_14/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_9/pad                        1.20    4.68   -3.48 (VIOLATED)
RW                                      1.20    3.51   -2.31 (VIOLATED)
addr_15                                 1.20    3.51   -2.31 (VIOLATED)
addr_3                                  1.20    3.51   -2.31 (VIOLATED)
addr_2                                  1.20    3.51   -2.31 (VIOLATED)
addr_4                                  1.20    3.51   -2.31 (VIOLATED)
addr_6                                  1.20    3.51   -2.31 (VIOLATED)
addr_0                                  1.20    3.51   -2.31 (VIOLATED)
addr_1                                  1.20    3.51   -2.31 (VIOLATED)
addr_11                                 1.20    3.51   -2.31 (VIOLATED)
addr_12                                 1.20    3.51   -2.31 (VIOLATED)
addr_5                                  1.20    3.51   -2.31 (VIOLATED)
addr_7                                  1.20    3.51   -2.31 (VIOLATED)
addr_8                                  1.20    3.51   -2.31 (VIOLATED)
addr_10                                 1.20    3.51   -2.31 (VIOLATED)
addr_13                                 1.20    3.51   -2.31 (VIOLATED)
addr_14                                 1.20    3.51   -2.31 (VIOLATED)
addr_9                                  1.20    3.51   -2.31 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_4999_/Y                                  8     22    -14 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
data_0                                  1.08    5.21   -4.13 (VIOLATED)
data_1                                  1.08    5.21   -4.13 (VIOLATED)
data_2                                  1.08    5.21   -4.13 (VIOLATED)
data_3                                  1.08    5.21   -4.13 (VIOLATED)
data_4                                  1.08    5.21   -4.13 (VIOLATED)
data_5                                  1.08    5.21   -4.13 (VIOLATED)
data_6                                  1.08    5.21   -4.13 (VIOLATED)
data_7                                  1.08    5.21   -4.13 (VIOLATED)
u_pad_data_0/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_1/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_2/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_3/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_4/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_5/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_6/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_7/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_addr_0/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_1/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_10/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_11/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_12/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_13/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_14/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_15/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_2/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_3/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_4/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_5/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_6/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_7/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_8/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_9/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_rw/pad                            1.11    5.00   -3.89 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
-3.717540979385376

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.2000000476837158

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
-3.0980

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
-14.0

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
finish max_fanout_check_slack_limit
--------------------------------------------------------------------------
-1.7500

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-4.132936000823975

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
1.0759299993515015

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-3.8413

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 50

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 1

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 33

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cpu_inst.state[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: cpu_inst.ACC[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
   0.22    0.22 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
   0.15    0.37 ^ clkbuf_2_0_0_clk_phy/X (sg13g2_buf_8)
   0.13    0.49 ^ clkbuf_4_2__f_clk_phy/X (sg13g2_buf_4)
   0.01    0.50 ^ cpu_inst.state[2]$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
   0.22    0.72 ^ cpu_inst.state[2]$_DFFE_PN0P_/Q (sg13g2_dfrbp_1)
   0.14    0.86 ^ _3595_/X (sg13g2_buf_1)
   0.08    0.95 v _3596_/Y (sg13g2_inv_1)
   0.19    1.13 v fanout810/X (sg13g2_buf_1)
   0.09    1.22 ^ _3597_/Y (sg13g2_nor2_1)
   0.17    1.39 ^ _3598_/X (sg13g2_buf_1)
   0.16    1.55 v _3645_/Y (sg13g2_nand2_1)
   0.74    2.29 ^ _3646_/Y (sg13g2_nor3_1)
   0.25    2.54 ^ _3697_/X (sg13g2_buf_1)
   0.41    2.95 ^ fanout654/X (sg13g2_buf_1)
   0.42    3.37 ^ _3733_/X (sg13g2_buf_1)
   0.70    4.07 ^ fanout626/X (sg13g2_buf_1)
   0.28    4.34 ^ _3734_/X (sg13g2_buf_1)
   0.23    4.57 ^ fanout609/X (sg13g2_buf_1)
   0.18    4.75 v _4061_/Y (sg13g2_a221oi_1)
   0.13    4.89 ^ _4065_/Y (sg13g2_a22oi_1)
   0.20    5.09 ^ _4066_/X (sg13g2_mux2_1)
   0.00    5.09 ^ cpu_inst.ACC[4]$_DFFE_PN0P_/D (sg13g2_dfrbp_1)
           5.09   data arrival time

  20.83   20.83   clock clk (rise edge)
   0.00   20.83   clock source latency
   0.00   20.83 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
   0.22   21.05 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
   0.15   21.20 ^ clkbuf_2_1_0_clk_phy/X (sg13g2_buf_8)
   0.15   21.36 ^ clkbuf_4_4__f_clk_phy/X (sg13g2_buf_4)
   0.01   21.36 ^ cpu_inst.ACC[4]$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
  -0.15   21.21   clock uncertainty
   0.00   21.21   clock reconvergence pessimism
  -0.14   21.08   library setup time
          21.08   data required time
---------------------------------------------------------
          21.08   data required time
          -5.09   data arrival time
---------------------------------------------------------
          15.99   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cpu_inst.SP[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: cpu_inst.SP[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
   0.22    0.22 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
   0.15    0.37 ^ clkbuf_2_3_0_clk_phy/X (sg13g2_buf_8)
   0.12    0.49 ^ clkbuf_4_12__f_clk_phy/X (sg13g2_buf_4)
   0.01    0.49 ^ cpu_inst.SP[0]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
   0.21    0.71 v cpu_inst.SP[0]$_DFFE_PN1P_/Q (sg13g2_dfrbp_1)
   0.03    0.74 ^ _5694_/Y (sg13g2_nand2_1)
   0.04    0.78 v _5695_/Y (sg13g2_o21ai_1)
   0.00    0.78 v cpu_inst.SP[0]$_DFFE_PN1P_/D (sg13g2_dfrbp_1)
           0.78   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ u_pad_clk/p2c (sg13g2_IOPadIn)
   0.22    0.22 ^ clkbuf_0_clk_phy/X (sg13g2_buf_4)
   0.15    0.37 ^ clkbuf_2_3_0_clk_phy/X (sg13g2_buf_8)
   0.12    0.49 ^ clkbuf_4_12__f_clk_phy/X (sg13g2_buf_4)
   0.01    0.49 ^ cpu_inst.SP[0]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
   0.15    0.64   clock uncertainty
   0.00    0.64   clock reconvergence pessimism
  -0.03    0.62   library hold time
           0.62   data required time
---------------------------------------------------------
           0.62   data required time
          -0.78   data arrival time
---------------------------------------------------------
           0.17   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5041

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5169

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
12.3165

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
8.7704

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
71.208541

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.94e-05   5.34e-07   5.39e-08   2.00e-05  49.6%
Combinational          2.17e-06   7.76e-06   4.51e-07   1.04e-05  25.8%
Clock                  2.27e-06   4.14e-06   2.63e-06   9.03e-06  22.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    2.65e-07   5.70e-07   2.97e-08   8.65e-07   2.1%
----------------------------------------------------------------
Total                  2.41e-05   1.30e-05   3.16e-06   4.03e-05 100.0%
                          59.9%      32.3%       7.9%
