
---------- Begin Simulation Statistics ----------
final_tick                                38908789000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 162247                       # Simulator instruction rate (inst/s)
host_mem_usage                                 842644                       # Number of bytes of host memory used
host_op_rate                                   272408                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   357.67                       # Real time elapsed on the host
host_tick_rate                              108783061                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58031203                       # Number of instructions simulated
sim_ops                                      97433054                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038909                       # Number of seconds simulated
sim_ticks                                 38908789000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              7238117                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 54                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            414832                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7447997                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4398177                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         7238117                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2839940                       # Number of indirect misses.
system.cpu.branchPred.lookups                 8408296                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  472780                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       267944                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  36448821                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 27740996                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            414896                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    6128620                       # Number of branches committed
system.cpu.commit.bw_lim_events               7019975                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        12236834                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             58031203                       # Number of instructions committed
system.cpu.commit.committedOps               97433054                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     37008936                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.632690                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.065742                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14602979     39.46%     39.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4475130     12.09%     51.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4421244     11.95%     63.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2810261      7.59%     71.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1194740      3.23%     74.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       579870      1.57%     75.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1486616      4.02%     79.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       418121      1.13%     81.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7019975     18.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     37008936                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15257866                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               331381                       # Number of function calls committed.
system.cpu.commit.int_insts                  88475678                       # Number of committed integer instructions.
system.cpu.commit.loads                      29041349                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       396158      0.41%      0.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         49791704     51.10%     51.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           41115      0.04%     51.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           555804      0.57%     52.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4888605      5.02%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55888      0.06%     57.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           74006      0.08%     57.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         211704      0.22%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1642100      1.69%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23310      0.02%     59.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        19110      0.02%     59.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1646080      1.69%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        24082189     24.72%     85.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7400535      7.60%     93.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4959160      5.09%     98.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1645346      1.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          97433054                       # Class of committed instruction
system.cpu.commit.refs                       38087230                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    58031203                       # Number of Instructions Simulated
system.cpu.committedOps                      97433054                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.670480                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.670480                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              13283261                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              115109999                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  8880806                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  12439604                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 419485                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               3787170                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    29801240                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         15275                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     9292624                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          3179                       # TLB misses on write requests
system.cpu.fetch.Branches                     8408296                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   7629273                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      27165539                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                141921                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       68226844                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          459                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           703                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  838970                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.216103                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           11224016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            4870957                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.753507                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           38810326                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.038032                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.569841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 19265453     49.64%     49.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1914330      4.93%     54.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2268048      5.84%     60.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   796481      2.05%     62.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   517041      1.33%     63.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1201671      3.10%     66.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   457479      1.18%     68.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   872816      2.25%     70.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 11517007     29.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             38810326                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  12476681                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13570322                       # number of floating regfile writes
system.cpu.idleCycles                           98464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               518325                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6679718                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.675570                       # Inst execution rate
system.cpu.iew.exec_refs                     39085539                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    9292143                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1420041                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              30372653                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              24318                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             20914                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              9777514                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           109669613                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              29793396                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            942874                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             104103208                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2157                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 31334                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 419485                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 34284                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2732                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         12488450                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        11078                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         5856                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          711                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1331304                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       731633                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           5856                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       431251                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          87074                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 105709045                       # num instructions consuming a value
system.cpu.iew.wb_count                     103803601                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.726372                       # average fanout of values written-back
system.cpu.iew.wb_producers                  76784136                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.667870                       # insts written-back per cycle
system.cpu.iew.wb_sent                      103920571                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                157880044                       # number of integer regfile reads
system.cpu.int_regfile_writes                75229960                       # number of integer regfile writes
system.cpu.ipc                               1.491468                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.491468                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            572331      0.54%      0.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              55876539     53.19%     53.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41506      0.04%     53.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                590247      0.56%     54.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4914440      4.68%     59.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1880      0.00%     59.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                58493      0.06%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                79735      0.08%     59.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              217205      0.21%     59.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     59.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1642343      1.56%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23419      0.02%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           19221      0.02%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1646217      1.57%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24991731     23.79%     86.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7735649      7.36%     93.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4988127      4.75%     98.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1646999      1.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              105046082                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15334017                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30666320                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     15305583                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           15536168                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1927291                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018347                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  855608     44.39%     44.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     44.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     44.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     44.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     44.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     6      0.00%     44.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     44.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     44.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     44.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     44.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     44.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     44.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     44.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     41      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    75      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1055002     54.74%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 14576      0.76%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1099      0.06%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              882      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               91067025                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          220296127                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     88498018                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         106375613                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  109597701                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 105046082                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               71912                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        12236558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            132666                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          71570                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     20082097                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      38810326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.706653                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.285502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9661714     24.89%     24.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4846626     12.49%     37.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5308995     13.68%     51.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4615008     11.89%     62.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4739357     12.21%     75.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4307537     11.10%     86.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2917509      7.52%     93.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1572365      4.05%     97.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              841215      2.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        38810326                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.699803                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     7629395                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           281                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          11585461                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5394028                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             30372653                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9777514                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                52447521                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    143                       # number of misc regfile writes
system.cpu.numCycles                         38908790                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1495067                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             109139378                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 342557                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 10468086                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                9248854                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4971                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             287969311                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              113297390                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           128041817                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  14570719                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1352496                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 419485                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              11847130                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 18902439                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          12613183                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        175214205                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9839                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                758                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  18270203                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            799                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    139658849                       # The number of ROB reads
system.cpu.rob.rob_writes                   221166630                       # The number of ROB writes
system.cpu.timesIdled                           34391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16969                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          223                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       426641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       855273                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6075                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10894                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10894                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6075                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        33938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        33938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  33938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1086016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1086016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1086016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16969                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16969    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16969                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16969000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89451750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            398827                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       252838                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       160009                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13791                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29806                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        160981                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       237847                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       481969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       801937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1283906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     20543232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33311424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               53854656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           428635                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000527                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 428409     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    226      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             428635                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1680967000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         802963996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         482946993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               159259                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               252403                       # number of demand (read+write) hits
system.l2.demand_hits::total                   411662                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              159259                       # number of overall hits
system.l2.overall_hits::.cpu.data              252403                       # number of overall hits
system.l2.overall_hits::total                  411662                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1721                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15250                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16971                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1721                       # number of overall misses
system.l2.overall_misses::.cpu.data             15250                       # number of overall misses
system.l2.overall_misses::total                 16971                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    168816000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1465330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1634146000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    168816000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1465330000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1634146000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           160980                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           267653                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               428633                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          160980                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          267653                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              428633                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.056977                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.039593                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.056977                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.039593                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98091.807089                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96087.213115                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96290.495551                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98091.807089                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96087.213115                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96290.495551                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16970                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16970                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    134416000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1160278000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1294694000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    134416000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1160278000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1294694000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.056973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039591                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.056973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.039591                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78103.428239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76088.792708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76293.105480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78103.428239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76088.792708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76293.105480                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       252838                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           252838                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       252838                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       252838                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       160009                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           160009                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       160009                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       160009                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             18912                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18912                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10894                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10894                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1032749000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1032749000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         29806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.365497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.365497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94799.798054                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94799.798054                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10894                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10894                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    814869000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    814869000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.365497                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.365497                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74799.798054                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74799.798054                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         159259                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             159259                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1721                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1721                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    168816000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    168816000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       160980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         160980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98091.807089                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98091.807089                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1721                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1721                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    134416000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    134416000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78103.428239                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78103.428239                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        233491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            233491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    432581000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    432581000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       237847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        237847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.018314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99306.932966                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99306.932966                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    345409000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    345409000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.018310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79313.203215                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79313.203215                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10430.936562                       # Cycle average of tags in use
system.l2.tags.total_refs                      855138                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16969                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     50.394130                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1443.839501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8987.097061                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.044062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.274264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.318327                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          393                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3934                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12559                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.517853                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6858089                       # Number of tag accesses
system.l2.tags.data_accesses                  6858089                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         110080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         975936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1086016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       110080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        110080                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16969                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2829181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25082662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              27911843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2829181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2829181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2829181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25082662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             27911843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               43894                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16969                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    106198500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   84845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               424367250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6258.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25008.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14842                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    511.096045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   299.000727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.723553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          606     28.53%     28.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          277     13.04%     41.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          154      7.25%     48.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           93      4.38%     53.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          115      5.41%     58.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           63      2.97%     61.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           70      3.30%     64.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      1.93%     66.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          705     33.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2124                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1086016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1086016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        27.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     27.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38908668000                       # Total gap between requests
system.mem_ctrls.avgGap                    2292926.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       110080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       975936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2829180.831097056158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25082661.914766866714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15249                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     46132500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    378234750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26821.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24803.91                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7182840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3817770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            58947840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3071356080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1371282060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13786211520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18298798110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.299862                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  35825233250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1299220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1784335750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8003940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4242810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62210820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3071356080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1478420970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13695989280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18320223900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.850529                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35589742000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1299220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2019827000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     38908789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7444710                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7444710                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7444710                       # number of overall hits
system.cpu.icache.overall_hits::total         7444710                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       184563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         184563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       184563                       # number of overall misses
system.cpu.icache.overall_misses::total        184563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4689182000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4689182000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4689182000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4689182000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7629273                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7629273                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7629273                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7629273                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024191                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25406.945054                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25406.945054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25406.945054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25406.945054                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          220                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       160009                       # number of writebacks
system.cpu.icache.writebacks::total            160009                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        23582                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        23582                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        23582                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        23582                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       160981                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       160981                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       160981                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       160981                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4008099000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4008099000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4008099000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4008099000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021100                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021100                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021100                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24897.963114                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24897.963114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24897.963114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24897.963114                       # average overall mshr miss latency
system.cpu.icache.replacements                 160009                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7444710                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7444710                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       184563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        184563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4689182000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4689182000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7629273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7629273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25406.945054                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25406.945054                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        23582                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        23582                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       160981                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       160981                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4008099000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4008099000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24897.963114                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24897.963114                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           916.013028                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7605690                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            160980                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             47.246180                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   916.013028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.894544                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.894544                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          970                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          820                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15419526                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15419526                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     25637019                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25637019                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     25637047                       # number of overall hits
system.cpu.dcache.overall_hits::total        25637047                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       705121                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         705121                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       708595                       # number of overall misses
system.cpu.dcache.overall_misses::total        708595                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15688548985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15688548985                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15688548985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15688548985                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26342140                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26342140                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26345642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26345642                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026768                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026768                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026896                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026896                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22249.442273                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22249.442273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22140.360834                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22140.360834                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        56694                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          213                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3020                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.772848                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    15.214286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       252838                       # number of writebacks
system.cpu.dcache.writebacks::total            252838                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       440941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       440941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       440941                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       440941                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       264180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       264180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       267654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       267654                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7375521985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7375521985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7597783985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7597783985                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010029                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010029                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010159                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010159                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27918.547903                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27918.547903                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28386.588599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28386.588599                       # average overall mshr miss latency
system.cpu.dcache.replacements                 266629                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16620970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16620970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       675186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        675186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14099735000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14099735000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     17296156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17296156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039037                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039037                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20882.741941                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20882.741941                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       440809                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       440809                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       234377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       234377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5848866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5848866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24954.948651                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24954.948651                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9016049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9016049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29935                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29935                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1588813985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1588813985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      9045984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9045984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003309                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003309                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53075.463003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53075.463003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          132                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1526655985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1526655985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51224.909741                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51224.909741                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3474                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3474                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.992005                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.992005                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3474                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3474                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    222262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    222262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.992005                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.992005                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63978.698906                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63978.698906                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38908789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.842816                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            25904701                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            267653                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.784647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.842816                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          591                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52958937                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52958937                       # Number of data accesses

---------- End Simulation Statistics   ----------
