\hypertarget{fam14h_8hh_source}{}\doxysection{fam14h.\+hh}
\label{fam14h_8hh_source}\index{fam14h.hh@{fam14h.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::amd64::fam14h\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} fam14h : uint64\_t \{}
\DoxyCodeLine{00005         DISPATCHED\_FPU = 0x0, \textcolor{comment}{// Number of uops dispatched to FPU execution pipelines}}
\DoxyCodeLine{00006         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM14H\_DISPATCHED\_FPU\_\_PIPE0 = 0x1, \textcolor{comment}{// Pipe 0 (fadd}}
\DoxyCodeLine{00007         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM14H\_DISPATCHED\_FPU\_\_PIPE1 = 0x2, \textcolor{comment}{// Pipe 1 (fmul}}
\DoxyCodeLine{00008         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM14H\_DISPATCHED\_FPU\_\_ANY = 0x3, \textcolor{comment}{// Pipe 1 and Pipe 0 ops}}
\DoxyCodeLine{00009         CYCLES\_NO\_FPU\_OPS\_RETIRED = 0x1, \textcolor{comment}{// Cycles in which the FPU is Empty}}
\DoxyCodeLine{00010         DISPATCHED\_FPU\_OPS\_FAST\_FLAG = 0x2, \textcolor{comment}{// Dispatched Fast Flag FPU Operations}}
\DoxyCodeLine{00011         RETIRED\_SSE\_OPERATIONS = 0x3, \textcolor{comment}{// Retired SSE Operations}}
\DoxyCodeLine{00012         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_SSE\_OPERATIONS\_\_SINGLE\_ADD\_SUB\_OPS = 0x1, \textcolor{comment}{// Single precision add/subtract ops}}
\DoxyCodeLine{00013         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_SSE\_OPERATIONS\_\_SINGLE\_MUL\_OPS = 0x2, \textcolor{comment}{// Single precision multiply ops}}
\DoxyCodeLine{00014         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_SSE\_OPERATIONS\_\_SINGLE\_DIV\_OPS = 0x4, \textcolor{comment}{// Single precision divide/square root ops}}
\DoxyCodeLine{00015         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_SSE\_OPERATIONS\_\_DOUBLE\_ADD\_SUB\_OPS = 0x8, \textcolor{comment}{// Double precision add/subtract ops}}
\DoxyCodeLine{00016         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_SSE\_OPERATIONS\_\_DOUBLE\_MUL\_OPS = 0x10, \textcolor{comment}{// Double precision multiply ops}}
\DoxyCodeLine{00017         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_SSE\_OPERATIONS\_\_DOUBLE\_DIV\_OPS = 0x20, \textcolor{comment}{// Double precision divide/square root ops}}
\DoxyCodeLine{00018         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_SSE\_OPERATIONS\_\_OP\_TYPE = 0x40, \textcolor{comment}{// FLOPS}}
\DoxyCodeLine{00019         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_SSE\_OPERATIONS\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00020         RETIRED\_MOVE\_OPS = 0x4, \textcolor{comment}{// Retired Move Ops}}
\DoxyCodeLine{00021         RETIRED\_MOVE\_OPS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_MOVE\_OPS\_\_ALL\_OTHER\_MERGING\_MOVE\_UOPS = 0x4, \textcolor{comment}{// All other merging move uops}}
\DoxyCodeLine{00022         RETIRED\_MOVE\_OPS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_MOVE\_OPS\_\_ALL\_OTHER\_MOVE\_UOPS = 0x8, \textcolor{comment}{// All other move uops}}
\DoxyCodeLine{00023         RETIRED\_MOVE\_OPS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_MOVE\_OPS\_\_ALL = 0xc, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00024         RETIRED\_SERIALIZING\_OPS = 0x5, \textcolor{comment}{// Retired Serializing Ops}}
\DoxyCodeLine{00025         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_BOTTOM\_EXECUTING\_UOPS = 0x1, \textcolor{comment}{// SSE bottom-\/executing uops retired}}
\DoxyCodeLine{00026         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_BOTTOM\_SERIALIZING\_UOPS = 0x2, \textcolor{comment}{// SSE bottom-\/serializing uops retired}}
\DoxyCodeLine{00027         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_SERIALIZING\_OPS\_\_X87\_BOTTOM\_EXECUTING\_UOPS = 0x4, \textcolor{comment}{// X87 bottom-\/executing uops retired}}
\DoxyCodeLine{00028         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_SERIALIZING\_OPS\_\_X87\_BOTTOM\_SERIALIZING\_UOPS = 0x8, \textcolor{comment}{// X87 bottom-\/serializing uops retired}}
\DoxyCodeLine{00029         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_SERIALIZING\_OPS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00030         RETIRED\_X87\_FPU\_OPS = 0x11, \textcolor{comment}{// Number of x87 floating points ops that have retired}}
\DoxyCodeLine{00031         RETIRED\_X87\_FPU\_OPS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_X87\_FPU\_OPS\_\_ADD\_SUB\_OPS = 0x1, \textcolor{comment}{// Add/subtract ops}}
\DoxyCodeLine{00032         RETIRED\_X87\_FPU\_OPS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_X87\_FPU\_OPS\_\_MULT\_OPS = 0x2, \textcolor{comment}{// Multiply ops}}
\DoxyCodeLine{00033         RETIRED\_X87\_FPU\_OPS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_X87\_FPU\_OPS\_\_DIV\_FSQRT\_OPS = 0x4, \textcolor{comment}{// Divide and fqsrt ops}}
\DoxyCodeLine{00034         RETIRED\_X87\_FPU\_OPS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_X87\_FPU\_OPS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00035         SEGMENT\_REGISTER\_LOADS = 0x20, \textcolor{comment}{// Segment Register Loads}}
\DoxyCodeLine{00036         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM14H\_SEGMENT\_REGISTER\_LOADS\_\_ES = 0x1, \textcolor{comment}{// ES}}
\DoxyCodeLine{00037         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM14H\_SEGMENT\_REGISTER\_LOADS\_\_CS = 0x2, \textcolor{comment}{// CS}}
\DoxyCodeLine{00038         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM14H\_SEGMENT\_REGISTER\_LOADS\_\_SS = 0x4, \textcolor{comment}{// SS}}
\DoxyCodeLine{00039         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM14H\_SEGMENT\_REGISTER\_LOADS\_\_DS = 0x8, \textcolor{comment}{// DS}}
\DoxyCodeLine{00040         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM14H\_SEGMENT\_REGISTER\_LOADS\_\_FS = 0x10, \textcolor{comment}{// FS}}
\DoxyCodeLine{00041         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM14H\_SEGMENT\_REGISTER\_LOADS\_\_GS = 0x20, \textcolor{comment}{// GS}}
\DoxyCodeLine{00042         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM14H\_SEGMENT\_REGISTER\_LOADS\_\_HS = 0x40, \textcolor{comment}{// HS}}
\DoxyCodeLine{00043         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM14H\_SEGMENT\_REGISTER\_LOADS\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00044         PIPELINE\_RESTART\_DUE\_TO\_SELF\_MODIFYING\_CODE = 0x21, \textcolor{comment}{// Pipeline Restart Due to Self-\/Modifying Code}}
\DoxyCodeLine{00045         PIPELINE\_RESTART\_DUE\_TO\_PROBE\_HIT = 0x22, \textcolor{comment}{// Pipeline Restart Due to Probe Hit}}
\DoxyCodeLine{00046         RSQ\_FULL = 0x23, \textcolor{comment}{// Number of cycles that the RSQ holds retired stores. This buffer holds the stores waiting to retired as well as requests that missed the data cache and waiting on a refill}}
\DoxyCodeLine{00047         LOCKED\_OPS = 0x24, \textcolor{comment}{// Locked Operations}}
\DoxyCodeLine{00048         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM14H\_LOCKED\_OPS\_\_EXECUTED = 0x1, \textcolor{comment}{// Number of locked instructions executed}}
\DoxyCodeLine{00049         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM14H\_LOCKED\_OPS\_\_BUS\_LOCK = 0x2, \textcolor{comment}{// Number of cycles to acquire bus lock}}
\DoxyCodeLine{00050         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM14H\_LOCKED\_OPS\_\_UNLOCK\_LINE = 0x4, \textcolor{comment}{// Number of cycles to unlock line (not including cache miss)}}
\DoxyCodeLine{00051         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM14H\_LOCKED\_OPS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00052         RETIRED\_CLFLUSH\_INSTRUCTIONS = 0x26, \textcolor{comment}{// Retired CLFLUSH Instructions}}
\DoxyCodeLine{00053         RETIRED\_CPUID\_INSTRUCTIONS = 0x27, \textcolor{comment}{// Retired CPUID Instructions}}
\DoxyCodeLine{00054         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS = 0x2a, \textcolor{comment}{// Cancelled Store to Load Forward Operations}}
\DoxyCodeLine{00055         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM14H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_ADDRESS\_MISMATCHES = 0x1, \textcolor{comment}{// Address mismatches (starting byte not the same).}}
\DoxyCodeLine{00056         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM14H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_STORE\_IS\_SMALLER\_THAN\_LOAD = 0x2, \textcolor{comment}{// Store is smaller than load.}}
\DoxyCodeLine{00057         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM14H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MISALIGNED = 0x4, \textcolor{comment}{// Misaligned.}}
\DoxyCodeLine{00058         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM14H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00059         DATA\_CACHE\_ACCESSES = 0x40, \textcolor{comment}{// Data Cache Accesses}}
\DoxyCodeLine{00060         DATA\_CACHE\_MISSES = 0x41, \textcolor{comment}{// Data Cache Misses}}
\DoxyCodeLine{00061         DATA\_CACHE\_REFILLS = 0x42, \textcolor{comment}{// Data Cache Refills from L2 or Northbridge}}
\DoxyCodeLine{00062         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_REFILLS\_\_UNCACHEABLE = 0x1, \textcolor{comment}{// From non-\/cacheable data}}
\DoxyCodeLine{00063         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_REFILLS\_\_SHARED = 0x2, \textcolor{comment}{// From shared lines}}
\DoxyCodeLine{00064         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_REFILLS\_\_EXCLUSIVE = 0x4, \textcolor{comment}{// From exclusive lines}}
\DoxyCodeLine{00065         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_REFILLS\_\_OWNED = 0x8, \textcolor{comment}{// From owned lines}}
\DoxyCodeLine{00066         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_REFILLS\_\_MODIFIED = 0x10, \textcolor{comment}{// From modified lines}}
\DoxyCodeLine{00067         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_REFILLS\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00068         DATA\_CACHE\_REFILLS\_FROM\_NB = 0x43, \textcolor{comment}{// Data Cache Refills from the Northbridge}}
\DoxyCodeLine{00069         DATA\_CACHE\_REFILLS\_FROM\_NB\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_REFILLS\_FROM\_NB\_\_UNCACHEABLE = 0x1, \textcolor{comment}{// Uncacheable data}}
\DoxyCodeLine{00070         DATA\_CACHE\_REFILLS\_FROM\_NB\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_REFILLS\_FROM\_NB\_\_SHARED = 0x2, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00071         DATA\_CACHE\_REFILLS\_FROM\_NB\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_REFILLS\_FROM\_NB\_\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00072         DATA\_CACHE\_REFILLS\_FROM\_NB\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_REFILLS\_FROM\_NB\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00073         DATA\_CACHE\_REFILLS\_FROM\_NB\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_REFILLS\_FROM\_NB\_\_MODIFIED = 0x10, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00074         DATA\_CACHE\_REFILLS\_FROM\_NB\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_REFILLS\_FROM\_NB\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00075         DATA\_CACHE\_LINES\_EVICTED = 0x44, \textcolor{comment}{// Data Cache Lines Evicted}}
\DoxyCodeLine{00076         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_LINES\_EVICTED\_\_PROBE = 0x1, \textcolor{comment}{// Eviction from probe}}
\DoxyCodeLine{00077         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_LINES\_EVICTED\_\_SHARED = 0x2, \textcolor{comment}{// Shared eviction}}
\DoxyCodeLine{00078         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_LINES\_EVICTED\_\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive eviction}}
\DoxyCodeLine{00079         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_LINES\_EVICTED\_\_OWNED = 0x8, \textcolor{comment}{// Owned eviction}}
\DoxyCodeLine{00080         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_LINES\_EVICTED\_\_MODIFIED = 0x10, \textcolor{comment}{// Modified eviction}}
\DoxyCodeLine{00081         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM14H\_DATA\_CACHE\_LINES\_EVICTED\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00082         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT = 0x45, \textcolor{comment}{// Number of data cache accesses that miss in the L1 DTLB and hit the L2 DTLB. This is a speculative event}}
\DoxyCodeLine{00083         DTLB\_MISS = 0x46, \textcolor{comment}{// L1 DTLB and L2 DTLB Miss}}
\DoxyCodeLine{00084         DTLB\_MISS\_\_MASK\_\_AMD64\_FAM14H\_DTLB\_MISS\_\_STORES\_L1TLB\_MISS = 0x1, \textcolor{comment}{// Stores that miss L1TLB}}
\DoxyCodeLine{00085         DTLB\_MISS\_\_MASK\_\_AMD64\_FAM14H\_DTLB\_MISS\_\_LOADS\_L1TLB\_MISS = 0x2, \textcolor{comment}{// Loads that miss L1TLB}}
\DoxyCodeLine{00086         DTLB\_MISS\_\_MASK\_\_AMD64\_FAM14H\_DTLB\_MISS\_\_STORES\_L2TLB\_MISS = 0x4, \textcolor{comment}{// Stores that miss L2TLB}}
\DoxyCodeLine{00087         DTLB\_MISS\_\_MASK\_\_AMD64\_FAM14H\_DTLB\_MISS\_\_LOADS\_L2TLB\_MISS = 0x8, \textcolor{comment}{// Loads that miss L2TLB}}
\DoxyCodeLine{00088         DTLB\_MISS\_\_MASK\_\_AMD64\_FAM14H\_DTLB\_MISS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00089         MISALIGNED\_ACCESSES = 0x47, \textcolor{comment}{// Misaligned Accesses}}
\DoxyCodeLine{00090         PREFETCH\_INSTRUCTIONS\_DISPATCHED = 0x4b, \textcolor{comment}{// Prefetch Instructions Dispatched}}
\DoxyCodeLine{00091         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM14H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_LOAD = 0x1, \textcolor{comment}{// Load (Prefetch}}
\DoxyCodeLine{00092         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM14H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_STORE = 0x2, \textcolor{comment}{// Store (PrefetchW)}}
\DoxyCodeLine{00093         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM14H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_NTA = 0x4, \textcolor{comment}{// NTA (PrefetchNTA)}}
\DoxyCodeLine{00094         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM14H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00095         DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS = 0x4c, \textcolor{comment}{// DCACHE Misses by Locked Instructions}}
\DoxyCodeLine{00096         L1\_DTLB\_HIT = 0x4d, \textcolor{comment}{// L1 DTLB Hit}}
\DoxyCodeLine{00097         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM14H\_L1\_DTLB\_HIT\_\_L1\_4K\_TLB\_HIT = 0x1, \textcolor{comment}{// L1 4K TLB hit}}
\DoxyCodeLine{00098         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM14H\_L1\_DTLB\_HIT\_\_L1\_2M\_TLB\_HIT = 0x2, \textcolor{comment}{// L1 2M TLB hit}}
\DoxyCodeLine{00099         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM14H\_L1\_DTLB\_HIT\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00100         DCACHE\_SW\_PREFETCHES = 0x52, \textcolor{comment}{// Number of software prefetches that do not cause an actual data cache refill}}
\DoxyCodeLine{00101         DCACHE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM14H\_DCACHE\_SW\_PREFETCHES\_\_HIT = 0x1, \textcolor{comment}{// SW prefetch hit in the data cache}}
\DoxyCodeLine{00102         DCACHE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM14H\_DCACHE\_SW\_PREFETCHES\_\_PENDING\_FILL = 0x2, \textcolor{comment}{// SW prefetch hit a pending fill}}
\DoxyCodeLine{00103         DCACHE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM14H\_DCACHE\_SW\_PREFETCHES\_\_NO\_MAB = 0x4, \textcolor{comment}{// SW prefetch does not get a MAB}}
\DoxyCodeLine{00104         DCACHE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM14H\_DCACHE\_SW\_PREFETCHES\_\_L2\_HIT = 0x8, \textcolor{comment}{// SW prefetch hits L2}}
\DoxyCodeLine{00105         DCACHE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM14H\_DCACHE\_SW\_PREFETCHES\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00106         GLOBAL\_TLB\_FLUSHES = 0x54, \textcolor{comment}{// Global TLB Flushes}}
\DoxyCodeLine{00107         MEMORY\_REQUESTS = 0x65, \textcolor{comment}{// Memory Requests by Type}}
\DoxyCodeLine{00108         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_REQUESTS\_\_NON\_CACHEABLE = 0x1, \textcolor{comment}{// Requests to non-\/cacheable (UC) memory}}
\DoxyCodeLine{00109         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_REQUESTS\_\_WRITE\_COMBINING = 0x2, \textcolor{comment}{// Requests to write-\/combining (WC) memory or WC buffer flushes to WB memory}}
\DoxyCodeLine{00110         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_REQUESTS\_\_STREAMING\_STORE = 0x80, \textcolor{comment}{// Streaming store (SS) requests}}
\DoxyCodeLine{00111         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_REQUESTS\_\_ALL = 0x83, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00112         MAB\_REQUESTS = 0x68, \textcolor{comment}{// Number of L1 I-\/cache and D-\/cache misses per buffer. Average latency by combining with MAB\_WAIT\_CYCLES.}}
\DoxyCodeLine{00113         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_0 = 0x0, \textcolor{comment}{// Data cache buffer 0}}
\DoxyCodeLine{00114         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_1 = 0x1, \textcolor{comment}{// Data cache buffer 1}}
\DoxyCodeLine{00115         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_2 = 0x2, \textcolor{comment}{// Data cache buffer 2}}
\DoxyCodeLine{00116         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_3 = 0x3, \textcolor{comment}{// Data cache buffer 3}}
\DoxyCodeLine{00117         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_4 = 0x4, \textcolor{comment}{// Data cache buffer 4}}
\DoxyCodeLine{00118         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_5 = 0x5, \textcolor{comment}{// Data cache buffer 5}}
\DoxyCodeLine{00119         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_6 = 0x6, \textcolor{comment}{// Data cache buffer 6}}
\DoxyCodeLine{00120         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_7 = 0x7, \textcolor{comment}{// Data cache buffer 7}}
\DoxyCodeLine{00121         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_IC\_BUFFER\_0 = 0x8, \textcolor{comment}{// Instruction cache Buffer 1}}
\DoxyCodeLine{00122         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_IC\_BUFFER\_1 = 0x9, \textcolor{comment}{// Instructions cache buffer 1}}
\DoxyCodeLine{00123         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_ANY\_IC\_BUFFER = 0xa, \textcolor{comment}{// Any instruction cache buffer}}
\DoxyCodeLine{00124         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_ANY\_DC\_BUFFER = 0xb, \textcolor{comment}{// Any data cache buffer}}
\DoxyCodeLine{00125         MAB\_WAIT\_CYCLES = 0x69, \textcolor{comment}{// Latency of L1 I-\/cache and D-\/cache misses per buffer. Average latency by combining with MAB\_REQUESTS.}}
\DoxyCodeLine{00126         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_0 = 0x0, \textcolor{comment}{// Data cache buffer 0}}
\DoxyCodeLine{00127         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_1 = 0x1, \textcolor{comment}{// Data cache buffer 1}}
\DoxyCodeLine{00128         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_2 = 0x2, \textcolor{comment}{// Data cache buffer 2}}
\DoxyCodeLine{00129         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_3 = 0x3, \textcolor{comment}{// Data cache buffer 3}}
\DoxyCodeLine{00130         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_4 = 0x4, \textcolor{comment}{// Data cache buffer 4}}
\DoxyCodeLine{00131         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_5 = 0x5, \textcolor{comment}{// Data cache buffer 5}}
\DoxyCodeLine{00132         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_6 = 0x6, \textcolor{comment}{// Data cache buffer 6}}
\DoxyCodeLine{00133         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_DC\_BUFFER\_7 = 0x7, \textcolor{comment}{// Data cache buffer 7}}
\DoxyCodeLine{00134         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_IC\_BUFFER\_0 = 0x8, \textcolor{comment}{// Instruction cache Buffer 1}}
\DoxyCodeLine{00135         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_IC\_BUFFER\_1 = 0x9, \textcolor{comment}{// Instructions cache buffer 1}}
\DoxyCodeLine{00136         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_ANY\_IC\_BUFFER = 0xa, \textcolor{comment}{// Any instruction cache buffer}}
\DoxyCodeLine{00137         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM14H\_MAB\_REQUESTS\_\_ANY\_DC\_BUFFER = 0xb, \textcolor{comment}{// Any data cache buffer}}
\DoxyCodeLine{00138         SYSTEM\_READ\_RESPONSES = 0x6c, \textcolor{comment}{// Northbridge Read Responses by Coherency State}}
\DoxyCodeLine{00139         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM14H\_SYSTEM\_READ\_RESPONSES\_\_EXCLUSIVE = 0x1, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00140         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM14H\_SYSTEM\_READ\_RESPONSES\_\_MODIFIED = 0x2, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00141         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM14H\_SYSTEM\_READ\_RESPONSES\_\_SHARED = 0x4, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00142         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM14H\_SYSTEM\_READ\_RESPONSES\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00143         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM14H\_SYSTEM\_READ\_RESPONSES\_\_DATA\_ERROR = 0x10, \textcolor{comment}{// Data Error}}
\DoxyCodeLine{00144         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM14H\_SYSTEM\_READ\_RESPONSES\_\_DIRTY\_SUCCESS = 0x20, \textcolor{comment}{// Change-\/to-\/dirty success}}
\DoxyCodeLine{00145         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM14H\_SYSTEM\_READ\_RESPONSES\_\_UNCACHEABLE = 0x40, \textcolor{comment}{// Uncacheable}}
\DoxyCodeLine{00146         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM14H\_SYSTEM\_READ\_RESPONSES\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00147         CPU\_CLK\_UNHALTED = 0x76, \textcolor{comment}{// CPU Clocks not Halted}}
\DoxyCodeLine{00148         REQUESTS\_TO\_L2 = 0x7d, \textcolor{comment}{// Requests to L2 Cache}}
\DoxyCodeLine{00149         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM14H\_REQUESTS\_TO\_L2\_\_INSTRUCTIONS = 0x1, \textcolor{comment}{// IC fill}}
\DoxyCodeLine{00150         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM14H\_REQUESTS\_TO\_L2\_\_DATA = 0x2, \textcolor{comment}{// DC fill}}
\DoxyCodeLine{00151         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM14H\_REQUESTS\_TO\_L2\_\_SNOOP = 0x8, \textcolor{comment}{// Tag snoop request}}
\DoxyCodeLine{00152         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM14H\_REQUESTS\_TO\_L2\_\_ALL = 0xb, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00153         L2\_CACHE\_MISS = 0x7e, \textcolor{comment}{// L2 Cache Misses}}
\DoxyCodeLine{00154         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM14H\_L2\_CACHE\_MISS\_\_INSTRUCTIONS = 0x1, \textcolor{comment}{// IC fill}}
\DoxyCodeLine{00155         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM14H\_L2\_CACHE\_MISS\_\_DATA = 0x2, \textcolor{comment}{// DC fill (includes possible replays}}
\DoxyCodeLine{00156         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM14H\_L2\_CACHE\_MISS\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00157         L2\_FILL\_WRITEBACK = 0x7f, \textcolor{comment}{// L2 Fill/Writeback}}
\DoxyCodeLine{00158         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM14H\_L2\_FILL\_WRITEBACK\_\_L2\_FILLS = 0x1, \textcolor{comment}{// L2 fills (victims from L1 caches}}
\DoxyCodeLine{00159         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM14H\_L2\_FILL\_WRITEBACK\_\_L2\_WRITEBACKS = 0x2, \textcolor{comment}{// L2 Writebacks to system.}}
\DoxyCodeLine{00160         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM14H\_L2\_FILL\_WRITEBACK\_\_IC\_ATTR\_WRITES\_L2\_ACCESS = 0x4, \textcolor{comment}{// Ic attribute writes which access the L2}}
\DoxyCodeLine{00161         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM14H\_L2\_FILL\_WRITEBACK\_\_IC\_ATTR\_WRITES\_L2\_WRITES = 0x8, \textcolor{comment}{// Ic attribute writes which store into the L2}}
\DoxyCodeLine{00162         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM14H\_L2\_FILL\_WRITEBACK\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00163         INSTRUCTION\_CACHE\_FETCHES = 0x80, \textcolor{comment}{// Instruction Cache Fetches}}
\DoxyCodeLine{00164         INSTRUCTION\_CACHE\_MISSES = 0x81, \textcolor{comment}{// Instruction Cache Misses}}
\DoxyCodeLine{00165         INSTRUCTION\_CACHE\_REFILLS\_FROM\_L2 = 0x82, \textcolor{comment}{// Instruction Cache Refills from L2}}
\DoxyCodeLine{00166         INSTRUCTION\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x83, \textcolor{comment}{// Instruction Cache Refills from System}}
\DoxyCodeLine{00167         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS = 0x85, \textcolor{comment}{// L1 ITLB Miss and L2 ITLB Miss}}
\DoxyCodeLine{00168         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM14H\_L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_4K\_PAGE\_FETCHES = 0x1, \textcolor{comment}{// Instruction fetches to a 4K page.}}
\DoxyCodeLine{00169         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM14H\_L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_2M\_PAGE\_FETCHES = 0x2, \textcolor{comment}{// Instruction fetches to a 2M page.}}
\DoxyCodeLine{00170         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM14H\_L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00171         INSTRUCTION\_FETCH\_STALL = 0x87, \textcolor{comment}{// Instruction Fetch Stall}}
\DoxyCodeLine{00172         RETURN\_STACK\_HITS = 0x88, \textcolor{comment}{// Return Stack Hits}}
\DoxyCodeLine{00173         RETURN\_STACK\_OVERFLOWS = 0x89, \textcolor{comment}{// Return Stack Overflows}}
\DoxyCodeLine{00174         INSTRUCTION\_CACHE\_VICTIMS = 0x8b, \textcolor{comment}{// Instruction Cache Victims}}
\DoxyCodeLine{00175         INSTRUCTION\_CACHE\_LINES\_INVALIDATED = 0x8c, \textcolor{comment}{// Instruction Cache Lines Invalidated}}
\DoxyCodeLine{00176         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM14H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_INVALIDATING\_LS\_PROBE = 0x1, \textcolor{comment}{// IC invalidate due to an LS probe}}
\DoxyCodeLine{00177         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM14H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_INVALIDATING\_BU\_PROBE = 0x2, \textcolor{comment}{// IC invalidate due to a BU probe}}
\DoxyCodeLine{00178         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM14H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00179         ITLB\_RELOADS = 0x99, \textcolor{comment}{// ITLB Reloads}}
\DoxyCodeLine{00180         ITLB\_RELOADS\_ABORTED = 0x9a, \textcolor{comment}{// ITLB Reloads Aborted}}
\DoxyCodeLine{00181         RETIRED\_INSTRUCTIONS = 0xc0, \textcolor{comment}{// Retired Instructions}}
\DoxyCodeLine{00182         RETIRED\_UOPS = 0xc1, \textcolor{comment}{// Retired uops}}
\DoxyCodeLine{00183         RETIRED\_BRANCH\_INSTRUCTIONS = 0xc2, \textcolor{comment}{// Retired Branch Instructions}}
\DoxyCodeLine{00184         RETIRED\_MISPREDICTED\_BRANCH\_INSTRUCTIONS = 0xc3, \textcolor{comment}{// Retired Mispredicted Branch Instructions}}
\DoxyCodeLine{00185         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS = 0xc4, \textcolor{comment}{// Retired Taken Branch Instructions}}
\DoxyCodeLine{00186         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc5, \textcolor{comment}{// Retired Taken Branch Instructions Mispredicted}}
\DoxyCodeLine{00187         RETIRED\_FAR\_CONTROL\_TRANSFERS = 0xc6, \textcolor{comment}{// Retired Far Control Transfers}}
\DoxyCodeLine{00188         RETIRED\_BRANCH\_RESYNCS = 0xc7, \textcolor{comment}{// Retired Branch Resyncs}}
\DoxyCodeLine{00189         RETIRED\_NEAR\_RETURNS = 0xc8, \textcolor{comment}{// Retired Near Returns}}
\DoxyCodeLine{00190         RETIRED\_NEAR\_RETURNS\_MISPREDICTED = 0xc9, \textcolor{comment}{// Retired Near Returns Mispredicted}}
\DoxyCodeLine{00191         RETIRED\_INDIRECT\_BRANCHES\_MISPREDICTED = 0xca, \textcolor{comment}{// Retired Indirect Branches Mispredicted}}
\DoxyCodeLine{00192         RETIRED\_FLOATING\_POINT\_INSTRUCTIONS = 0xcb, \textcolor{comment}{// Retired SSE/MMX/FP Instructions}}
\DoxyCodeLine{00193         RETIRED\_FLOATING\_POINT\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_FLOATING\_POINT\_INSTRUCTIONS\_\_X87 = 0x1, \textcolor{comment}{// X87 or MMX instructions}}
\DoxyCodeLine{00194         RETIRED\_FLOATING\_POINT\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_FLOATING\_POINT\_INSTRUCTIONS\_\_SSE = 0x2, \textcolor{comment}{// SSE (SSE}}
\DoxyCodeLine{00195         RETIRED\_FLOATING\_POINT\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM14H\_RETIRED\_FLOATING\_POINT\_INSTRUCTIONS\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00196         INTERRUPTS\_MASKED\_CYCLES = 0xcd, \textcolor{comment}{// Interrupts-\/Masked Cycles}}
\DoxyCodeLine{00197         INTERRUPTS\_MASKED\_CYCLES\_WITH\_INTERRUPT\_PENDING = 0xce, \textcolor{comment}{// Interrupts-\/Masked Cycles with Interrupt Pending}}
\DoxyCodeLine{00198         INTERRUPTS\_TAKEN = 0xcf, \textcolor{comment}{// Interrupts Taken}}
\DoxyCodeLine{00199         FPU\_EXCEPTIONS = 0xdb, \textcolor{comment}{// FPU Exceptions}}
\DoxyCodeLine{00200         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM14H\_FPU\_EXCEPTIONS\_\_X87\_RECLASS\_MICROFAULTS = 0x1, \textcolor{comment}{// X87 reclass microfaults}}
\DoxyCodeLine{00201         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM14H\_FPU\_EXCEPTIONS\_\_SSE\_RETYPE\_MICROFAULTS = 0x2, \textcolor{comment}{// SSE retype microfaults}}
\DoxyCodeLine{00202         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM14H\_FPU\_EXCEPTIONS\_\_SSE\_RECLASS\_MICROFAULTS = 0x4, \textcolor{comment}{// SSE reclass microfaults}}
\DoxyCodeLine{00203         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM14H\_FPU\_EXCEPTIONS\_\_SSE\_AND\_X87\_MICROTRAPS = 0x8, \textcolor{comment}{// SSE and x87 microtraps}}
\DoxyCodeLine{00204         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM14H\_FPU\_EXCEPTIONS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00205         DR0\_BREAKPOINT\_MATCHES = 0xdc, \textcolor{comment}{// DR0 Breakpoint Matches}}
\DoxyCodeLine{00206         DR1\_BREAKPOINT\_MATCHES = 0xdd, \textcolor{comment}{// DR1 Breakpoint Matches}}
\DoxyCodeLine{00207         DR2\_BREAKPOINT\_MATCHES = 0xde, \textcolor{comment}{// DR2 Breakpoint Matches}}
\DoxyCodeLine{00208         DR3\_BREAKPOINT\_MATCHES = 0xdf, \textcolor{comment}{// DR3 Breakpoint Matches}}
\DoxyCodeLine{00209         DRAM\_ACCESSES\_PAGE = 0xe0, \textcolor{comment}{// DRAM Accesses}}
\DoxyCodeLine{00210         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM14H\_DRAM\_ACCESSES\_PAGE\_\_HIT = 0x1, \textcolor{comment}{// DCT0 Page hit}}
\DoxyCodeLine{00211         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM14H\_DRAM\_ACCESSES\_PAGE\_\_MISS = 0x2, \textcolor{comment}{// DCT0 Page Miss}}
\DoxyCodeLine{00212         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM14H\_DRAM\_ACCESSES\_PAGE\_\_CONFLICT = 0x4, \textcolor{comment}{// DCT0 Page Conflict}}
\DoxyCodeLine{00213         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM14H\_DRAM\_ACCESSES\_PAGE\_\_WRITE\_REQUEST = 0x40, \textcolor{comment}{// Write request}}
\DoxyCodeLine{00214         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM14H\_DRAM\_ACCESSES\_PAGE\_\_ALL = 0x47, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00215         MEMORY\_CONTROLLER\_PAGE\_TABLE = 0xe1, \textcolor{comment}{// Number of page table events in the local DRAM controller}}
\DoxyCodeLine{00216         MEMORY\_CONTROLLER\_PAGE\_TABLE\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_\_DCT0\_PAGE\_TABLE\_OVERFLOW = 0x1, \textcolor{comment}{// DCT0 Page Table Overflow}}
\DoxyCodeLine{00217         MEMORY\_CONTROLLER\_PAGE\_TABLE\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_\_DCT0\_PAGE\_TABLE\_STALE\_HIT = 0x2, \textcolor{comment}{// DCT0 number of stale table entry hits (hit on a page closed too soon)}}
\DoxyCodeLine{00218         MEMORY\_CONTROLLER\_PAGE\_TABLE\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_\_DCT0\_PAGE\_TABLE\_IDLE\_INC = 0x4, \textcolor{comment}{// DCT0 page table idle cycle limit incremented}}
\DoxyCodeLine{00219         MEMORY\_CONTROLLER\_PAGE\_TABLE\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_\_DCT0\_PAGE\_TABLE\_IDLE\_DEC = 0x8, \textcolor{comment}{// DCT0 page table idle cycle limit decremented}}
\DoxyCodeLine{00220         MEMORY\_CONTROLLER\_PAGE\_TABLE\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_\_DCT0\_PAGE\_TABLE\_CLOSED = 0x10, \textcolor{comment}{// DCT0 page table is closed due to row inactivity}}
\DoxyCodeLine{00221         MEMORY\_CONTROLLER\_PAGE\_TABLE\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00222         MEMORY\_CONTROLLER\_SLOT\_MISSES = 0xe2, \textcolor{comment}{// Memory Controller DRAM Command Slots Missed}}
\DoxyCodeLine{00223         MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_DCT0\_RBD = 0x10, \textcolor{comment}{// DCT0 RBD}}
\DoxyCodeLine{00224         MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_DCT0\_PREFETCH = 0x40, \textcolor{comment}{// DCT0 prefetch}}
\DoxyCodeLine{00225         MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_ALL = 0x50, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00226         MEMORY\_CONTROLLER\_RBD\_QUEUE\_EVENTS = 0xe4, \textcolor{comment}{// Memory Controller Bypass Counter Saturation}}
\DoxyCodeLine{00227         MEMORY\_CONTROLLER\_RBD\_QUEUE\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_RBD\_QUEUE\_EVENTS\_\_DCQ\_BYPASS\_MAX = 0x4, \textcolor{comment}{// DCQ\_BYPASS\_MAX counter reached}}
\DoxyCodeLine{00228         MEMORY\_CONTROLLER\_RBD\_QUEUE\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_RBD\_QUEUE\_EVENTS\_\_BANK\_CLOSED = 0x8, \textcolor{comment}{// Bank is closed due to bank conflict with an outstanding request in the RBD queue}}
\DoxyCodeLine{00229         MEMORY\_CONTROLLER\_RBD\_QUEUE\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_RBD\_QUEUE\_EVENTS\_\_ALL = 0xc, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00230         THERMAL\_STATUS = 0xe8, \textcolor{comment}{// Thermal Status}}
\DoxyCodeLine{00231         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM14H\_THERMAL\_STATUS\_\_MEMHOT\_L = 0x1, \textcolor{comment}{// MEMHOT\_L assertions}}
\DoxyCodeLine{00232         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM14H\_THERMAL\_STATUS\_\_HTC\_TRANSITION = 0x4, \textcolor{comment}{// Number of times HTC transitions from inactive to active}}
\DoxyCodeLine{00233         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM14H\_THERMAL\_STATUS\_\_CLOCKS\_HTC\_P\_STATE\_INACTIVE = 0x20, \textcolor{comment}{// Number of clocks HTC P-\/state is inactive.}}
\DoxyCodeLine{00234         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM14H\_THERMAL\_STATUS\_\_CLOCKS\_HTC\_P\_STATE\_ACTIVE = 0x40, \textcolor{comment}{// Number of clocks HTC P-\/state is active}}
\DoxyCodeLine{00235         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM14H\_THERMAL\_STATUS\_\_PROCHOT\_L = 0x80, \textcolor{comment}{// PROCHOT\_L asserted by an external source and the assertion causes a P-\/state change}}
\DoxyCodeLine{00236         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM14H\_THERMAL\_STATUS\_\_ALL = 0xc5, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00237         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO = 0xe9, \textcolor{comment}{// CPU/IO Requests to Memory/IO}}
\DoxyCodeLine{00238         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM14H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_I\_O\_TO\_I\_O = 0x1, \textcolor{comment}{// IO to IO}}
\DoxyCodeLine{00239         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM14H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_I\_O\_TO\_MEM = 0x2, \textcolor{comment}{// IO to Mem}}
\DoxyCodeLine{00240         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM14H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_CPU\_TO\_I\_O = 0x4, \textcolor{comment}{// CPU to IO}}
\DoxyCodeLine{00241         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM14H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_CPU\_TO\_MEM = 0x8, \textcolor{comment}{// CPU to Mem}}
\DoxyCodeLine{00242         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM14H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00243         CACHE\_BLOCK = 0xea, \textcolor{comment}{// Cache Block Commands}}
\DoxyCodeLine{00244         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM14H\_CACHE\_BLOCK\_\_VICTIM\_WRITEBACK = 0x1, \textcolor{comment}{// Victim Block (Writeback)}}
\DoxyCodeLine{00245         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM14H\_CACHE\_BLOCK\_\_DCACHE\_LOAD\_MISS = 0x4, \textcolor{comment}{// Read Block (Dcache load miss refill)}}
\DoxyCodeLine{00246         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM14H\_CACHE\_BLOCK\_\_SHARED\_ICACHE\_REFILL = 0x8, \textcolor{comment}{// Read Block Shared (Icache refill)}}
\DoxyCodeLine{00247         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM14H\_CACHE\_BLOCK\_\_READ\_BLOCK\_MODIFIED = 0x10, \textcolor{comment}{// Read Block Modified (Dcache store miss refill)}}
\DoxyCodeLine{00248         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM14H\_CACHE\_BLOCK\_\_CHANGE\_TO\_DIRTY = 0x20, \textcolor{comment}{// Change-\/to-\/Dirty (first store to clean block already in cache)}}
\DoxyCodeLine{00249         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM14H\_CACHE\_BLOCK\_\_ALL = 0x3d, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00250         SIZED\_COMMANDS = 0xeb, \textcolor{comment}{// Sized Commands}}
\DoxyCodeLine{00251         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM14H\_SIZED\_COMMANDS\_\_NON\_POSTED\_WRITE\_BYTE = 0x1, \textcolor{comment}{// Non-\/Posted SzWr Byte (1-\/32 bytes) Legacy or mapped IO}}
\DoxyCodeLine{00252         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM14H\_SIZED\_COMMANDS\_\_NON\_POSTED\_WRITE\_DWORD = 0x2, \textcolor{comment}{// Non-\/Posted SzWr DW (1-\/16 dwords) Legacy or mapped IO}}
\DoxyCodeLine{00253         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM14H\_SIZED\_COMMANDS\_\_POSTED\_WRITE\_BYTE = 0x4, \textcolor{comment}{// Posted SzWr Byte (1-\/32 bytes) Subcache-\/line DMA writes}}
\DoxyCodeLine{00254         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM14H\_SIZED\_COMMANDS\_\_POSTED\_WRITE\_DWORD = 0x8, \textcolor{comment}{// Posted SzWr DW (1-\/16 dwords) Block-\/oriented DMA writes}}
\DoxyCodeLine{00255         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM14H\_SIZED\_COMMANDS\_\_READ\_BYTE\_4\_BYTES = 0x10, \textcolor{comment}{// SzRd Byte (4 bytes) Legacy or mapped IO}}
\DoxyCodeLine{00256         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM14H\_SIZED\_COMMANDS\_\_READ\_DWORD\_1\_16\_DWORDS = 0x20, \textcolor{comment}{// SzRd DW (1-\/16 dwords) Block-\/oriented DMA reads}}
\DoxyCodeLine{00257         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM14H\_SIZED\_COMMANDS\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00258         PROBE = 0xec, \textcolor{comment}{// Probe Responses and Upstream Requests}}
\DoxyCodeLine{00259         PROBE\_\_MASK\_\_AMD64\_FAM14H\_PROBE\_\_MISS = 0x1, \textcolor{comment}{// Probe miss}}
\DoxyCodeLine{00260         PROBE\_\_MASK\_\_AMD64\_FAM14H\_PROBE\_\_HIT\_CLEAN = 0x2, \textcolor{comment}{// Probe hit clean}}
\DoxyCodeLine{00261         PROBE\_\_MASK\_\_AMD64\_FAM14H\_PROBE\_\_HIT\_DIRTY\_NO\_MEMORY\_CANCEL = 0x4, \textcolor{comment}{// Probe hit dirty without memory cancel (probed by Sized Write or Change2Dirty)}}
\DoxyCodeLine{00262         PROBE\_\_MASK\_\_AMD64\_FAM14H\_PROBE\_\_HIT\_DIRTY\_WITH\_MEMORY\_CANCEL = 0x8, \textcolor{comment}{// Probe hit dirty with memory cancel (probed by DMA read or cache refill request)}}
\DoxyCodeLine{00263         PROBE\_\_MASK\_\_AMD64\_FAM14H\_PROBE\_\_UPSTREAM\_HIGH\_PRIO\_READS = 0x10, \textcolor{comment}{// Upstream high priority reads}}
\DoxyCodeLine{00264         PROBE\_\_MASK\_\_AMD64\_FAM14H\_PROBE\_\_UPSTREAM\_LOW\_PRIO\_READS = 0x20, \textcolor{comment}{// Upstream low priority reads}}
\DoxyCodeLine{00265         PROBE\_\_MASK\_\_AMD64\_FAM14H\_PROBE\_\_UPSTREAM\_LOW\_PRIO\_WRITES = 0x80, \textcolor{comment}{// Upstream non-\/ISOC writes}}
\DoxyCodeLine{00266         PROBE\_\_MASK\_\_AMD64\_FAM14H\_PROBE\_\_ALL = 0xbf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00267         DEV\_EVENTS = 0xee, \textcolor{comment}{// DEV Events}}
\DoxyCodeLine{00268         DEV\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_DEV\_EVENTS\_\_HIT = 0x10, \textcolor{comment}{// DEV hit}}
\DoxyCodeLine{00269         DEV\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_DEV\_EVENTS\_\_MISS = 0x20, \textcolor{comment}{// DEV miss}}
\DoxyCodeLine{00270         DEV\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_DEV\_EVENTS\_\_ERROR = 0x40, \textcolor{comment}{// DEV error}}
\DoxyCodeLine{00271         DEV\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_DEV\_EVENTS\_\_ALL = 0x70, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00272         MEMORY\_CONTROLLER\_REQUESTS = 0x1f0, \textcolor{comment}{// Memory Controller Requests}}
\DoxyCodeLine{00273         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_REQUESTS\_\_32\_BYTES\_WRITES = 0x8, \textcolor{comment}{// 32 Bytes Sized Writes}}
\DoxyCodeLine{00274         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_REQUESTS\_\_64\_BYTES\_WRITES = 0x10, \textcolor{comment}{// 64 Bytes Sized Writes}}
\DoxyCodeLine{00275         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_REQUESTS\_\_32\_BYTES\_READS = 0x20, \textcolor{comment}{// 32 Bytes Sized Reads}}
\DoxyCodeLine{00276         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_REQUESTS\_\_64\_BYTES\_READS = 0x40, \textcolor{comment}{// 64 Byte Sized Reads}}
\DoxyCodeLine{00277         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM14H\_MEMORY\_CONTROLLER\_REQUESTS\_\_ALL = 0x78, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00278         SIDEBAND\_SIGNALS\_SPECIAL\_SIGNALS = 0x1e9, \textcolor{comment}{// Sideband signals and special cycles}}
\DoxyCodeLine{00279         SIDEBAND\_SIGNALS\_SPECIAL\_SIGNALS\_\_MASK\_\_AMD64\_FAM14H\_SIDEBAND\_SIGNALS\_SPECIAL\_SIGNALS\_\_STOPGRANT = 0x2, \textcolor{comment}{// Stopgrant}}
\DoxyCodeLine{00280         SIDEBAND\_SIGNALS\_SPECIAL\_SIGNALS\_\_MASK\_\_AMD64\_FAM14H\_SIDEBAND\_SIGNALS\_SPECIAL\_SIGNALS\_\_SHUTDOWN = 0x4, \textcolor{comment}{// Shutdown}}
\DoxyCodeLine{00281         SIDEBAND\_SIGNALS\_SPECIAL\_SIGNALS\_\_MASK\_\_AMD64\_FAM14H\_SIDEBAND\_SIGNALS\_SPECIAL\_SIGNALS\_\_WBINVD = 0x8, \textcolor{comment}{// Wbinvd}}
\DoxyCodeLine{00282         SIDEBAND\_SIGNALS\_SPECIAL\_SIGNALS\_\_MASK\_\_AMD64\_FAM14H\_SIDEBAND\_SIGNALS\_SPECIAL\_SIGNALS\_\_INVD = 0x10, \textcolor{comment}{// Invd}}
\DoxyCodeLine{00283         SIDEBAND\_SIGNALS\_SPECIAL\_SIGNALS\_\_MASK\_\_AMD64\_FAM14H\_SIDEBAND\_SIGNALS\_SPECIAL\_SIGNALS\_\_ALL = 0x1c, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00284         INTERRUPT\_EVENTS = 0x1ea, \textcolor{comment}{// Interrupt events}}
\DoxyCodeLine{00285         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_INTERRUPT\_EVENTS\_\_FIXED\_AND\_LPA = 0x1, \textcolor{comment}{// Fixed and LPA}}
\DoxyCodeLine{00286         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_INTERRUPT\_EVENTS\_\_LPA = 0x2, \textcolor{comment}{// LPA}}
\DoxyCodeLine{00287         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_INTERRUPT\_EVENTS\_\_SMI = 0x4, \textcolor{comment}{// SMI}}
\DoxyCodeLine{00288         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_INTERRUPT\_EVENTS\_\_NMI = 0x8, \textcolor{comment}{// NMI}}
\DoxyCodeLine{00289         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_INTERRUPT\_EVENTS\_\_INIT = 0x10, \textcolor{comment}{// INIT}}
\DoxyCodeLine{00290         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_INTERRUPT\_EVENTS\_\_STARTUP = 0x20, \textcolor{comment}{// STARTUP}}
\DoxyCodeLine{00291         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_INTERRUPT\_EVENTS\_\_INT = 0x40, \textcolor{comment}{// INT}}
\DoxyCodeLine{00292         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_INTERRUPT\_EVENTS\_\_EOI = 0x80, \textcolor{comment}{// EOI}}
\DoxyCodeLine{00293         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM14H\_INTERRUPT\_EVENTS\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00294         PDC\_MISS = 0x162, \textcolor{comment}{// PDC miss}}
\DoxyCodeLine{00295         PDC\_MISS\_\_MASK\_\_AMD64\_FAM14H\_PDC\_MISS\_\_HOST\_PDE\_LEVEL = 0x1, \textcolor{comment}{// Host PDE level}}
\DoxyCodeLine{00296         PDC\_MISS\_\_MASK\_\_AMD64\_FAM14H\_PDC\_MISS\_\_HOST\_PDPE\_LEVEL = 0x2, \textcolor{comment}{// Host PDPE level}}
\DoxyCodeLine{00297         PDC\_MISS\_\_MASK\_\_AMD64\_FAM14H\_PDC\_MISS\_\_HOST\_PML4E\_LEVEL = 0x4, \textcolor{comment}{// Host PML4E level}}
\DoxyCodeLine{00298         PDC\_MISS\_\_MASK\_\_AMD64\_FAM14H\_PDC\_MISS\_\_GUEST\_PDE\_LEVEL = 0x10, \textcolor{comment}{// Guest PDE level}}
\DoxyCodeLine{00299         PDC\_MISS\_\_MASK\_\_AMD64\_FAM14H\_PDC\_MISS\_\_GUEST\_PDPE\_LEVEL = 0x20, \textcolor{comment}{// Guest PDPE level}}
\DoxyCodeLine{00300         PDC\_MISS\_\_MASK\_\_AMD64\_FAM14H\_PDC\_MISS\_\_GUEST\_PML4E\_LEVEL = 0x40, \textcolor{comment}{// Guest PML4E level}}
\DoxyCodeLine{00301         PDC\_MISS\_\_MASK\_\_AMD64\_FAM14H\_PDC\_MISS\_\_ALL = 0x67, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00302         }
\DoxyCodeLine{00303     \};}
\DoxyCodeLine{00304 \};}
\DoxyCodeLine{00305 }
\DoxyCodeLine{00306 \textcolor{keyword}{namespace }fam14h = optkit::amd64::fam14h;}

\end{DoxyCode}
