0.7
2020.2
May  7 2023
15:24:31
D:/lab_1/project_4/project_4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1712130743,verilog,,D:/lab_1/project_4/project_4.srcs/sim_1/new/simulare1.v,,design_1_wrapper,,,,,,,,
D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_iesire_0_0_1/sim/design_1_iesire_0_0.v,1711634532,verilog,,D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_intrare_0_0_1/sim/design_1_intrare_0_0.v,,design_1_iesire_0_0,,,,,,,,
D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_intrare_0_0_1/sim/design_1_intrare_0_0.v,1711634532,verilog,,D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_sumator4b_0_0_1/sim/design_1_sumator4b_0_0.v,,design_1_intrare_0_0,,,,,,,,
D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_sumator4b_0_0_1/sim/design_1_sumator4b_0_0.v,1711635492,verilog,,D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_sumator4b_1_0_1/sim/design_1_sumator4b_1_0.v,,design_1_sumator4b_0_0,,,,,,,,
D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_sumator4b_1_0_1/sim/design_1_sumator4b_1_0.v,1711635492,verilog,,D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_sumator4b_2_0_1/sim/design_1_sumator4b_2_0.v,,design_1_sumator4b_1_0,,,,,,,,
D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_sumator4b_2_0_1/sim/design_1_sumator4b_2_0.v,1711635492,verilog,,D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_sumator4b_3_0_1/sim/design_1_sumator4b_3_0.v,,design_1_sumator4b_2_0,,,,,,,,
D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_sumator4b_3_0_1/sim/design_1_sumator4b_3_0.v,1711635492,verilog,,D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_uat_0_0_1/sim/design_1_uat_0_0.v,,design_1_sumator4b_3_0,,,,,,,,
D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_uat_0_0_1/sim/design_1_uat_0_0.v,1712129441,verilog,,D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/sim/design_1.v,,design_1_uat_0_0,,,,,,,,
D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/sim/design_1.v,1712130743,verilog,,D:/lab_1/project_4/project_4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
D:/lab_1/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
D:/lab_1/project_4/project_4.srcs/sim_1/new/simulare1.v,1712258512,verilog,,,,simulation,,,,,,,,
D:/lab_1/project_4/project_4.srcs/sources_1/new/iesire.v,1711606320,verilog,,D:/lab_1/project_4/project_4.srcs/sources_1/new/intrare.v,,iesire,,,,,,,,
D:/lab_1/project_4/project_4.srcs/sources_1/new/intrare.v,1711606320,verilog,,D:/lab_1/project_4/project_4.srcs/sources_1/new/uat.v,,intrare,,,,,,,,
D:/lab_1/project_4/project_4.srcs/sources_1/new/sumator4b.v,1711635472,verilog,,D:/lab_1/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_iesire_0_0_1/sim/design_1_iesire_0_0.v,,sumator4b,,,,,,,,
D:/lab_1/project_4/project_4.srcs/sources_1/new/uat.v,1711635004,verilog,,D:/lab_1/project_4/project_4.srcs/sources_1/new/sumator4b.v,,uat,,,,,,,,
