{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551483940088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551483940088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 18:45:39 2019 " "Processing started: Fri Mar 01 18:45:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551483940088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483940088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3FPGA -c LC3FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off LC3FPGA -c LC3FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483940088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551483941007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1551483941007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/register file/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Register File/RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/register file/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Register File/Register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/register file/mux_8_1_bit_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/mux_8_1_bit_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1_bit_16 " "Found entity 1: mux_8_1_bit_16" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/register file/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/register file/d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/register file/d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "../Register File/d_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/d_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/pc/d_negedge_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/pc/d_negedge_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_negedge_flip_flop " "Found entity 1: d_negedge_flip_flop" {  } { { "../PC/d_negedge_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/pc/bit_16_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/pc/bit_16_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_16_register " "Found entity 1: bit_16_register" {  } { { "../PC/bit_16_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/nzp/nzp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/nzp/nzp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP_register " "Found entity 1: NZP_register" {  } { { "../NZP/NZP_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/nzp/nzp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/nzp/nzp.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP " "Found entity 1: NZP" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/memory/two_port_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/memory/two_port_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_port_mem " "Found entity 1: two_port_mem" {  } { { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/marmux/marmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/marmux/marmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MARMux " "Found entity 1: MARMux" {  } { { "../MARMux/MARMux.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/MARMux/MARMux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982932 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LC3Control LC3Control.v(31) " "Verilog Module Declaration warning at LC3Control.v(31): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LC3Control\"" {  } { { "../LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 31 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483982932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/lc3control/lc3control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/lc3control/lc3control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3Control " "Found entity 1: LC3Control" {  } { { "../LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/ir/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../IR/IR.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/eab/eab.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/eab/eab.v" { { "Info" "ISGN_ENTITY_NAME" "1 EAB " "Found entity 1: EAB" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483982963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483982963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483983025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483983025 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LC3.v(106) " "Verilog HDL Module Instantiation warning at LC3.v(106): ignored dangling comma in List of Port Connections" {  } { { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 106 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1551483983025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc LC3.v(38) " "Verilog HDL Declaration information at LC3.v(38): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551483983072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir LC3.v(38) " "Verilog HDL Declaration information at LC3.v(38): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551483983072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/lc3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/lc3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3 " "Found entity 1: LC3" {  } { { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483983278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483983278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/general_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/general_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 general_tb " "Found entity 1: general_tb" {  } { { "../general_tb.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/general_tb.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483983278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483983278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/bus_tri_state_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/bus_tri_state_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tri_state_buffer " "Found entity 1: bus_tri_state_buffer" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483983369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483983369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/bit_16_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/bit_16_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_16_reg " "Found entity 1: bit_16_reg" {  } { { "../bit_16_reg.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bit_16_reg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483983479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483983479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3FPGA " "Found entity 1: LC3FPGA" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483983479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483983479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDecoder " "Found entity 1: SevenSegmentDecoder" {  } { { "SevenSegmentDecoder.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/SevenSegmentDecoder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483983619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483983619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3FPGA " "Elaborating entity \"LC3FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551483984041 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16\] LC3FPGA.v(17) " "Output port \"LEDR\[16\]\" at LC3FPGA.v(17) has no driver" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551483984041 "|LC3FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LC3 LC3:processor " "Elaborating entity \"LC3\" for hierarchy \"LC3:processor\"" {  } { { "LC3FPGA.v" "processor" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483984635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_tri_state_buffer LC3:processor\|bus_tri_state_buffer:tsb " "Elaborating entity \"bus_tri_state_buffer\" for hierarchy \"LC3:processor\|bus_tri_state_buffer:tsb\"" {  } { { "../LC3.v" "tsb" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483984635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LC3Control LC3:processor\|LC3Control:FSM " "Elaborating entity \"LC3Control\" for hierarchy \"LC3:processor\|LC3Control:FSM\"" {  } { { "../LC3.v" "FSM" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483984635 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reset LC3Control.v(38) " "Output port \"reset\" at LC3Control.v(38) has no driver" {  } { { "../LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551483984635 "|LC3FPGA|LC3:processor|LC3Control:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile LC3:processor\|RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"LC3:processor\|RegisterFile:reg_file\"" {  } { { "../LC3.v" "reg_file" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483984635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_8 LC3:processor\|RegisterFile:reg_file\|decoder_3_8:decoder " "Elaborating entity \"decoder_3_8\" for hierarchy \"LC3:processor\|RegisterFile:reg_file\|decoder_3_8:decoder\"" {  } { { "../Register File/RegisterFile.v" "decoder" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483984635 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decoder_3_8.v(18) " "Verilog HDL Always Construct warning at decoder_3_8.v(18): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551483984652 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decoder_3_8.v(18) " "Inferred latch for \"out\[0\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984652 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decoder_3_8.v(18) " "Inferred latch for \"out\[1\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984652 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decoder_3_8.v(18) " "Inferred latch for \"out\[2\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984652 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decoder_3_8.v(18) " "Inferred latch for \"out\[3\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984652 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decoder_3_8.v(18) " "Inferred latch for \"out\[4\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984652 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decoder_3_8.v(18) " "Inferred latch for \"out\[5\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984652 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decoder_3_8.v(18) " "Inferred latch for \"out\[6\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984652 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decoder_3_8.v(18) " "Inferred latch for \"out\[7\]\" at decoder_3_8.v(18)" {  } { { "../Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984652 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_16_reg LC3:processor\|RegisterFile:reg_file\|bit_16_reg:r0 " "Elaborating entity \"bit_16_reg\" for hierarchy \"LC3:processor\|RegisterFile:reg_file\|bit_16_reg:r0\"" {  } { { "../Register File/RegisterFile.v" "r0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483984652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1_bit_16 LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0 " "Elaborating entity \"mux_8_1_bit_16\" for hierarchy \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\"" {  } { { "../Register File/RegisterFile.v" "mux0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483984697 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_8_1_bit_16.v(20) " "Verilog HDL Always Construct warning at mux_8_1_bit_16.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551483984714 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[0\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984714 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[1\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984714 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[2\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984714 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[3\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984764 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[4\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984764 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[5\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984885 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[6\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984885 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[7\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984931 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[8\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984931 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[9\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984931 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[10\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984978 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[11\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984978 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[12\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984996 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[13\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984996 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[14\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984996 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[15\]\" at mux_8_1_bit_16.v(20)" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483984996 "|LC3FPGA|LC3:processor|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC LC3:processor\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"LC3:processor\|PC:pc\"" {  } { { "../LC3.v" "pc" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483985010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(33) " "Verilog HDL assignment warning at PC.v(33): truncated value with size 32 to match size of target (16)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551483985010 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC PC.v(37) " "Verilog HDL Always Construct warning at PC.v(37): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551483985010 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] PC.v(37) " "Inferred latch for \"PC\[0\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985057 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] PC.v(37) " "Inferred latch for \"PC\[1\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985057 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] PC.v(37) " "Inferred latch for \"PC\[2\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985072 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] PC.v(37) " "Inferred latch for \"PC\[3\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985072 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] PC.v(37) " "Inferred latch for \"PC\[4\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985072 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] PC.v(37) " "Inferred latch for \"PC\[5\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985120 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] PC.v(37) " "Inferred latch for \"PC\[6\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985120 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] PC.v(37) " "Inferred latch for \"PC\[7\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985120 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] PC.v(37) " "Inferred latch for \"PC\[8\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985151 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] PC.v(37) " "Inferred latch for \"PC\[9\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985151 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] PC.v(37) " "Inferred latch for \"PC\[10\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985151 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] PC.v(37) " "Inferred latch for \"PC\[11\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985168 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] PC.v(37) " "Inferred latch for \"PC\[12\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985168 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] PC.v(37) " "Inferred latch for \"PC\[13\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985168 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] PC.v(37) " "Inferred latch for \"PC\[14\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985182 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] PC.v(37) " "Inferred latch for \"PC\[15\]\" at PC.v(37)" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985182 "|LC3FPGA|LC3:processor|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP LC3:processor\|NZP:nzp " "Elaborating entity \"NZP\" for hierarchy \"LC3:processor\|NZP:nzp\"" {  } { { "../LC3.v" "nzp" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483985182 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"N_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551483985215 "|LC3FPGA|LC3:processor|NZP:nzp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "P_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"P_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551483985215 "|LC3FPGA|LC3:processor|NZP:nzp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"Z_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551483985230 "|LC3FPGA|LC3:processor|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_buffer NZP.v(29) " "Inferred latch for \"Z_buffer\" at NZP.v(29)" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985244 "|LC3FPGA|LC3:processor|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_buffer NZP.v(29) " "Inferred latch for \"P_buffer\" at NZP.v(29)" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985244 "|LC3FPGA|LC3:processor|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_buffer NZP.v(29) " "Inferred latch for \"N_buffer\" at NZP.v(29)" {  } { { "../NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985244 "|LC3FPGA|LC3:processor|NZP:nzp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP_register LC3:processor\|NZP:nzp\|NZP_register:register " "Elaborating entity \"NZP_register\" for hierarchy \"LC3:processor\|NZP:nzp\|NZP_register:register\"" {  } { { "../NZP/NZP.v" "register" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483985291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_negedge_flip_flop LC3:processor\|NZP:nzp\|NZP_register:register\|d_negedge_flip_flop:ff_0 " "Elaborating entity \"d_negedge_flip_flop\" for hierarchy \"LC3:processor\|NZP:nzp\|NZP_register:register\|d_negedge_flip_flop:ff_0\"" {  } { { "../NZP/NZP_register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483985291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory LC3:processor\|Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"LC3:processor\|Memory:memory\"" {  } { { "../LC3.v" "memory" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483985307 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRIn Memory.v(40) " "Verilog HDL Always Construct warning at Memory.v(40): inferring latch(es) for variable \"MDRIn\", which holds its previous value in one or more paths through the always construct" {  } { { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551483985307 "|LC3FPGA|LC3:processor|Memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_port_mem LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst " "Elaborating entity \"two_port_mem\" for hierarchy \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\"" {  } { { "../Memory/Memory.v" "two_port_ram_inst" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483985385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../Memory/two_port_mem.v" "altsyncram_component" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483985511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483985511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../LC3_instruction_mem_init.mif " "Parameter \"init_file\" = \"../LC3_instruction_mem_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551483985511 ""}  } { { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551483985511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_67i2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_67i2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_67i2 " "Found entity 1: altsyncram_67i2" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483985728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_67i2 LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated " "Elaborating entity \"altsyncram_67i2\" for hierarchy \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483985747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483985824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_67i2.tdf" "decode2" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483985824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483985933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483985933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_67i2.tdf" "rden_decode_a" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483985948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551483986072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|mux_qob:mux4 " "Elaborating entity \"mux_qob\" for hierarchy \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|mux_qob:mux4\"" {  } { { "db/altsyncram_67i2.tdf" "mux4" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483986072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MARMux LC3:processor\|MARMux:mar_mux " "Elaborating entity \"MARMux\" for hierarchy \"LC3:processor\|MARMux:mar_mux\"" {  } { { "../LC3.v" "mar_mux" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483986291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR LC3:processor\|IR:ir " "Elaborating entity \"IR\" for hierarchy \"LC3:processor\|IR:ir\"" {  } { { "../LC3.v" "ir" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483986308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EAB LC3:processor\|EAB:eab " "Elaborating entity \"EAB\" for hierarchy \"LC3:processor\|EAB:eab\"" {  } { { "../LC3.v" "eab" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483986308 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_input_1 EAB.v(30) " "Verilog HDL Always Construct warning at EAB.v(30): inferring latch(es) for variable \"adder_input_1\", which holds its previous value in one or more paths through the always construct" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551483986308 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_input_2 EAB.v(43) " "Verilog HDL Always Construct warning at EAB.v(43): inferring latch(es) for variable \"adder_input_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551483986308 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[0\] EAB.v(45) " "Inferred latch for \"adder_input_2\[0\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986308 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[1\] EAB.v(45) " "Inferred latch for \"adder_input_2\[1\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986308 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[2\] EAB.v(45) " "Inferred latch for \"adder_input_2\[2\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986308 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[3\] EAB.v(45) " "Inferred latch for \"adder_input_2\[3\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986308 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[4\] EAB.v(45) " "Inferred latch for \"adder_input_2\[4\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986401 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[5\] EAB.v(45) " "Inferred latch for \"adder_input_2\[5\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986401 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[6\] EAB.v(45) " "Inferred latch for \"adder_input_2\[6\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986401 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[7\] EAB.v(45) " "Inferred latch for \"adder_input_2\[7\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986464 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[8\] EAB.v(45) " "Inferred latch for \"adder_input_2\[8\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986464 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[9\] EAB.v(45) " "Inferred latch for \"adder_input_2\[9\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986464 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[10\] EAB.v(45) " "Inferred latch for \"adder_input_2\[10\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986525 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[11\] EAB.v(45) " "Inferred latch for \"adder_input_2\[11\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986525 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[12\] EAB.v(45) " "Inferred latch for \"adder_input_2\[12\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986635 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[13\] EAB.v(45) " "Inferred latch for \"adder_input_2\[13\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986635 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[14\] EAB.v(45) " "Inferred latch for \"adder_input_2\[14\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986635 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_input_2\[15\] EAB.v(45) " "Inferred latch for \"adder_input_2\[15\]\" at EAB.v(45)" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986792 "|LC3FPGA|LC3:processor|EAB:eab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU LC3:processor\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"LC3:processor\|ALU:alu\"" {  } { { "../LC3.v" "alu" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483986808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 16 ALU.v(34) " "Verilog HDL assignment warning at ALU.v(34): truncated value with size 21 to match size of target (16)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551483986808 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(39) " "Verilog HDL Always Construct warning at ALU.v(39): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551483986980 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(39) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483986980 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(39) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987104 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(39) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987104 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(39) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987182 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(39) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987182 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(39) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987182 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(39) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987260 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(39) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987260 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(39) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987260 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(39) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987431 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(39) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987431 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(39) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987431 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(39) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987480 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(39) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987480 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(39) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987480 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(39) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(39)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551483987573 "|LC3FPGA|LC3:processor|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDecoder SevenSegmentDecoder:disp1 " "Elaborating entity \"SevenSegmentDecoder\" for hierarchy \"SevenSegmentDecoder:disp1\"" {  } { { "LC3FPGA.v" "disp1" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551483987573 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_output\[15\] " "Net \"reg_output\[15\]\" is missing source, defaulting to GND" {  } { { "LC3FPGA.v" "reg_output\[15\]" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551483992700 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_output\[14\] " "Net \"reg_output\[14\]\" is missing source, defaulting to GND" {  } { { "LC3FPGA.v" "reg_output\[14\]" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551483992700 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_output\[13\] " "Net \"reg_output\[13\]\" is missing source, defaulting to GND" {  } { { "LC3FPGA.v" "reg_output\[13\]" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551483992700 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_output\[12\] " "Net \"reg_output\[12\]\" is missing source, defaulting to GND" {  } { { "LC3FPGA.v" "reg_output\[12\]" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551483992700 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_output\[11\] " "Net \"reg_output\[11\]\" is missing source, defaulting to GND" {  } { { "LC3FPGA.v" "reg_output\[11\]" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551483992700 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_output\[10\] " "Net \"reg_output\[10\]\" is missing source, defaulting to GND" {  } { { "LC3FPGA.v" "reg_output\[10\]" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551483992700 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_output\[9\] " "Net \"reg_output\[9\]\" is missing source, defaulting to GND" {  } { { "LC3FPGA.v" "reg_output\[9\]" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551483992700 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_output\[8\] " "Net \"reg_output\[8\]\" is missing source, defaulting to GND" {  } { { "LC3FPGA.v" "reg_output\[8\]" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551483992700 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_output\[7\] " "Net \"reg_output\[7\]\" is missing source, defaulting to GND" {  } { { "LC3FPGA.v" "reg_output\[7\]" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551483992700 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_output\[6\] " "Net \"reg_output\[6\]\" is missing source, defaulting to GND" {  } { { "LC3FPGA.v" "reg_output\[6\]" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551483992700 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_output\[5\] " "Net \"reg_output\[5\]\" is missing source, defaulting to GND" {  } { { "LC3FPGA.v" "reg_output\[5\]" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551483992700 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_output\[4\] " "Net \"reg_output\[4\]\" is missing source, defaulting to GND" {  } { { "LC3FPGA.v" "reg_output\[4\]" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551483992700 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_output\[3\] " "Net \"reg_output\[3\]\" is missing source, defaulting to GND" {  } { { "LC3FPGA.v" "reg_output\[3\]" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551483992700 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551483992700 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[0\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[0\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[1\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[1\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[2\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[2\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[3\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[3\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[4\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[4\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[5\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[5\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[6\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[6\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[7\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[7\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[8\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[8\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[9\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[9\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[10\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[10\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[11\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[11\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[12\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[12\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[13\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[13\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[14\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[14\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[15\] " "Converted tri-state buffer \"LC3:processor\|bus_tri_state_buffer:tsb\|Bus\[15\]\" feeding internal logic into a wire" {  } { { "../bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1551483997148 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1551483997148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[15\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[15\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[0\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[0\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[14\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[14\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[13\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[13\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[12\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[12\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[11\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[11\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[10\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[10\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[9\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[9\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[8\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[8\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[7\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[7\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[6\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[6\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[5\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[5\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[4\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[4\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[3\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[3\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[2\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[2\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[1\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[1\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[0\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[0\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[2\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[2\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[3\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[3\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[4\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[4\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[5\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[5\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[6\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[6\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[7\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[7\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[8\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[8\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[9\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[9\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[10\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[10\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[11\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[11\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[12\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[12\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[13\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[13\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[14\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[14\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[15\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[15\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[1\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[1\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[15\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[15\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997303 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[0\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[0\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[14\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[14\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[13\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[13\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[12\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[12\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[11\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[11\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[10\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[10\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[9\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[9\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[8\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[8\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[7\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[7\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[6\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[6\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[5\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[5\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[4\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[4\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[3\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[3\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[2\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[2\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|EAB:eab\|adder_input_2\[1\] " "LATCH primitive \"LC3:processor\|EAB:eab\|adder_input_2\[1\]\" is permanently enabled" {  } { { "../EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[0\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[0\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[2\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[2\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[3\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[3\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[4\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[4\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[5\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[5\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[6\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[6\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[7\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[7\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[8\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[8\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[9\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[9\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[10\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[10\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[11\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[11\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[12\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[12\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[13\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[13\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[14\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[14\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[15\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[15\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|PC:pc\|PC\[1\] " "LATCH primitive \"LC3:processor\|PC:pc\|PC\[1\]\" is permanently enabled" {  } { { "../PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[0\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[0\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[1\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[1\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[2\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[2\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[3\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[3\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[4\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[4\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[5\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[5\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[6\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[6\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[7\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[7\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[8\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[8\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[9\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[9\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[10\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[10\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[11\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[11\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[12\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[12\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[13\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[13\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[14\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[14\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|ALU:alu\|aluOut\[15\] " "LATCH primitive \"LC3:processor\|ALU:alu\|aluOut\[15\]\" is permanently enabled" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[0\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[0\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[15\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[15\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997788 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[14\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[14\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997788 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[13\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[13\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[12\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[12\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483997883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[11\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[11\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483998022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[10\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[10\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483998022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[9\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[9\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483998225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[8\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[8\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483998225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[7\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[7\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483998335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[6\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[6\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483998335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[5\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[5\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483998442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[4\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[4\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483998442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[3\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[3\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483999100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[2\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[2\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483999100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[1\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[1\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483999444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[0\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[0\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483999444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[15\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[15\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483999678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[14\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[14\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483999678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[13\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[13\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483999742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[12\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[12\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483999742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[11\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[11\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483999866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[10\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[10\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483999866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[9\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[9\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483999960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[8\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[8\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551483999960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[7\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[7\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551484000053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[6\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[6\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551484000053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[5\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[5\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551484000132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[4\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[4\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551484000132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[3\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[3\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551484000194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[2\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[2\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551484000194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[1\] " "LATCH primitive \"LC3:processor\|RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[1\]\" is permanently enabled" {  } { { "../Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551484000319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1551484003819 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551484005163 "|LC3FPGA|LEDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551484005163 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551484005851 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551484009475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER1/Digital Logic/LC-3/FPGA/output_files/LC3FPGA.map.smsg " "Generated suppressed messages file C:/Users/USER1/Digital Logic/LC-3/FPGA/output_files/LC3FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484009631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551484010022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551484010022 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a16 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010085 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a32 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a32\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010085 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a0 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010085 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a48 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a48\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010085 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a48"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a96 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a96\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010085 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a96"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a80 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a80\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010085 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a80"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a64 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a64\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010085 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a64"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a112 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a112\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010085 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a112"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a17 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a33 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a33\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a1 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 92 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a49 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a49\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1868 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a49"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a97 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a97\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a97"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a81 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a81\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3052 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a81"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a65 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a65\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2460 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a65"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a113 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a113\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a113"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a18 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a34 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a34\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a2 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a50 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a50\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a50"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a98 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a98\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a98"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a82 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a82\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3089 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a82"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a66 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a66\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a66"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a114 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a114\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a114"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a19 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a35 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a35\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a3 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a51 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a51\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1942 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a51"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a99 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a99\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a99"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a83 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a83\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a83"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a67 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a67\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a67"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a115 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a115\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a115"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a20 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a36 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a36\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a4 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a52 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a52\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a52"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a100 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a100\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a100"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a84 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a84\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a84"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a68 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a68\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a68"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a116 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a116\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a116"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a21 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a37 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a37\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a5 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 240 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a53 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a53\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a53"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a101 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a101\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3792 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a101"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a85 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a85\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010117 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a85"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a69 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a69\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a69"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a117 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a117\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a117"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a22 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a38 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a38\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a38"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a6 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a54 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a54\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a54"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a102 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a102\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a102"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a86 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a86\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a86"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a70 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a70\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a70"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a118 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a118\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a118"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a23 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a39 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a39\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a39"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a7 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a55 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a55\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2090 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a55"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a103 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a103\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3866 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a103"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a87 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a87\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a87"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a71 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a71\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a71"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a119 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a119\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a119"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a24 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a40 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a40\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a40"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a8 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a56 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a56\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a56"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a104 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a104\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a104"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a88 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a88\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a88"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a72 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a72\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a72"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a120 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a120\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a120"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a25 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 980 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a41 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a41\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a41"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a9 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a57 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a57\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a57"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a105 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a105\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a105"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a89 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a89\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a89"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a73 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a73\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a73"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a121 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a121\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a121"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a26 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1017 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a42 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a42\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a42"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a10 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a58 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a58\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a58"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a106 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a106\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a106"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a90 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a90\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a90"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a74 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a74\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2793 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a74"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a122 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a122\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a122"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a27 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a43 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a43\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a43"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a11 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a59 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a59\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a59"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a107 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a107\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4014 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a107"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a91 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a91\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a91"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a75 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a75\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a75"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a123 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a123\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4606 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a123"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a28 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a44 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a44\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a44"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a12 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a60 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a60\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010133 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a60"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a108 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a108\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a108"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a92 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a92\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a92"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a76 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a76\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a76"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a124 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a124\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a124"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a29 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a45 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a45\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a45"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a13 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a61 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a61\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a61"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a109 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a109\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a109"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a93 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a93\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a93"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a77 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a77\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a77"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a125 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a125\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a125"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a30 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a46 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a46\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a46"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a14 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a62 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a62\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a62"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a110 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a110\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a110"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a94 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a94\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a94"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a78 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a78\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a78"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a126 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a126\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a126"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a31 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a47 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a47\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 1794 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a47"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a15 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a63 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a63\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a63"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a111 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a111\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a111"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a95 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a95\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a95"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a79 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a79\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a79"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a127 clk1 GND " "WYSIWYG primitive \"LC3:processor\|Memory:memory\|two_port_mem:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_67i2:auto_generated\|ram_block1a127\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_67i2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf" 4754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../Memory/two_port_mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v" 99 0 0 } } { "../Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 63 0 0 } } { "../LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 152 0 0 } } { "LC3FPGA.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v" 46 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010148 "|LC3FPGA|LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ram_block1a127"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "919 " "Implemented 919 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551484010289 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551484010289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "726 " "Implemented 726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551484010289 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1551484010289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551484010289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 313 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 313 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551484010397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 18:46:50 2019 " "Processing ended: Fri Mar 01 18:46:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551484010397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551484010397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551484010397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551484010397 ""}
