Date: Fri, 5 Sep 2003 23:24:20 +0200
From: Pavel Machek <>
Subject: Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2003/9/6/90

Hi!
> > In x86 store buffer is not snooped which leads to all these serialization 
> > issues (other CPUs looking at stale value of data which is in the store 
> > buffer of some other CPU).
> 
> x86 gives you coherency and store ordering (barring errata and special
> CPU modes)
Special CPU modes? You mean some special SSE stores?
								Pavel
-- 
When do you have a heart between your knees?
[Johanka's followup: and *two* hearts?]
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/