Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 25 13:31:04 2023
| Host         : DESKTOP-U6ENOLQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_wrapper_control_sets_placed.rpt
| Design       : system_top_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   107 |
|    Minimum number of control sets                        |   107 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   319 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   107 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     6 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             378 |           87 |
| No           | No                    | Yes                    |             195 |           70 |
| No           | Yes                   | No                     |              36 |           22 |
| Yes          | No                    | No                     |            7926 |         2076 |
| Yes          | No                    | Yes                    |           21036 |         5506 |
| Yes          | Yes                   | No                     |              30 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                                   Enable Signal                                                                                                                                   |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              2 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset_in                                                                                                                                                  |                1 |              2 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/sys_100m_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                           |                2 |              4 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                4 |              4 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                4 |              4 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/sys_core_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                           |                3 |              4 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                          |                3 |              5 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                        |                3 |              5 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset                                                                                                                                                     |                4 |              6 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/sys_100m_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | system_top_i/sys_100m_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                     |                1 |              6 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/sys_core_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | system_top_i/sys_core_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                     |                1 |              6 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/dut_enable                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                3 |              8 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                3 |              9 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                3 |             10 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                                                                                                   |                                                                                                                                                                                                                                                           |                3 |             12 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             12 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                           |                3 |             12 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                           |                2 |             12 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                           |                4 |             13 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                2 |             14 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                           |                2 |             14 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/aw_transfer                                                                                                                                                                       | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset                                                                                                                                                     |                4 |             14 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                           |                2 |             14 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                           |                2 |             14 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                           |                2 |             14 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/waddr_reg[8]_0[0]                                                                                                                                                                 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset                                                                                                                                                                                       |                4 |             16 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/E[0]                                                                                                                                                                              | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset                                                                                                                                                                                       |                7 |             16 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/w_transfer                                                                                                                                                                        | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset                                                                                                                                                     |                4 |             16 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                           |                3 |             16 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                           |                5 |             20 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/top_rd_enb                                                                                                                                                                        | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset                                                                                                                                                     |                7 |             20 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                           |                6 |             20 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                4 |             24 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                4 |             24 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                           |                3 |             24 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                           |                8 |             26 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                           |               10 |             26 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             32 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                           |                4 |             32 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                9 |             32 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                           |                7 |             36 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                           |                7 |             36 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                           |                8 |             36 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                           |                9 |             36 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                           |                6 |             36 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                           |                8 |             36 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                           |                7 |             36 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                           |                6 |             36 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                           |                8 |             45 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                           |                9 |             45 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                6 |             45 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             45 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset                                                                                                                                                                                       |               24 |             47 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                           |                9 |             47 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                           |               10 |             47 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                9 |             47 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                8 |             47 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                           |                8 |             64 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                           |                8 |             64 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    | system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                           |                8 |             64 |
|  system_top_i/sys_cpu/inst/FCLK_CLK0    |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               32 |            148 |
|  system_top_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               57 |            232 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/Deserializer1D_tapout_im_reg[0]0                                                                                                                                                  | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset                                                                                                                                                                                       |              314 |            992 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/phase_0_reg_1[0]                                                                                                                                                               | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset                                                                                                                                                                                       |              320 |           1024 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/phase_0_reg_13[0]                                                                                                                                                              | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset                                                                                                                                                                                       |              289 |           1024 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/phase_0_reg_10[0]                                                                                                                                                              | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset                                                                                                                                                                                       |              320 |           1024 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/phase_0_reg_11[0]                                                                                                                                                              | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset                                                                                                                                                                                       |              320 |           1024 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/phase_0_reg_0[0]                                                                                                                                                               | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset                                                                                                                                                                                       |              320 |           1024 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/phase_0_reg_8[0]                                                                                                                                                               | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset                                                                                                                                                                                       |              320 |           1024 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem/Deserializer1D_out1_re_reg[0]0                                                                                                                                                    | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset                                                                                                                                                                                       |              334 |           1024 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_addr_decoder_inst/dut_enable                                                                                                                                                                           | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset                                                                                                                                                                                       |              406 |           1877 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/enb_1_32_0                                                                                                                                                                     |                                                                                                                                                                                                                                                           |             1882 |           9026 |
|  system_top_i/core_clkwiz/inst/clk_out1 | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_dut_inst/u_Subsystem_ip_src_Subsystem/u_Subsystem_tc/enb_1_32_0                                                                                                                                                                     | system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset                                                                                                                                                                                       |             2517 |          10817 |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


