{
  "design": {
    "design_info": {
      "boundary_crc": "0xED2EB5E62F7B096",
      "device": "xc7z020clg484-1",
      "name": "GateKeeper_BD",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "control_parametros_0": "",
      "GateKeeper_0": "",
      "GateKeeper_1": "",
      "GateKeeper_2": "",
      "tick_generator_0": "",
      "UART_Rx_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "GCLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "GateKeeper_BD_GCLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "JA10": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "det_in_1": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "det_in_2": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "det_in_0": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "det_out_0": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "det_out_1": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "det_out_2": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "control_parametros_0": {
        "vlnv": "xilinx.com:module_ref:control_parametros:1.0",
        "ip_revision": "1",
        "xci_name": "GateKeeper_BD_control_parametros_0_0",
        "xci_path": "ip\\GateKeeper_BD_control_parametros_0_0\\GateKeeper_BD_control_parametros_0_0.xci",
        "inst_hier_path": "control_parametros_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "control_parametros",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "readyRx": {
            "direction": "I"
          },
          "bufferRx": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "window": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "pulseShaper_width": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "enableGateKeeper": {
            "direction": "O"
          }
        }
      },
      "GateKeeper_0": {
        "vlnv": "xilinx.com:module_ref:GateKeeper:1.0",
        "ip_revision": "1",
        "xci_name": "GateKeeper_BD_GateKeeper_0_0",
        "xci_path": "ip\\GateKeeper_BD_GateKeeper_0_0\\GateKeeper_BD_GateKeeper_0_0.xci",
        "inst_hier_path": "GateKeeper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "GateKeeper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "enable": {
            "direction": "I"
          },
          "window": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pulseShaper_width": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "det_in": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "det_out": {
            "direction": "O"
          }
        }
      },
      "GateKeeper_1": {
        "vlnv": "xilinx.com:module_ref:GateKeeper:1.0",
        "ip_revision": "1",
        "xci_name": "GateKeeper_BD_GateKeeper_1_0",
        "xci_path": "ip\\GateKeeper_BD_GateKeeper_1_0\\GateKeeper_BD_GateKeeper_1_0.xci",
        "inst_hier_path": "GateKeeper_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "GateKeeper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "enable": {
            "direction": "I"
          },
          "window": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pulseShaper_width": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "det_in": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "det_out": {
            "direction": "O"
          }
        }
      },
      "GateKeeper_2": {
        "vlnv": "xilinx.com:module_ref:GateKeeper:1.0",
        "ip_revision": "1",
        "xci_name": "GateKeeper_BD_GateKeeper_2_0",
        "xci_path": "ip\\GateKeeper_BD_GateKeeper_2_0\\GateKeeper_BD_GateKeeper_2_0.xci",
        "inst_hier_path": "GateKeeper_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "GateKeeper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "enable": {
            "direction": "I"
          },
          "window": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pulseShaper_width": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "det_in": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "det_out": {
            "direction": "O"
          }
        }
      },
      "tick_generator_0": {
        "vlnv": "xilinx.com:module_ref:tick_generator:1.0",
        "ip_revision": "1",
        "xci_name": "GateKeeper_BD_tick_generator_0_0",
        "xci_path": "ip\\GateKeeper_BD_tick_generator_0_0\\GateKeeper_BD_tick_generator_0_0.xci",
        "inst_hier_path": "tick_generator_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "tick_generator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "tick": {
            "direction": "O"
          }
        }
      },
      "UART_Rx_0": {
        "vlnv": "xilinx.com:module_ref:UART_Rx:1.0",
        "ip_revision": "1",
        "xci_name": "GateKeeper_BD_UART_Rx_0_0",
        "xci_path": "ip\\GateKeeper_BD_UART_Rx_0_0\\GateKeeper_BD_UART_Rx_0_0.xci",
        "inst_hier_path": "UART_Rx_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART_Rx",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "tick": {
            "direction": "I"
          },
          "PinRx": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "bufferRx": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "readyRx": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "GateKeeper_BD_clk_wiz_0_0",
        "xci_path": "ip\\GateKeeper_BD_clk_wiz_0_0\\GateKeeper_BD_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "130.958"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_100MHz"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_400MHz"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      }
    },
    "nets": {
      "GCLK_1": {
        "ports": [
          "GCLK",
          "clk_wiz_0/clk_in1"
        ]
      },
      "GateKeeper_0_det_out": {
        "ports": [
          "GateKeeper_0/det_out",
          "det_out_0"
        ]
      },
      "GateKeeper_1_det_out": {
        "ports": [
          "GateKeeper_1/det_out",
          "det_out_1"
        ]
      },
      "GateKeeper_2_det_out": {
        "ports": [
          "GateKeeper_2/det_out",
          "det_out_2"
        ]
      },
      "JA10_1": {
        "ports": [
          "JA10",
          "UART_Rx_0/PinRx"
        ]
      },
      "UART_Rx_0_bufferRx": {
        "ports": [
          "UART_Rx_0/bufferRx",
          "control_parametros_0/bufferRx"
        ]
      },
      "UART_Rx_0_readyRx": {
        "ports": [
          "UART_Rx_0/readyRx",
          "control_parametros_0/readyRx"
        ]
      },
      "clk_wiz_0_clk_100MHz": {
        "ports": [
          "clk_wiz_0/clk_100MHz",
          "UART_Rx_0/clk",
          "tick_generator_0/clk",
          "control_parametros_0/clk"
        ]
      },
      "clk_wiz_0_clk_400MHz": {
        "ports": [
          "clk_wiz_0/clk_400MHz",
          "GateKeeper_0/clk",
          "GateKeeper_1/clk",
          "GateKeeper_2/clk"
        ]
      },
      "control_parametros_0_enableGateKeeper": {
        "ports": [
          "control_parametros_0/enableGateKeeper",
          "GateKeeper_2/enable",
          "GateKeeper_1/enable",
          "GateKeeper_0/enable"
        ]
      },
      "control_parametros_0_pulseShaper_width": {
        "ports": [
          "control_parametros_0/pulseShaper_width",
          "GateKeeper_2/pulseShaper_width",
          "GateKeeper_1/pulseShaper_width",
          "GateKeeper_0/pulseShaper_width"
        ]
      },
      "control_parametros_0_window": {
        "ports": [
          "control_parametros_0/window",
          "GateKeeper_2/window",
          "GateKeeper_1/window",
          "GateKeeper_0/window"
        ]
      },
      "det_in_0_1": {
        "ports": [
          "det_in_0",
          "GateKeeper_0/det_in"
        ]
      },
      "det_in_1_1": {
        "ports": [
          "det_in_1",
          "GateKeeper_1/det_in"
        ]
      },
      "det_in_2_1": {
        "ports": [
          "det_in_2",
          "GateKeeper_2/det_in"
        ]
      },
      "tick_generator_0_tick": {
        "ports": [
          "tick_generator_0/tick",
          "UART_Rx_0/tick"
        ]
      }
    }
  }
}