<!DOCTYPE html>
<html lang="en-US">
<head>
	<meta charset="UTF-8">
	<meta name="description" content="A minimalistic bootloader ROM for the LXP32 CPU which requires only eight 32-bit words.">
	<title>A tiny bootloader for LXP32 &ndash; The LXP32 Processor</title>
	<link rel="stylesheet" type="text/css" href="/main.css">
	<link rel="icon" type="image/png" href="/images/lxp32-logo.png">
	<link href="https://fonts.googleapis.com/css?family=Cousine:400,400i,700%7COpen+Sans:400,400i,700" rel="stylesheet">
</head>
<body>
	<nav>
		<ul>
			<li><a href="/"><img src="/images/lxp32-logo.png" alt="LXP32"></a></li>
			<li><a href="/#download">Download</a></li>
			<li><a href="/#docs">Documentation</a></li>
			<li><a href="/#dev">Development</a></li>
			<li><a href="/#links">Links</a></li>
			<li><a href="/license.html">License</a></li>
			<li><a href="/contact.html">Contacts</a></li>
		</ul>
	</nav>

	
	<h1>A tiny bootloader for LXP32</h1>
	
	<div class="filelink noprint"><a href="javascript:window.print();"><img src="/images/printer-icon.svg" alt="[Printer]" onerror="this.src='/images/printer-icon.png'"> Print this page</a></div>
	
	<section>
		<h2 class="semantic">Introduction</h2>
		
		<p>If a program is stored in a slow external memory device (e.g. a serial Flash chip), it must be copied to the RAM before executing. While it is possible to design a RAM loading machine in Verilog or VHDL, this task can be also accomplished by the CPU itself, provided that the program RAM is accessible from the data bus.</p>
		
		<p>To do this we will need a small ROM consisting of eight 32-bit words which will be accessible to the CPU via the instruction bus (it doesn't have to be connected to the data bus). Such a tiny ROM can be implemented on LUTs without using RAM blocks.</p>
		
		<p>To make the bootloader as small as possible, we place a few limitations on the system address space layout:</p>
		
		<ul>
			<li>the program RAM must start from the zero address (0x00000000),</li>
			<li>the bootloader code must be located at the very end of the address space, starting at 0xFFFFFFE0.</li>
		</ul>
		
		<p>Let's also assume that the source address is 0x04000000 (any address consisting mostly of zeros will work), and the program size is 2048 words (i.e. 16384 bytes, any size less than 1048576 will work).</p>
		
		<pre class="code"><i>// The most significant byte of the source address</i>
<i>// (others are assumed to be zero)</i>
<b>#define</b> SOURCE_ADDRESS_MSB 0x04

<i>// Program size in bytes</i>
<b>#define</b> PROGRAM_SIZE 16384

<i>// Register variables</i>
<b>#define</b> src r1
<b>#define</b> dst r2
<b>#define</b> size r3
<b>#define</b> loop_ptr r4

	<b>sl</b> src, SOURCE_ADDRESS_MSB, 24 <i>// load source pointer to r1</i>
<i>// dst (r2) is already 0 after reset</i>
	<b>lcs</b> size, PROGRAM_SIZE
	<b>lcs</b> loop_ptr, Loop
Loop:
	<b>lw</b> r0, src
	<b>sw</b> dst, r0
	<b>add</b> src, src, 4
	<b>add</b> dst, dst, 4
	<b>cjmpul</b> loop_ptr, dst, size</pre>
		
		<p>The source address is loaded using the <span class="icode"><b>sl</b></span> instruction instead of <span class="icode"><b>lc</b></span> since the former occupies only one word. After copying the required number of words, the last <span class="icode"><b>cjmpul</b></span> instruction will cause the instruction pointer to overflow and transfer execution to the 0x00000000 address, which is the start of the program RAM.</p>
		
		<p>To compile the code, we must specify the base address explicitly, for example:</p>
		
		<div class="code">lxp32asm -b 0xFFFFFFE0 -f hex bootrom.asm</div>
		
		<p>As a result, the following machine code will be generated:</p>
		
		<pre class="code">70010418
A0034000
BF04FFEC
22000100
33000200
42010104
42020204
CB040302</pre>
	</section>
	
	<section>
		<h2>ROM code in Verilog</h2>
		
		<pre class="code"><b>module</b> bootrom(
	<b>input</b> clk_i,
	<b>input</b> [2:0] addr_i,
	<b>output reg</b> [31:0] data_o
);

<b>always</b>@(<b>posedge</b> clk_i) <b>begin</b>
	<b>case</b>(<b>addr_i</b>)
		3'b000: data_o  = 32'h70010418;
		3'b001: data_o  = 32'hA0034000;
		3'b010: data_o  = 32'hBF04FFEC;
		3'b011: data_o  = 32'h22000100;
		3'b100: data_o  = 32'h33000200;
		3'b101: data_o  = 32'h42010104;
		3'b110: data_o  = 32'h42020204;
		<b>default</b>: data_o = 32'hCB040302;
	<b>endcase</b>
<b>end</b>

<b>endmodule</b></pre>
	</section>
	
	<section>
		<h2>ROM code in VHDL</h2>
		
		<pre class="code"><b>library</b> ieee;
<b>use</b> ieee.std_logic_1164.<b>all</b>;

<b>entity</b> bootrom <b>is</b>
	<b>port</b>(
		clk_i: <b>in std_logic</b>;
		addr_i: <b>in std_logic_vector</b>(2 downto 0);
		data_o: <b>out std_logic_vector</b>(31 downto 0)
	);
<b>end entity</b>;

<b>architecture</b> rtl <b>of</b> bootrom <b>is</b>

<b>begin</b>

<b>process</b>(clk_i)
<b>begin</b>
	<b>if rising_edge</b>(clk_i) <b>then</b>
		<b>case</b> addr_i <b>is</b>
		<b>when</b> "000" =&gt;
			data_o&lt;=X"70010418";
		<b>when</b> "001" =&gt;
			data_o&lt;=X"A0034000";
		<b>when</b> "010" =&gt;
			data_o&lt;=X"BF04FFEC";
		<b>when</b> "011" =&gt;
			data_o&lt;=X"22000100";
		<b>when</b> "100" =&gt;
			data_o&lt;=X"33000200";
		<b>when</b> "101" =&gt;
			data_o&lt;=X"42010104";
		<b>when</b> "110" =&gt;
			data_o&lt;=X"42020204";
		<b>when others</b> =&gt;
			data_o&lt;=X"CB040302";
		<b>end case</b>;
	<b>end if</b>;
<b>end process</b>;

<b>end architecture</b>;</pre>
	</section>

	<footer>
		<p>Â© 2016&ndash;2019 by Alex I. Kuznetsov</p>
		<p>All company and product names are trademarks or registered trademarks of their respective owners.</p>
	</footer>
</body>
</html>

