// Generated by CIRCT unknown git version
module xillybus_core(	// file.cleaned.mlir:2:3
  input         M_AXI_ACP_ARREADY_w,	// file.cleaned.mlir:2:31
                M_AXI_ACP_AWREADY_w,	// file.cleaned.mlir:2:61
  input  [1:0]  M_AXI_ACP_BRESP_w,	// file.cleaned.mlir:2:91
  input         M_AXI_ACP_BVALID_w,	// file.cleaned.mlir:2:119
  input  [63:0] M_AXI_ACP_RDATA_w,	// file.cleaned.mlir:2:148
  input         M_AXI_ACP_RLAST_w,	// file.cleaned.mlir:2:177
  input  [1:0]  M_AXI_ACP_RRESP_w,	// file.cleaned.mlir:2:205
  input         M_AXI_ACP_RVALID_w,	// file.cleaned.mlir:2:233
                M_AXI_ACP_WREADY_w,	// file.cleaned.mlir:2:262
  input  [31:0] S_AXI_ARADDR_w,	// file.cleaned.mlir:2:291
  input         S_AXI_ARVALID_w,	// file.cleaned.mlir:2:317
  input  [31:0] S_AXI_AWADDR_w,	// file.cleaned.mlir:2:343
  input         S_AXI_AWVALID_w,	// file.cleaned.mlir:2:369
                S_AXI_BREADY_w,	// file.cleaned.mlir:2:395
                S_AXI_RREADY_w,	// file.cleaned.mlir:2:420
  input  [31:0] S_AXI_WDATA_w,	// file.cleaned.mlir:2:445
  input  [3:0]  S_AXI_WSTRB_w,	// file.cleaned.mlir:2:470
  input         S_AXI_WVALID_w,	// file.cleaned.mlir:2:494
                bus_clk_w,	// file.cleaned.mlir:2:519
                bus_rst_n_w,	// file.cleaned.mlir:2:539
  input  [31:0] user_r_audio_data_w,	// file.cleaned.mlir:2:561
  input         user_r_audio_empty_w,	// file.cleaned.mlir:2:592
                user_r_audio_eof_w,	// file.cleaned.mlir:2:623
  input  [7:0]  user_r_mem_8_data_w,	// file.cleaned.mlir:2:652
  input         user_r_mem_8_empty_w,	// file.cleaned.mlir:2:682
                user_r_mem_8_eof_w,	// file.cleaned.mlir:2:713
  input  [31:0] user_r_read_32_data_w,	// file.cleaned.mlir:2:742
  input         user_r_read_32_empty_w,	// file.cleaned.mlir:2:775
                user_r_read_32_eof_w,	// file.cleaned.mlir:2:808
  input  [7:0]  user_r_read_8_data_w,	// file.cleaned.mlir:2:839
  input         user_r_read_8_empty_w,	// file.cleaned.mlir:2:870
                user_r_read_8_eof_w,	// file.cleaned.mlir:2:902
  input  [7:0]  user_r_smb_data_w,	// file.cleaned.mlir:2:932
  input         user_r_smb_empty_w,	// file.cleaned.mlir:2:960
                user_r_smb_eof_w,	// file.cleaned.mlir:2:989
                user_w_audio_full_w,	// file.cleaned.mlir:2:1016
                user_w_mem_8_full_w,	// file.cleaned.mlir:2:1046
                user_w_smb_full_w,	// file.cleaned.mlir:2:1076
                user_w_write_32_full_w,	// file.cleaned.mlir:2:1104
                user_w_write_8_full_w,	// file.cleaned.mlir:2:1137
  output [3:0]  GPIO_LED_w,	// file.cleaned.mlir:2:1170
  output [31:0] M_AXI_ACP_ARADDR_w,	// file.cleaned.mlir:2:1191
  output [1:0]  M_AXI_ACP_ARBURST_w,	// file.cleaned.mlir:2:1221
  output [3:0]  M_AXI_ACP_ARCACHE_w,	// file.cleaned.mlir:2:1251
                M_AXI_ACP_ARLEN_w,	// file.cleaned.mlir:2:1281
  output [2:0]  M_AXI_ACP_ARPROT_w,	// file.cleaned.mlir:2:1309
                M_AXI_ACP_ARSIZE_w,	// file.cleaned.mlir:2:1338
  output        M_AXI_ACP_ARVALID_w,	// file.cleaned.mlir:2:1367
  output [31:0] M_AXI_ACP_AWADDR_w,	// file.cleaned.mlir:2:1397
  output [1:0]  M_AXI_ACP_AWBURST_w,	// file.cleaned.mlir:2:1427
  output [3:0]  M_AXI_ACP_AWCACHE_w,	// file.cleaned.mlir:2:1457
                M_AXI_ACP_AWLEN_w,	// file.cleaned.mlir:2:1487
  output [2:0]  M_AXI_ACP_AWPROT_w,	// file.cleaned.mlir:2:1515
                M_AXI_ACP_AWSIZE_w,	// file.cleaned.mlir:2:1544
  output        M_AXI_ACP_AWVALID_w,	// file.cleaned.mlir:2:1573
                M_AXI_ACP_BREADY_w,	// file.cleaned.mlir:2:1603
                M_AXI_ACP_RREADY_w,	// file.cleaned.mlir:2:1632
  output [63:0] M_AXI_ACP_WDATA_w,	// file.cleaned.mlir:2:1661
  output        M_AXI_ACP_WLAST_w,	// file.cleaned.mlir:2:1690
  output [7:0]  M_AXI_ACP_WSTRB_w,	// file.cleaned.mlir:2:1718
  output        M_AXI_ACP_WVALID_w,	// file.cleaned.mlir:2:1746
                S_AXI_ARREADY_w,	// file.cleaned.mlir:2:1775
                S_AXI_AWREADY_w,	// file.cleaned.mlir:2:1801
  output [1:0]  S_AXI_BRESP_w,	// file.cleaned.mlir:2:1827
  output        S_AXI_BVALID_w,	// file.cleaned.mlir:2:1851
  output [31:0] S_AXI_RDATA_w,	// file.cleaned.mlir:2:1876
  output [1:0]  S_AXI_RRESP_w,	// file.cleaned.mlir:2:1901
  output        S_AXI_RVALID_w,	// file.cleaned.mlir:2:1925
                S_AXI_WREADY_w,	// file.cleaned.mlir:2:1950
                host_interrupt_w,	// file.cleaned.mlir:2:1975
                quiesce_w,	// file.cleaned.mlir:2:2002
                user_mem_8_addr_update_w,	// file.cleaned.mlir:2:2022
  output [4:0]  user_mem_8_addr_w,	// file.cleaned.mlir:2:2057
  output        user_r_audio_open_w,	// file.cleaned.mlir:2:2085
                user_r_audio_rden_w,	// file.cleaned.mlir:2:2115
                user_r_mem_8_open_w,	// file.cleaned.mlir:2:2145
                user_r_mem_8_rden_w,	// file.cleaned.mlir:2:2175
                user_r_read_32_open_w,	// file.cleaned.mlir:2:2205
                user_r_read_32_rden_w,	// file.cleaned.mlir:2:2237
                user_r_read_8_open_w,	// file.cleaned.mlir:2:2269
                user_r_read_8_rden_w,	// file.cleaned.mlir:2:2300
                user_r_smb_open_w,	// file.cleaned.mlir:2:2331
                user_r_smb_rden_w,	// file.cleaned.mlir:2:2359
  output [31:0] user_w_audio_data_w,	// file.cleaned.mlir:2:2387
  output        user_w_audio_open_w,	// file.cleaned.mlir:2:2418
                user_w_audio_wren_w,	// file.cleaned.mlir:2:2448
  output [7:0]  user_w_mem_8_data_w,	// file.cleaned.mlir:2:2478
  output        user_w_mem_8_open_w,	// file.cleaned.mlir:2:2508
                user_w_mem_8_wren_w,	// file.cleaned.mlir:2:2538
  output [7:0]  user_w_smb_data_w,	// file.cleaned.mlir:2:2568
  output        user_w_smb_open_w,	// file.cleaned.mlir:2:2596
                user_w_smb_wren_w,	// file.cleaned.mlir:2:2624
  output [31:0] user_w_write_32_data_w,	// file.cleaned.mlir:2:2652
  output        user_w_write_32_open_w,	// file.cleaned.mlir:2:2686
                user_w_write_32_wren_w,	// file.cleaned.mlir:2:2719
  output [7:0]  user_w_write_8_data_w,	// file.cleaned.mlir:2:2752
  output        user_w_write_8_open_w,	// file.cleaned.mlir:2:2784
                user_w_write_8_wren_w	// file.cleaned.mlir:2:2816
);

  assign GPIO_LED_w = 4'h0;	// file.cleaned.mlir:3:14, :11:5
  assign M_AXI_ACP_ARADDR_w = 32'h0;	// file.cleaned.mlir:4:15, :11:5
  assign M_AXI_ACP_ARBURST_w = 2'h0;	// file.cleaned.mlir:5:14, :11:5
  assign M_AXI_ACP_ARCACHE_w = 4'h0;	// file.cleaned.mlir:3:14, :11:5
  assign M_AXI_ACP_ARLEN_w = 4'h0;	// file.cleaned.mlir:3:14, :11:5
  assign M_AXI_ACP_ARPROT_w = 3'h0;	// file.cleaned.mlir:6:14, :11:5
  assign M_AXI_ACP_ARSIZE_w = 3'h0;	// file.cleaned.mlir:6:14, :11:5
  assign M_AXI_ACP_ARVALID_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign M_AXI_ACP_AWADDR_w = 32'h0;	// file.cleaned.mlir:4:15, :11:5
  assign M_AXI_ACP_AWBURST_w = 2'h0;	// file.cleaned.mlir:5:14, :11:5
  assign M_AXI_ACP_AWCACHE_w = 4'h0;	// file.cleaned.mlir:3:14, :11:5
  assign M_AXI_ACP_AWLEN_w = 4'h0;	// file.cleaned.mlir:3:14, :11:5
  assign M_AXI_ACP_AWPROT_w = 3'h0;	// file.cleaned.mlir:6:14, :11:5
  assign M_AXI_ACP_AWSIZE_w = 3'h0;	// file.cleaned.mlir:6:14, :11:5
  assign M_AXI_ACP_AWVALID_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign M_AXI_ACP_BREADY_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign M_AXI_ACP_RREADY_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign M_AXI_ACP_WDATA_w = 64'h0;	// file.cleaned.mlir:8:15, :11:5
  assign M_AXI_ACP_WLAST_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign M_AXI_ACP_WSTRB_w = 8'h0;	// file.cleaned.mlir:9:14, :11:5
  assign M_AXI_ACP_WVALID_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign S_AXI_ARREADY_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign S_AXI_AWREADY_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign S_AXI_BRESP_w = 2'h0;	// file.cleaned.mlir:5:14, :11:5
  assign S_AXI_BVALID_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign S_AXI_RDATA_w = 32'h0;	// file.cleaned.mlir:4:15, :11:5
  assign S_AXI_RRESP_w = 2'h0;	// file.cleaned.mlir:5:14, :11:5
  assign S_AXI_RVALID_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign S_AXI_WREADY_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign host_interrupt_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign quiesce_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_mem_8_addr_update_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_mem_8_addr_w = 5'h0;	// file.cleaned.mlir:10:14, :11:5
  assign user_r_audio_open_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_r_audio_rden_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_r_mem_8_open_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_r_mem_8_rden_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_r_read_32_open_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_r_read_32_rden_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_r_read_8_open_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_r_read_8_rden_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_r_smb_open_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_r_smb_rden_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_w_audio_data_w = 32'h0;	// file.cleaned.mlir:4:15, :11:5
  assign user_w_audio_open_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_w_audio_wren_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_w_mem_8_data_w = 8'h0;	// file.cleaned.mlir:9:14, :11:5
  assign user_w_mem_8_open_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_w_mem_8_wren_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_w_smb_data_w = 8'h0;	// file.cleaned.mlir:9:14, :11:5
  assign user_w_smb_open_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_w_smb_wren_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_w_write_32_data_w = 32'h0;	// file.cleaned.mlir:4:15, :11:5
  assign user_w_write_32_open_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_w_write_32_wren_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_w_write_8_data_w = 8'h0;	// file.cleaned.mlir:9:14, :11:5
  assign user_w_write_8_open_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign user_w_write_8_wren_w = 1'h0;	// file.cleaned.mlir:7:14, :11:5
endmodule

