<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1066" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1066{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_1066{left:80px;bottom:51px;letter-spacing:0.12px;}
#t3_1066{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_1066{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_1066{left:80px;bottom:878px;letter-spacing:0.14px;}
#t6_1066{left:145px;bottom:878px;letter-spacing:0.1px;word-spacing:0.03px;}
#t7_1066{left:145px;bottom:774px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t8_1066{left:145px;bottom:757px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t9_1066{left:145px;bottom:740px;letter-spacing:-0.13px;}
#ta_1066{left:145px;bottom:711px;}
#tb_1066{left:182px;bottom:711px;letter-spacing:-0.16px;word-spacing:0.12px;}
#tc_1066{left:224px;bottom:712px;letter-spacing:-0.24px;}
#td_1066{left:257px;bottom:711px;letter-spacing:-0.09px;}
#te_1066{left:281px;bottom:712px;letter-spacing:-0.24px;}
#tf_1066{left:314px;bottom:711px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tg_1066{left:182px;bottom:695px;letter-spacing:-0.12px;word-spacing:0.02px;}
#th_1066{left:182px;bottom:678px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ti_1066{left:145px;bottom:649px;}
#tj_1066{left:182px;bottom:649px;letter-spacing:-0.16px;word-spacing:0.12px;}
#tk_1066{left:224px;bottom:650px;letter-spacing:-0.24px;}
#tl_1066{left:257px;bottom:649px;letter-spacing:-0.09px;}
#tm_1066{left:281px;bottom:650px;letter-spacing:-0.24px;}
#tn_1066{left:314px;bottom:649px;letter-spacing:-0.11px;word-spacing:0.02px;}
#to_1066{left:182px;bottom:632px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tp_1066{left:182px;bottom:615px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tq_1066{left:145px;bottom:586px;}
#tr_1066{left:182px;bottom:586px;letter-spacing:-0.16px;word-spacing:0.12px;}
#ts_1066{left:224px;bottom:587px;letter-spacing:-0.24px;}
#tt_1066{left:257px;bottom:586px;letter-spacing:-0.09px;}
#tu_1066{left:281px;bottom:587px;letter-spacing:-0.24px;}
#tv_1066{left:314px;bottom:586px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tw_1066{left:182px;bottom:569px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#tx_1066{left:182px;bottom:552px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_1066{left:145px;bottom:510px;letter-spacing:0.13px;word-spacing:0.05px;}
#tz_1066{left:145px;bottom:483px;letter-spacing:-0.24px;}
#t10_1066{left:329px;bottom:483px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t11_1066{left:145px;bottom:455px;letter-spacing:-0.12px;}
#t12_1066{left:145px;bottom:427px;letter-spacing:-0.23px;}
#t13_1066{left:275px;bottom:426px;letter-spacing:-0.07px;}
#t14_1066{left:288px;bottom:427px;letter-spacing:-0.22px;}
#t15_1066{left:316px;bottom:426px;letter-spacing:-0.08px;}
#t16_1066{left:330px;bottom:427px;letter-spacing:-0.25px;}
#t17_1066{left:354px;bottom:426px;letter-spacing:-0.11px;}
#t18_1066{left:145px;bottom:398px;letter-spacing:-0.24px;}
#t19_1066{left:275px;bottom:397px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_1066{left:145px;bottom:369px;letter-spacing:-0.24px;}
#t1b_1066{left:275px;bottom:368px;letter-spacing:-0.12px;word-spacing:-0.44px;}
#t1c_1066{left:275px;bottom:351px;letter-spacing:-0.04px;}
#t1d_1066{left:289px;bottom:351px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#t1e_1066{left:395px;bottom:351px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t1f_1066{left:489px;bottom:352px;letter-spacing:-0.26px;}
#t1g_1066{left:528px;bottom:351px;letter-spacing:-0.1px;word-spacing:-0.13px;}
#t1h_1066{left:609px;bottom:352px;letter-spacing:-0.22px;}
#t1i_1066{left:624px;bottom:351px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#t1j_1066{left:275px;bottom:334px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1k_1066{left:145px;bottom:306px;letter-spacing:-0.22px;}
#t1l_1066{left:275px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t1m_1066{left:543px;bottom:306px;letter-spacing:-0.25px;}
#t1n_1066{left:567px;bottom:305px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#t1o_1066{left:275px;bottom:289px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1p_1066{left:145px;bottom:261px;letter-spacing:-0.24px;}
#t1q_1066{left:275px;bottom:260px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1r_1066{left:275px;bottom:243px;letter-spacing:-0.12px;word-spacing:-0.57px;}
#t1s_1066{left:275px;bottom:226px;letter-spacing:-0.1px;word-spacing:0.03px;}
#t1t_1066{left:145px;bottom:183px;letter-spacing:0.09px;}
#t1u_1066{left:145px;bottom:156px;letter-spacing:-0.11px;}
#t1v_1066{left:149px;bottom:851px;letter-spacing:0.05px;}
#t1w_1066{left:203px;bottom:851px;letter-spacing:0.1px;word-spacing:2.99px;}
#t1x_1066{left:422px;bottom:851px;letter-spacing:0.1px;word-spacing:2.96px;}
#t1y_1066{left:495px;bottom:851px;letter-spacing:0.14px;word-spacing:2.86px;}
#t1z_1066{left:571px;bottom:851px;}
#t20_1066{left:590px;bottom:851px;}
#t21_1066{left:718px;bottom:851px;}
#t22_1066{left:169px;bottom:821px;letter-spacing:-0.11px;}
#t23_1066{left:224px;bottom:821px;}
#t24_1066{left:242px;bottom:821px;}
#t25_1066{left:261px;bottom:821px;}
#t26_1066{left:279px;bottom:821px;}
#t27_1066{left:297px;bottom:821px;}
#t28_1066{left:314px;bottom:821px;}
#t29_1066{left:334px;bottom:821px;}
#t2a_1066{left:351px;bottom:821px;}
#t2b_1066{left:393px;bottom:821px;letter-spacing:-0.15px;}
#t2c_1066{left:467px;bottom:821px;letter-spacing:-0.17px;}
#t2d_1066{left:525px;bottom:821px;letter-spacing:-0.12px;}
#t2e_1066{left:641px;bottom:821px;letter-spacing:-0.16px;}

.s1_1066{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_1066{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_1066{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_1066{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_1066{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_1066{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_1066{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_1066{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1066" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1066Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1066" style="-webkit-user-select: none;"><object width="825" height="990" data="1066/1066.svg" type="image/svg+xml" id="pdf1066" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1066" class="t s1_1066">VFP Addressing Modes </span>
<span id="t2_1066" class="t s2_1066">C5-24 </span><span id="t3_1066" class="t s1_1066">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_1066" class="t s2_1066">ARM DDI 0100I </span>
<span id="t5_1066" class="t s3_1066">C5.5.2 </span><span id="t6_1066" class="t s3_1066">VFP load/store multiple - Unindexed </span>
<span id="t7_1066" class="t s4_1066">This addressing mode is for VFP load multiple and store multiple instructions, and forms a range of </span>
<span id="t8_1066" class="t s4_1066">addresses. The first address formed is the start_address, and is the value of the base register Rn. Subsequent </span>
<span id="t9_1066" class="t s4_1066">addresses are formed by incrementing the previous address by four. </span>
<span id="ta_1066" class="t s4_1066">• </span><span id="tb_1066" class="t s4_1066">For the </span><span id="tc_1066" class="t v0_1066 s5_1066">FLDMS </span><span id="td_1066" class="t s4_1066">and </span><span id="te_1066" class="t v0_1066 s5_1066">FSTMS </span><span id="tf_1066" class="t s4_1066">instructions, the offset in the instruction is equal to the number of </span>
<span id="tg_1066" class="t s4_1066">single-precision registers to be transferred. One address is generated for each register, so the </span>
<span id="th_1066" class="t s4_1066">end_address is four less than the value of the base register Rn plus four times the offset. </span>
<span id="ti_1066" class="t s4_1066">• </span><span id="tj_1066" class="t s4_1066">For the </span><span id="tk_1066" class="t v0_1066 s5_1066">FLDMD </span><span id="tl_1066" class="t s4_1066">and </span><span id="tm_1066" class="t v0_1066 s5_1066">FSTMD </span><span id="tn_1066" class="t s4_1066">instructions, the offset in the instruction is equal to twice the number of </span>
<span id="to_1066" class="t s4_1066">double-precision registers to be transferred. Two addresses are generated for each register, so the </span>
<span id="tp_1066" class="t s4_1066">end_address is four less than the value of the base register Rn plus four times the offset. </span>
<span id="tq_1066" class="t s4_1066">• </span><span id="tr_1066" class="t s4_1066">For the </span><span id="ts_1066" class="t v0_1066 s5_1066">FLDMX </span><span id="tt_1066" class="t s4_1066">and </span><span id="tu_1066" class="t v0_1066 s5_1066">FSTMX </span><span id="tv_1066" class="t s4_1066">instructions, the offset in the instruction is one more than twice the number </span>
<span id="tw_1066" class="t s4_1066">of double-precision registers to be transferred. Two addresses are generated for each register, so the </span>
<span id="tx_1066" class="t s4_1066">end_address is eight less than the value of the base register Rn plus four times the offset. </span>
<span id="ty_1066" class="t s3_1066">Instruction syntax </span>
<span id="tz_1066" class="t v0_1066 s5_1066">&lt;opcode&gt;IA&lt;precision&gt;{&lt;cond&gt;} </span><span id="t10_1066" class="t v0_1066 s5_1066">&lt;Rn&gt;, &lt;registers&gt; </span>
<span id="t11_1066" class="t s4_1066">where: </span>
<span id="t12_1066" class="t v0_1066 s5_1066">&lt;opcode&gt; </span><span id="t13_1066" class="t s4_1066">Is </span><span id="t14_1066" class="t v0_1066 s5_1066">FLDM </span><span id="t15_1066" class="t s4_1066">or </span><span id="t16_1066" class="t v0_1066 s5_1066">FSTM</span><span id="t17_1066" class="t s4_1066">, and controls the value of the L bit. </span>
<span id="t18_1066" class="t v0_1066 s5_1066">&lt;precision&gt; </span><span id="t19_1066" class="t s4_1066">Is D, S or X, and controls the values of cp_num and offset[0]. </span>
<span id="t1a_1066" class="t v0_1066 s5_1066">&lt;cond&gt; </span><span id="t1b_1066" class="t s4_1066">Is the condition under which the instruction is executed. The conditions are defined </span>
<span id="t1c_1066" class="t s4_1066">in </span><span id="t1d_1066" class="t s6_1066">The condition field </span><span id="t1e_1066" class="t s4_1066">on page A3-3. If </span><span id="t1f_1066" class="t v0_1066 s5_1066">&lt;cond&gt; </span><span id="t1g_1066" class="t s4_1066">is omitted, the </span><span id="t1h_1066" class="t v0_1066 s5_1066">AL </span><span id="t1i_1066" class="t s4_1066">(always) condition </span>
<span id="t1j_1066" class="t s4_1066">is used. </span>
<span id="t1k_1066" class="t v0_1066 s5_1066">&lt;Rn&gt; </span><span id="t1l_1066" class="t s4_1066">Specifies the base register. If R15 is specified for </span><span id="t1m_1066" class="t v0_1066 s5_1066">&lt;Rn&gt;</span><span id="t1n_1066" class="t s4_1066">, the value used is the address </span>
<span id="t1o_1066" class="t s4_1066">of the instruction plus 8. </span>
<span id="t1p_1066" class="t v0_1066 s5_1066">&lt;registers&gt; </span><span id="t1q_1066" class="t s4_1066">Specifies the list of registers loaded or stored by the instruction. See the individual </span>
<span id="t1r_1066" class="t s4_1066">instructions for details of which registers are specified and how Fd, D and offset are </span>
<span id="t1s_1066" class="t s4_1066">set in the instruction. </span>
<span id="t1t_1066" class="t s3_1066">Architecture version </span>
<span id="t1u_1066" class="t s4_1066">All </span>
<span id="t1v_1066" class="t s7_1066">31 </span><span id="t1w_1066" class="t s7_1066">28 27 26 25 24 23 22 21 20 19 </span><span id="t1x_1066" class="t s7_1066">16 15 </span><span id="t1y_1066" class="t s7_1066">12 11 </span><span id="t1z_1066" class="t s7_1066">8 </span><span id="t20_1066" class="t s7_1066">7 </span><span id="t21_1066" class="t s7_1066">0 </span>
<span id="t22_1066" class="t s4_1066">cond </span><span id="t23_1066" class="t s4_1066">1 </span><span id="t24_1066" class="t s4_1066">1 </span><span id="t25_1066" class="t s4_1066">0 </span><span id="t26_1066" class="t s4_1066">0 </span><span id="t27_1066" class="t s4_1066">1 </span><span id="t28_1066" class="t s4_1066">D </span><span id="t29_1066" class="t s4_1066">0 </span><span id="t2a_1066" class="t s4_1066">L </span><span id="t2b_1066" class="t s4_1066">Rn </span><span id="t2c_1066" class="t s4_1066">Fd </span><span id="t2d_1066" class="t s4_1066">cp_num </span><span id="t2e_1066" class="t s4_1066">offset </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
