

================================================================
== Vivado HLS Report for 'WienerDeblur'
================================================================
* Date:           Sat Aug  1 17:20:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        deblur_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.890|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-----------------+---------+---------+---------+---------+---------------------------------------------+
        |                             |                 |      Latency      |      Interval     |                   Pipeline                  |
        |           Instance          |      Module     |   min   |   max   |   min   |   max   |                     Type                    |
        +-----------------------------+-----------------+---------+---------+---------+---------+---------------------------------------------+
        |grp_matrix_modulus_fu_1143   |matrix_modulus   |  6947329|  6947329|  6947329|  6947329|                     none                    |
        |grp_fft_top_fu_1179          |fft_top          |     4721|     4721|     4721|     4721|                     none                    |
        |grp_matrix_div_1_fu_1204     |matrix_div_1     |  1966593|  1966593|  1966593|  1966593|                     none                    |
        |grp_matrix_div_fu_1216       |matrix_div       |  1966593|  1966593|  1966593|  1966593|                     none                    |
        |grp_KernelMaker_fu_1232      |KernelMaker      |  1769985|  1769985|  1769985|  1769985|                     none                    |
        |grp_InnerProd_1_fu_1240      |InnerProd_1      |   721407|   721408|   721407|   721408|                     none                    |
        |grp_InnerProd381_fu_1252     |InnerProd381     |   655871|   655872|   655871|   655872|                     none                    |
        |grp_InnerProd382_fu_1268     |InnerProd382     |    65546|    65547|    65536|    65536| loop rewind(delay=0 initiation interval(s)) |
        |grp_matrix_plus_SNR_fu_1284  |matrix_plus_SNR  |   393729|   393729|   393729|   393729|                     none                    |
        |grp_real_1_fu_1296           |real_1           |        0|        0|        0|        0|                     none                    |
        |grp_imag_1_fu_1308           |imag_1           |        0|        0|        0|        0|                     none                    |
        |grp_real379_fu_1320          |real379          |        0|        0|        0|        0|                     none                    |
        |grp_imag380_fu_1332          |imag380          |        0|        0|        0|        0|                     none                    |
        +-----------------------------+-----------------+---------+---------+---------+---------+---------------------------------------------+

        * Loop: 
        +--------------+---------+----------+--------------+-----------+-----------+------------+----------+
        |              |       Latency      |   Iteration  |  Initiation Interval  |    Trip    |          |
        |   Loop Name  |   min   |    max   |    Latency   |  achieved |   target  |    Count   | Pipelined|
        +--------------+---------+----------+--------------+-----------+-----------+------------+----------+
        |- Loop 1      |      254|       254|             1|          -|          -|         255|    no    |
        |- Loop 2      |    65534|     65534|           257|          -|          -|         255|    no    |
        | + Loop 2.1   |      255|       255|             1|          -|          -|         256|    no    |
        |- Loop 3      |        0|   2073600|             5|          4|          4| 0 ~ 518400 |    yes   |
        |- Loop 4      |       10|  16590960|  10 ~ 15362  |          -|          -|  1 ~ 1080  |    no    |
        | + Loop 4.1   |        8|     15360|             8|          -|          -|  1 ~ 1920  |    no    |
        |- Loop 5      |     4735|  25839000| 4735 ~ 23925 |          -|          -|  1 ~ 1080  |    no    |
        | + Loop 5.1   |        3|      5760|             3|          -|          -|  1 ~ 1920  |    no    |
        | + Loop 5.2   |        7|     13440|             7|          -|          -|  1 ~ 1920  |    no    |
        |- Loop 6      |  1864960|   1864960|          7285|          -|          -|         256|    no    |
        | + Loop 6.1   |      768|       768|             3|          -|          -|         256|    no    |
        | + Loop 6.2   |     1792|      1792|             7|          -|          -|         256|    no    |
        |- Loop 7      |  1406976|   2880768| 5496 ~ 11253 |          -|          -|         256|    no    |
        | + Loop 7.1   |      768|       768|             3|          -|          -|         256|    no    |
        | + Loop 7.2   |        3|      5760|             3|          -|          -|  1 ~ 1920  |    no    |
        |- Loop 8      |  1408000|   3341568| 5500 ~ 13053 |          -|          -|         256|    no    |
        | + Loop 8.1   |      768|       768|             3|          -|          -|         256|    no    |
        | + Loop 8.2   |        7|      7560|             7|          -|          -|  1 ~ 1080  |    no    |
        |- Loop 9      |     4731|  17544600| 4731 ~ 16245 |          -|          -|  1 ~ 1080  |    no    |
        | + Loop 9.1   |        3|      5760|             3|          -|          -|  1 ~ 1920  |    no    |
        | + Loop 9.2   |        3|      5760|             3|          -|          -|  1 ~ 1920  |    no    |
        |- Loop 10     |     4731|  21513600| 4731 ~ 11205 |          -|          -|  1 ~ 1920  |    no    |
        | + Loop 10.1  |        3|      3240|             3|          -|          -|  1 ~ 1080  |    no    |
        | + Loop 10.2  |        3|      3240|             3|          -|          -|  1 ~ 1080  |    no    |
        |- Loop 11     |        5|   6222960|   5 ~ 5762   |          -|          -|  1 ~ 1080  |    no    |
        | + Loop 11.1  |        3|      5760|             3|          -|          -|  1 ~ 1920  |    no    |
        |- Loop 12     |        ?|         ?|             6|          4|          4|           ?|    yes   |
        +--------------+---------+----------+--------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      8|       0|   2296|
|FIFO             |     3120|      -|   14794|  78148|
|Instance         |      148|    225|   68252|  63730|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   2299|
|Register         |        -|      -|    2627|      -|
+-----------------+---------+-------+--------+-------+
|Total            |     3268|    233|   85673| 146473|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |     1167|    105|      80|    275|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------------+---------+-------+-------+-------+
    |             Instance             |             Module             | BRAM_18K| DSP48E|   FF  |  LUT  |
    +----------------------------------+--------------------------------+---------+-------+-------+-------+
    |grp_InnerProd381_fu_1252          |InnerProd381                    |        0|     16|   3903|   4480|
    |grp_InnerProd382_fu_1268          |InnerProd382                    |        0|     16|   1600|   3505|
    |grp_InnerProd_1_fu_1240           |InnerProd_1                     |        0|     16|   4225|   4495|
    |grp_KernelMaker_fu_1232           |KernelMaker                     |        0|     27|   2325|   3914|
    |WienerDeblur_CONTROL_BUS_s_axi_U  |WienerDeblur_CONTROL_BUS_s_axi  |        0|      0|    112|    168|
    |WienerDeblur_fmuljbC_U181         |WienerDeblur_fmuljbC            |        0|      3|    143|    321|
    |WienerDeblur_uitoOgC_U182         |WienerDeblur_uitoOgC            |        0|      0|    340|    554|
    |grp_fft_top_fu_1179               |fft_top                         |       14|     28|  14482|  14172|
    |grp_imag380_fu_1332               |imag380                         |        0|      0|      1|     11|
    |grp_imag_1_fu_1308                |imag_1                          |        0|      0|      1|     20|
    |grp_matrix_div_fu_1216            |matrix_div                      |        0|     24|   3675|   5487|
    |grp_matrix_div_1_fu_1204          |matrix_div_1                    |        0|     24|   3675|   5487|
    |grp_matrix_modulus_fu_1143        |matrix_modulus                  |      134|     69|  33453|  20499|
    |grp_matrix_plus_SNR_fu_1284       |matrix_plus_SNR                 |        0|      2|    315|    586|
    |grp_real379_fu_1320               |real379                         |        0|      0|      1|     11|
    |grp_real_1_fu_1296                |real_1                          |        0|      0|      1|     20|
    +----------------------------------+--------------------------------+---------+-------+-------+-------+
    |Total                             |                                |      148|    225|  68252|  63730|
    +----------------------------------+--------------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------------+---------+-----+------+-------+-----+---------+
    |             Name            | BRAM_18K|  FF |  LUT | Depth | Bits| Size:D*B|
    +-----------------------------+---------+-----+------+-------+-----+---------+
    |G1_M_imag_fifo_U             |      128|  570|  3212|  65536|   32|  2097152|
    |G1_M_real_fifo_U             |      128|  570|  3212|  65536|   32|  2097152|
    |G_M_imag_fifo_U              |      128|  570|  3212|  65536|   32|  2097152|
    |G_M_real_fifo_U              |      128|  570|  3212|  65536|   32|  2097152|
    |fft_kernel_M_imag_fifo_U     |      128|  570|  3212|  65536|   32|  2097152|
    |fft_kernel_M_real_fifo_U     |      128|  570|  3212|  65536|   32|  2097152|
    |fft_kernel_modu2_M_1_fifo_U  |      128|  570|  3212|  65536|   32|  2097152|
    |fft_kernel_modu2_M_s_fifo_U  |      128|  570|  3212|  65536|   32|  2097152|
    |fft_kernel_modu_M_i_fifo_U   |      128|  570|  3212|  65536|   32|  2097152|
    |fft_kernel_modu_M_r_fifo_U   |      128|  570|  3212|  65536|   32|  2097152|
    |gauss_blur_M_imag_fifo_U     |      128|  570|  3212|  65536|   32|  2097152|
    |gauss_blur_M_real_fifo_U     |      128|  570|  3212|  65536|   32|  2097152|
    |in1_fifo_U                   |        4|   92|    85|    256|   64|    16384|
    |in2_fifo_U                   |        4|   92|    85|    256|   64|    16384|
    |in3_fifo_U                   |        4|   92|    85|    256|   64|    16384|
    |in4_fifo_U                   |        4|   92|    85|    256|   64|    16384|
    |in5_fifo_U                   |        4|   92|    85|    256|   64|    16384|
    |in6_fifo_U                   |        4|   92|    85|    256|   64|    16384|
    |kernel_M_imag_fifo_U         |      128|  570|  3212|  65536|   32|  2097152|
    |kernel_M_real_fifo_U         |      128|  570|  3212|  65536|   32|  2097152|
    |middle2_M_imag_fifo_U        |      128|  570|  3212|  65536|   32|  2097152|
    |middle2_M_real_fifo_U        |      128|  570|  3212|  65536|   32|  2097152|
    |middle_M_imag_fifo_U         |      128|  570|  3212|  65536|   32|  2097152|
    |middle_M_real_fifo_U         |      128|  570|  3212|  65536|   32|  2097152|
    |out1_fifo_U                  |        4|   92|    85|    256|   64|    16384|
    |out2_fifo_U                  |        4|   92|    85|    256|   64|    16384|
    |out3_fifo_U                  |        4|   92|    85|    256|   64|    16384|
    |out4_fifo_U                  |        4|   92|    85|    256|   64|    16384|
    |out5_fifo_U                  |        4|   92|    85|    256|   64|    16384|
    |out6_fifo_U                  |        4|   92|    85|    256|   64|    16384|
    |res_data_stream_0_V_fifo_U   |        0|    5|    20|      4|    8|       32|
    |src_bw_data_stream_0_fifo_U  |        0|    5|    20|      4|    8|       32|
    |xk1_M_imag_fifo_U            |      128|  570|  3212|  65536|   32|  2097152|
    |xk1_M_real_fifo_U            |      128|  570|  3212|  65536|   32|  2097152|
    |xk2_M_imag_fifo_U            |      128|  570|  3212|  65536|   32|  2097152|
    |xk2_M_real_fifo_U            |      128|  570|  3212|  65536|   32|  2097152|
    |xn1_M_imag_fifo_U            |      128|  570|  3212|  65536|   32|  2097152|
    |xn1_M_real_fifo_U            |      128|  570|  3212|  65536|   32|  2097152|
    +-----------------------------+---------+-----+------+-------+-----+---------+
    |Total                        |     3120|14794| 78148|1575944| 1552| 50528320|
    +-----------------------------+---------+-----+------+-------+-----+---------+

    * Expression: 
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |bound_fu_1886_p2                    |     *    |      4|  0|   20|          32|          30|
    |packets_fu_1433_p2                  |     *    |      4|  0|   20|          30|          32|
    |c_12_fu_1805_p2                     |     +    |      0|  0|   39|          32|           1|
    |c_13_fu_1761_p2                     |     +    |      0|  0|   39|          32|           1|
    |c_16_fu_1772_p2                     |     +    |      0|  0|   39|          32|           1|
    |c_17_fu_1897_p2                     |     +    |      0|  0|   39|          32|           1|
    |c_1_fu_2342_p2                      |     +    |      0|  0|   37|           1|          30|
    |c_4_fu_1534_p2                      |     +    |      0|  0|   39|          32|           1|
    |c_5_fu_1545_p2                      |     +    |      0|  0|   39|          32|           1|
    |c_6_fu_1649_p2                      |     +    |      0|  0|   15|           9|           1|
    |c_7_fu_1579_p2                      |     +    |      0|  0|   15|           9|           1|
    |c_8_fu_1660_p2                      |     +    |      0|  0|   39|          32|           1|
    |c_9_fu_1694_p2                      |     +    |      0|  0|   15|           9|           1|
    |c_fu_1508_p2                        |     +    |      0|  0|   39|          32|           1|
    |indvar_flatten_next_fu_2243_p2      |     +    |      0|  0|   69|          62|           1|
    |p_sum1_fu_1386_p2                   |     +    |      0|  0|   15|           8|           1|
    |p_sum_fu_1374_p2                    |     +    |      0|  0|   15|           8|           1|
    |r_10_fu_1637_p2                     |     +    |      0|  0|   15|           9|           1|
    |r_13_fu_1750_p2                     |     +    |      0|  0|   39|          32|           1|
    |r_14_fu_1717_p2                     |     +    |      0|  0|   39|          32|           1|
    |r_15_fu_1860_p2                     |     +    |      0|  0|   39|          32|           1|
    |r_16_fu_1816_p2                     |     +    |      0|  0|   39|          32|           1|
    |r_18_fu_1827_p2                     |     +    |      0|  0|   39|          32|           1|
    |r_1_fu_2249_p2                      |     +    |      0|  0|   39|           1|          32|
    |r_4_fu_1447_p2                      |     +    |      0|  0|   38|          31|           1|
    |r_5_fu_1497_p2                      |     +    |      0|  0|   39|          32|           1|
    |r_6_fu_1523_p2                      |     +    |      0|  0|   39|          32|           1|
    |r_7_fu_1591_p2                      |     +    |      0|  0|   15|           9|           1|
    |r_8_fu_1603_p2                      |     +    |      0|  0|   15|           9|           1|
    |r_9_fu_1706_p2                      |     +    |      0|  0|   15|           9|           1|
    |ret_V_fu_1874_p2                    |     +    |      0|  0|   40|          33|           2|
    |sh_assign_fu_1933_p2                |     +    |      0|  0|   15|           8|           9|
    |tmp_53_fu_1392_p2                   |     +    |      0|  0|   15|           8|           1|
    |tmp_71_fu_1866_p2                   |     +    |      0|  0|   38|          31|           2|
    |result_V_4_fu_2029_p2               |     -    |      0|  0|   39|           1|          32|
    |tmp_76_fu_2180_p2                   |     -    |      0|  0|   15|           1|           8|
    |tmp_i_i_i_fu_1947_p2                |     -    |      0|  0|   15|           7|           8|
    |INPUT_data_V_0_load_A               |    and   |      0|  0|    2|           1|           1|
    |INPUT_data_V_0_load_B               |    and   |      0|  0|    2|           1|           1|
    |OUTPUT_data_V_1_load_A              |    and   |      0|  0|    2|           1|           1|
    |OUTPUT_data_V_1_load_B              |    and   |      0|  0|    2|           1|           1|
    |OUTPUT_last_V_1_load_A              |    and   |      0|  0|    2|           1|           1|
    |OUTPUT_last_V_1_load_B              |    and   |      0|  0|    2|           1|           1|
    |OUTPUT_user_V_1_load_A              |    and   |      0|  0|    2|           1|           1|
    |OUTPUT_user_V_1_load_B              |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_01001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage2_01001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_01001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_11001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage2_11001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_state100_pp1_stage2_iter0  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state102_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state103_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state12                    |    and   |      0|  0|    2|           1|           1|
    |ap_block_state25                    |    and   |      0|  0|    2|           1|           1|
    |ap_block_state37                    |    and   |      0|  0|    2|           1|           1|
    |ap_block_state50                    |    and   |      0|  0|    2|           1|           1|
    |ap_block_state58                    |    and   |      0|  0|    2|           1|           1|
    |ap_block_state7_pp0_stage2_iter0    |    and   |      0|  0|    2|           1|           1|
    |ap_block_state83                    |    and   |      0|  0|    2|           1|           1|
    |ap_block_state91                    |    and   |      0|  0|    2|           1|           1|
    |ap_condition_2468                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_2473                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_2478                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_2483                   |    and   |      0|  0|    2|           1|           1|
    |out_stream_last_V_tm_fu_2336_p2     |    and   |      0|  0|    2|           1|           1|
    |INPUT_data_V_0_state_cmp_full       |   icmp   |      0|  0|    8|           2|           1|
    |OUTPUT_data_V_1_state_cmp_full      |   icmp   |      0|  0|    8|           2|           1|
    |OUTPUT_last_V_1_state_cmp_full      |   icmp   |      0|  0|    8|           2|           1|
    |OUTPUT_user_V_1_state_cmp_full      |   icmp   |      0|  0|    8|           2|           1|
    |abscond_fu_2175_p2                  |   icmp   |      0|  0|   18|          32|           1|
    |exitcond10_fu_1529_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond11_fu_1540_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond12_fu_1745_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond13_fu_1800_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond14_fu_1655_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond15_fu_1855_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond16_fu_1756_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond17_fu_1712_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond18_fu_1811_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond19_fu_1767_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond1_fu_1573_p2                |   icmp   |      0|  0|   13|           9|          10|
    |exitcond20_fu_1892_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond21_fu_1822_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond2_fu_1631_p2                |   icmp   |      0|  0|   13|           9|          10|
    |exitcond3_fu_1585_p2                |   icmp   |      0|  0|   13|           9|          10|
    |exitcond4_fu_1688_p2                |   icmp   |      0|  0|   13|           9|          10|
    |exitcond5_fu_1643_p2                |   icmp   |      0|  0|   13|           9|          10|
    |exitcond6_fu_1597_p2                |   icmp   |      0|  0|   13|           9|          10|
    |exitcond7_fu_1492_p2                |   icmp   |      0|  0|   18|          32|          32|
    |exitcond8_fu_1518_p2                |   icmp   |      0|  0|   18|          32|          32|
    |exitcond9_fu_1503_p2                |   icmp   |      0|  0|   18|          32|          32|
    |exitcond_flatten_fu_2238_p2         |   icmp   |      0|  0|   29|          62|          62|
    |exitcond_fu_1700_p2                 |   icmp   |      0|  0|   13|           9|          10|
    |out_stream_user_V_tm_fu_2325_p2     |   icmp   |      0|  0|   18|          32|           1|
    |tmp_54_fu_1398_p2                   |   icmp   |      0|  0|   11|           8|           2|
    |tmp_55_fu_1404_p2                   |   icmp   |      0|  0|   11|           8|           3|
    |tmp_56_fu_1442_p2                   |   icmp   |      0|  0|   18|          32|          32|
    |tmp_72_fu_2233_p2                   |   icmp   |      0|  0|   21|          33|          33|
    |tmp_74_mid1_fu_2272_p2              |   icmp   |      0|  0|   21|          33|          33|
    |tmp_90_fu_2255_p2                   |   icmp   |      0|  0|   18|          30|          30|
    |tmp_91_fu_2331_p2                   |   icmp   |      0|  0|   18|          31|          31|
    |tmp_s_fu_1380_p2                    |   icmp   |      0|  0|   11|           8|           3|
    |r_V_fu_1988_p2                      |   lshr   |      0|  0|   73|          25|          25|
    |ap_block_pp1_stage1_11001           |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|    2|           1|           1|
    |ap_block_state104                   |    or    |      0|  0|    2|           1|           1|
    |ap_block_state19                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2                     |    or    |      0|  0|    2|           1|           1|
    |ap_block_state21                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state33                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state4                     |    or    |      0|  0|    2|           1|           1|
    |ap_block_state46                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state51                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state54                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state79                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state84                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state87                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state92                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state95                    |    or    |      0|  0|    2|           1|           1|
    |tmp_86_fu_2301_p2                   |    or    |      0|  0|   30|          30|          30|
    |c14_mid2_fu_2260_p3                 |  select  |      0|  0|   30|           1|          30|
    |p_Val2_107_fu_2022_p3               |  select  |      0|  0|   32|           1|          32|
    |p_Val2_108_fu_2035_p3               |  select  |      0|  0|   32|           1|          32|
    |res_data_stream_0_V_din             |  select  |      0|  0|    8|           1|           8|
    |tmp_74_mid2_fu_2277_p3              |  select  |      0|  0|    2|           1|           1|
    |tmp_87_mid2_v_fu_2285_p3            |  select  |      0|  0|   32|           1|          32|
    |ush_fu_1957_p3                      |  select  |      0|  0|    9|           1|           9|
    |r_V_42_fu_1994_p2                   |    shl   |      0|  0|  243|          79|          79|
    |ap_enable_pp0                       |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|    2|           1|           2|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                               |          |      8|  0| 2296|        1855|        1326|
    +------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |G1_M_imag_din                                    |    9|          2|   32|         64|
    |G1_M_imag_read                                   |   15|          3|    1|          3|
    |G1_M_imag_write                                  |   15|          3|    1|          3|
    |G1_M_real_din                                    |    9|          2|   32|         64|
    |G1_M_real_read                                   |   15|          3|    1|          3|
    |G1_M_real_write                                  |   15|          3|    1|          3|
    |G_M_imag_read                                    |    9|          2|    1|          2|
    |G_M_imag_write                                   |    9|          2|    1|          2|
    |G_M_real_read                                    |    9|          2|    1|          2|
    |G_M_real_write                                   |    9|          2|    1|          2|
    |INPUT_data_V_0_data_out                          |    9|          2|   32|         64|
    |INPUT_data_V_0_state                             |   15|          3|    2|          6|
    |INPUT_last_V_0_state                             |   15|          3|    2|          6|
    |OUTPUT_data_V_1_data_out                         |    9|          2|   32|         64|
    |OUTPUT_data_V_1_state                            |   15|          3|    2|          6|
    |OUTPUT_last_V_1_data_out                         |    9|          2|    1|          2|
    |OUTPUT_last_V_1_state                            |   15|          3|    2|          6|
    |OUTPUT_user_V_1_data_out                         |    9|          2|    1|          2|
    |OUTPUT_user_V_1_state                            |   15|          3|    2|          6|
    |ap_NS_fsm                                        |  449|        102|    1|        102|
    |ap_enable_reg_pp0_iter1                          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                          |    9|          2|    1|          2|
    |ap_phi_mux_c12_phi_fu_1136_p4                    |    9|          2|   30|         60|
    |ap_phi_mux_i_op_assign_12_phi_fu_1125_p4         |    9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_1114_p4         |    9|          2|   62|        124|
    |ap_phi_mux_r_phi_fu_861_p4                       |    9|          2|   31|         62|
    |c12_reg_1132                                     |    9|          2|   30|         60|
    |c5_reg_923                                       |    9|          2|    9|         18|
    |c6_reg_989                                       |    9|          2|    9|         18|
    |c9_reg_967                                       |    9|          2|    9|         18|
    |fft_kernel_M_imag_read                           |   21|          4|    1|          4|
    |fft_kernel_M_imag_write                          |    9|          2|    1|          2|
    |fft_kernel_M_real_read                           |   21|          4|    1|          4|
    |fft_kernel_M_real_write                          |    9|          2|    1|          2|
    |fft_kernel_modu2_M_1_read                        |   15|          3|    1|          3|
    |fft_kernel_modu2_M_1_write                       |    9|          2|    1|          2|
    |fft_kernel_modu2_M_s_read                        |   15|          3|    1|          3|
    |fft_kernel_modu2_M_s_write                       |    9|          2|    1|          2|
    |fft_kernel_modu_M_i_read                         |    9|          2|    1|          2|
    |fft_kernel_modu_M_i_write                        |    9|          2|    1|          2|
    |fft_kernel_modu_M_r_read                         |    9|          2|    1|          2|
    |fft_kernel_modu_M_r_write                        |    9|          2|    1|          2|
    |gauss_blur_M_imag_read                           |    9|          2|    1|          2|
    |gauss_blur_M_imag_write                          |    9|          2|    1|          2|
    |gauss_blur_M_real_read                           |    9|          2|    1|          2|
    |gauss_blur_M_real_write                          |    9|          2|    1|          2|
    |grp_fft_top_fu_1179_direction                    |   15|          3|    1|          3|
    |grp_fft_top_fu_1179_in_r_dout                    |   33|          6|   64|        384|
    |grp_fft_top_fu_1179_in_r_empty_n                 |   33|          6|    1|          6|
    |grp_fft_top_fu_1179_out_r_full_n                 |   33|          6|    1|          6|
    |grp_fu_1345_p0                                   |   38|          7|   32|        224|
    |grp_fu_1345_p1                                   |   15|          3|   32|         96|
    |grp_imag380_fu_1332_complex_float_M_imag_full_n  |   33|          6|    1|          6|
    |grp_imag380_fu_1332_p_val                        |   33|          6|   32|        192|
    |grp_imag_1_fu_1308_complex_float_s_dout          |   33|          6|   64|        384|
    |grp_imag_1_fu_1308_complex_float_s_empty_n       |   33|          6|    1|          6|
    |grp_imag_1_fu_1308_complex_float_s_full_n        |   33|          6|    1|          6|
    |grp_imag_1_fu_1308_p_val                         |   33|          6|   32|        192|
    |grp_real379_fu_1320_complex_float_M_real_full_n  |   33|          6|    1|          6|
    |grp_real379_fu_1320_p_val                        |   33|          6|   32|        192|
    |grp_real_1_fu_1296_complex_float_s_dout          |   33|          6|   64|        384|
    |grp_real_1_fu_1296_complex_float_s_empty_n       |   33|          6|    1|          6|
    |grp_real_1_fu_1296_complex_float_s_full_n        |   33|          6|    1|          6|
    |grp_real_1_fu_1296_p_val                         |   33|          6|   32|        192|
    |i_op_assign_10_reg_1044                          |    9|          2|   32|         64|
    |i_op_assign_11_reg_1066                          |    9|          2|   32|         64|
    |i_op_assign_12_reg_1121                          |    9|          2|   32|         64|
    |i_op_assign_13_reg_1077                          |    9|          2|   32|         64|
    |i_op_assign_14_reg_1099                          |    9|          2|   32|         64|
    |i_op_assign_1_reg_1088                           |    9|          2|   32|         64|
    |i_op_assign_2_reg_879                            |    9|          2|   32|         64|
    |i_op_assign_3_reg_890                            |    9|          2|   32|         64|
    |i_op_assign_4_reg_901                            |    9|          2|   32|         64|
    |i_op_assign_5_reg_912                            |    9|          2|   32|         64|
    |i_op_assign_6_reg_978                            |    9|          2|   32|         64|
    |i_op_assign_7_reg_1011                           |    9|          2|   32|         64|
    |i_op_assign_8_reg_1022                           |    9|          2|   32|         64|
    |i_op_assign_9_reg_1033                           |    9|          2|   32|         64|
    |i_op_assign_reg_868                              |    9|          2|   32|         64|
    |i_op_assign_s_reg_1055                           |    9|          2|   32|         64|
    |in1_din                                          |    9|          2|   64|        128|
    |in1_read                                         |   21|          4|    1|          4|
    |in1_write                                        |   15|          3|    1|          3|
    |in2_din                                          |    9|          2|   64|        128|
    |in2_read                                         |   21|          4|    1|          4|
    |in2_write                                        |   15|          3|    1|          3|
    |in3_din                                          |    9|          2|   64|        128|
    |in3_read                                         |   21|          4|    1|          4|
    |in3_write                                        |   15|          3|    1|          3|
    |in4_din                                          |    9|          2|   64|        128|
    |in4_read                                         |   21|          4|    1|          4|
    |in4_write                                        |   15|          3|    1|          3|
    |in5_din                                          |    9|          2|   64|        128|
    |in5_read                                         |   21|          4|    1|          4|
    |in5_write                                        |   15|          3|    1|          3|
    |in6_din                                          |    9|          2|   64|        128|
    |in6_read                                         |   21|          4|    1|          4|
    |in6_write                                        |   15|          3|    1|          3|
    |in_stream_TDATA_blk_n                            |    9|          2|    1|          2|
    |indvar_flatten_reg_1110                          |    9|          2|   62|        124|
    |kernel_M_imag_din                                |    9|          2|   32|         64|
    |kernel_M_imag_write                              |   15|          3|    1|          3|
    |kernel_M_real_din                                |    9|          2|   32|         64|
    |kernel_M_real_write                              |   15|          3|    1|          3|
    |middle2_M_imag_write                             |    9|          2|    1|          2|
    |middle2_M_real_write                             |    9|          2|    1|          2|
    |middle_M_imag_write                              |    9|          2|    1|          2|
    |middle_M_real_write                              |    9|          2|    1|          2|
    |out1_write                                       |    9|          2|    1|          2|
    |out2_write                                       |    9|          2|    1|          2|
    |out3_write                                       |    9|          2|    1|          2|
    |out4_write                                       |    9|          2|    1|          2|
    |out5_write                                       |    9|          2|    1|          2|
    |out6_write                                       |    9|          2|    1|          2|
    |out_stream_TDATA_blk_n                           |    9|          2|    1|          2|
    |p_rec1_reg_823                                   |    9|          2|    8|         16|
    |p_rec2_reg_834                                   |    9|          2|    8|         16|
    |r6_reg_934                                       |    9|          2|    9|         18|
    |r7_reg_945                                       |    9|          2|    9|         18|
    |r8_reg_956                                       |    9|          2|    9|         18|
    |r9_reg_1000                                      |    9|          2|    9|         18|
    |r_reg_857                                        |    9|          2|   31|         62|
    |src_bw_data_stream_0_din                         |   27|          5|    8|         40|
    |tmp_52_reg_846                                   |    9|          2|    8|         16|
    |xk1_M_imag_din                                   |    9|          2|   32|         64|
    |xk1_M_imag_read                                  |   15|          3|    1|          3|
    |xk1_M_imag_write                                 |   15|          3|    1|          3|
    |xk1_M_real_din                                   |    9|          2|   32|         64|
    |xk1_M_real_read                                  |   15|          3|    1|          3|
    |xk1_M_real_write                                 |   15|          3|    1|          3|
    |xk2_M_imag_write                                 |    9|          2|    1|          2|
    |xk2_M_real_write                                 |    9|          2|    1|          2|
    |xn1_M_imag_write                                 |    9|          2|    1|          2|
    |xn1_M_real_write                                 |    9|          2|    1|          2|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            | 2299|        477| 1991|       5655|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |INPUT_data_V_0_payload_A                  |   32|   0|   32|          0|
    |INPUT_data_V_0_payload_B                  |   32|   0|   32|          0|
    |INPUT_data_V_0_sel_rd                     |    1|   0|    1|          0|
    |INPUT_data_V_0_sel_wr                     |    1|   0|    1|          0|
    |INPUT_data_V_0_state                      |    2|   0|    2|          0|
    |INPUT_last_V_0_state                      |    2|   0|    2|          0|
    |OUTPUT_data_V_1_payload_A                 |   32|   0|   32|          0|
    |OUTPUT_data_V_1_payload_B                 |   32|   0|   32|          0|
    |OUTPUT_data_V_1_sel_rd                    |    1|   0|    1|          0|
    |OUTPUT_data_V_1_sel_wr                    |    1|   0|    1|          0|
    |OUTPUT_data_V_1_state                     |    2|   0|    2|          0|
    |OUTPUT_last_V_1_payload_A                 |    1|   0|    1|          0|
    |OUTPUT_last_V_1_payload_B                 |    1|   0|    1|          0|
    |OUTPUT_last_V_1_sel_rd                    |    1|   0|    1|          0|
    |OUTPUT_last_V_1_sel_wr                    |    1|   0|    1|          0|
    |OUTPUT_last_V_1_state                     |    2|   0|    2|          0|
    |OUTPUT_user_V_1_payload_A                 |    1|   0|    1|          0|
    |OUTPUT_user_V_1_payload_B                 |    1|   0|    1|          0|
    |OUTPUT_user_V_1_sel_rd                    |    1|   0|    1|          0|
    |OUTPUT_user_V_1_sel_wr                    |    1|   0|    1|          0|
    |OUTPUT_user_V_1_state                     |    2|   0|    2|          0|
    |ap_CS_fsm                                 |  101|   0|  101|          0|
    |ap_enable_reg_pp0_iter0                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |    1|   0|    1|          0|
    |c12_reg_1132                              |   30|   0|   30|          0|
    |c14_mid2_reg_2866                         |   30|   0|   30|          0|
    |c5_reg_923                                |    9|   0|    9|          0|
    |c6_reg_989                                |    9|   0|    9|          0|
    |c9_reg_967                                |    9|   0|    9|          0|
    |c_12_reg_2735                             |   32|   0|   32|          0|
    |c_13_reg_2699                             |   32|   0|   32|          0|
    |c_16_reg_2717                             |   32|   0|   32|          0|
    |c_17_reg_2804                             |   32|   0|   32|          0|
    |c_1_reg_2901                              |   30|   0|   30|          0|
    |c_4_reg_2513                              |   32|   0|   32|          0|
    |c_5_reg_2531                              |   32|   0|   32|          0|
    |c_6_reg_2611                              |    9|   0|    9|          0|
    |c_7_reg_2559                              |    9|   0|    9|          0|
    |c_8_reg_2629                              |   32|   0|   32|          0|
    |c_9_reg_2647                              |    9|   0|    9|          0|
    |c_reg_2482                                |   32|   0|   32|          0|
    |exitcond_flatten_reg_2857                 |    1|   0|    1|          0|
    |exitcond_flatten_reg_2857_pp1_iter1_reg   |    1|   0|    1|          0|
    |grp_InnerProd381_fu_1252_ap_start_reg     |    1|   0|    1|          0|
    |grp_InnerProd382_fu_1268_ap_start_reg     |    1|   0|    1|          0|
    |grp_InnerProd_1_fu_1240_ap_start_reg      |    1|   0|    1|          0|
    |grp_KernelMaker_fu_1232_ap_start_reg      |    1|   0|    1|          0|
    |grp_fft_top_fu_1179_ap_start_reg          |    1|   0|    1|          0|
    |grp_matrix_div_1_fu_1204_ap_start_reg     |    1|   0|    1|          0|
    |grp_matrix_div_fu_1216_ap_start_reg       |    1|   0|    1|          0|
    |grp_matrix_modulus_fu_1143_ap_start_reg   |    1|   0|    1|          0|
    |grp_matrix_plus_SNR_fu_1284_ap_start_reg  |    1|   0|    1|          0|
    |guard_variable_for_W                      |    1|   0|    1|          0|
    |guard_variable_for_W_1_reg_2401           |    1|   0|    1|          0|
    |i_op_assign_10_reg_1044                   |   32|   0|   32|          0|
    |i_op_assign_11_reg_1066                   |   32|   0|   32|          0|
    |i_op_assign_12_reg_1121                   |   32|   0|   32|          0|
    |i_op_assign_13_reg_1077                   |   32|   0|   32|          0|
    |i_op_assign_14_reg_1099                   |   32|   0|   32|          0|
    |i_op_assign_1_reg_1088                    |   32|   0|   32|          0|
    |i_op_assign_2_reg_879                     |   32|   0|   32|          0|
    |i_op_assign_3_reg_890                     |   32|   0|   32|          0|
    |i_op_assign_4_reg_901                     |   32|   0|   32|          0|
    |i_op_assign_5_reg_912                     |   32|   0|   32|          0|
    |i_op_assign_6_reg_978                     |   32|   0|   32|          0|
    |i_op_assign_7_reg_1011                    |   32|   0|   32|          0|
    |i_op_assign_8_reg_1022                    |   32|   0|   32|          0|
    |i_op_assign_9_reg_1033                    |   32|   0|   32|          0|
    |i_op_assign_reg_868                       |   32|   0|   32|          0|
    |i_op_assign_s_reg_1055                    |   32|   0|   32|          0|
    |indvar_flatten_next_reg_2861              |   62|   0|   62|          0|
    |indvar_flatten_reg_1110                   |   62|   0|   62|          0|
    |isNeg_reg_2819                            |    1|   0|    1|          0|
    |kernel_M_imag_read_reg_2621               |   32|   0|   32|          0|
    |kernel_M_real_read_reg_2616               |   32|   0|   32|          0|
    |middle2_M_imag_read_reg_2753              |   32|   0|   32|          0|
    |middle2_M_real_read_reg_2748              |   32|   0|   32|          0|
    |out1_M_imag_load_ne_reg_2546              |   32|   0|   32|          0|
    |out2_M_imag_load_ne_reg_2590              |   32|   0|   32|          0|
    |out3_M_imag_load_ne_reg_2639              |   32|   0|   32|          0|
    |out4_M_imag_load_ne_reg_2678              |   32|   0|   32|          0|
    |out5_M_imag_load_ne_reg_2727              |   32|   0|   32|          0|
    |out6_M_imag_load_ne_reg_2771              |   32|   0|   32|          0|
    |out_stream_last_V_tm_reg_2881             |    1|   0|    1|          0|
    |out_stream_user_V_tm_reg_2876             |    1|   0|    1|          0|
    |p_Result_s_reg_2809                       |    1|   0|    1|          0|
    |p_Val2_108_reg_2835                       |   32|   0|   32|          0|
    |p_rec1_reg_823                            |    8|   0|    8|          0|
    |p_rec2_reg_834                            |    8|   0|    8|          0|
    |p_sum1_reg_2413                           |    8|   0|    8|          0|
    |r6_reg_934                                |    9|   0|    9|          0|
    |r7_reg_945                                |    9|   0|    9|          0|
    |r8_reg_956                                |    9|   0|    9|          0|
    |r9_reg_1000                               |    9|   0|    9|          0|
    |r_10_reg_2603                             |    9|   0|    9|          0|
    |r_13_reg_2691                             |   32|   0|   32|          0|
    |r_14_reg_2663                             |   32|   0|   32|          0|
    |r_15_reg_2780                             |   32|   0|   32|          0|
    |r_16_reg_2743                             |   32|   0|   32|          0|
    |r_18_reg_2761                             |   32|   0|   32|          0|
    |r_4_reg_2451                              |   31|   0|   31|          0|
    |r_5_reg_2474                              |   32|   0|   32|          0|
    |r_6_reg_2505                              |   32|   0|   32|          0|
    |r_7_reg_2567                              |    9|   0|    9|          0|
    |r_8_reg_2575                              |    9|   0|    9|          0|
    |r_9_reg_2655                              |    9|   0|    9|          0|
    |r_reg_857                                 |   31|   0|   31|          0|
    |reg_1354                                  |   32|   0|   32|          0|
    |reg_1360                                  |   32|   0|   32|          0|
    |reg_1365                                  |   32|   0|   32|          0|
    |tmp_105_reg_2840                          |    8|   0|    8|          0|
    |tmp_112_reg_2766                          |   32|   0|   32|          0|
    |tmp_3_reg_2456                            |    8|   0|    8|          0|
    |tmp_52_reg_846                            |    8|   0|    8|          0|
    |tmp_56_reg_2447                           |    1|   0|    1|          0|
    |tmp_5_reg_2461                            |    8|   0|    8|          0|
    |tmp_63_reg_2487                           |    8|   0|    8|          0|
    |tmp_64_reg_2497                           |   32|   0|   32|          0|
    |tmp_74_reg_2536                           |   32|   0|   32|          0|
    |tmp_75_reg_2580                           |   32|   0|   32|          0|
    |tmp_77_reg_2634                           |   32|   0|   32|          0|
    |tmp_7_reg_2466                            |    8|   0|    8|          0|
    |tmp_80_reg_2668                           |   32|   0|   32|          0|
    |tmp_87_mid2_v_reg_2871                    |   32|   0|   32|          0|
    |tmp_87_reg_2722                           |   32|   0|   32|          0|
    |tmp_95_reg_2886                           |    8|   0|    8|          0|
    |tmp_96_reg_2891                           |    8|   0|    8|          0|
    |tmp_99_reg_2896                           |    8|   0|    8|          0|
    |tmp_V_8_reg_2814                          |   23|   0|   23|          0|
    |ush_reg_2824                              |    9|   0|    9|          0|
    |xk1_M_imag_read_reg_2709                  |   32|   0|   32|          0|
    |xk1_M_real_read_reg_2704                  |   32|   0|   32|          0|
    |xn1_M_imag_read_reg_2523                  |   32|   0|   32|          0|
    |xn1_M_real_read_reg_2518                  |   32|   0|   32|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     | 2627|   0| 2627|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------------+-----+-----+------------+---------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    6|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    6|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |  CONTROL_BUS  |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |  CONTROL_BUS  |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |  WienerDeblur | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |  WienerDeblur | return value |
|interrupt                  | out |    1| ap_ctrl_hs |  WienerDeblur | return value |
|AXI_LITE_clk               |  in |    1| ap_ctrl_hs |  WienerDeblur | return value |
|ap_rst_n_AXI_LITE_clk      |  in |    1| ap_ctrl_hs |  WienerDeblur | return value |
|in_stream_TDATA            |  in |   32|    axis    |  INPUT_data_V |    pointer   |
|in_stream_TVALID           |  in |    1|    axis    |  INPUT_last_V |    pointer   |
|in_stream_TREADY           | out |    1|    axis    |  INPUT_last_V |    pointer   |
|in_stream_TLAST            |  in |    1|    axis    |  INPUT_last_V |    pointer   |
|in_stream_TUSER            |  in |    1|    axis    |  INPUT_user_V |    pointer   |
|out_stream_TDATA           | out |   32|    axis    | OUTPUT_data_V |    pointer   |
|out_stream_TREADY          |  in |    1|    axis    | OUTPUT_data_V |    pointer   |
|out_stream_TVALID          | out |    1|    axis    | OUTPUT_last_V |    pointer   |
|out_stream_TLAST           | out |    1|    axis    | OUTPUT_last_V |    pointer   |
|out_stream_TUSER           | out |    1|    axis    | OUTPUT_user_V |    pointer   |
+---------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5
  * Pipeline-1: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 104
* Pipeline : 2
  Pipeline-0 : II = 4, D = 5, States = { 5 6 7 8 9 }
  Pipeline-1 : II = 4, D = 6, States = { 98 99 100 101 102 103 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	4  / (guard_variable_for_W_1)
	2  / (!guard_variable_for_W_1)
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / true
4 --> 
	4  / (!guard_variable_for_W_1 & !tmp_54)
	3  / (!guard_variable_for_W_1 & tmp_54 & !tmp_55)
	5  / (tmp_54 & tmp_55) | (guard_variable_for_W_1)
5 --> 
	10  / (!tmp_56)
	6  / (tmp_56)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond7)
	20  / (exitcond7)
12 --> 
	13  / (!exitcond9)
	11  / (exitcond9)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	12  / true
20 --> 
	21  / (!exitcond8)
	32  / (exitcond8)
21 --> 
	22  / (!exitcond10)
	24  / (exitcond10)
22 --> 
	23  / true
23 --> 
	21  / true
24 --> 
	25  / true
25 --> 
	26  / (!exitcond11)
	20  / (exitcond11)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	25  / true
32 --> 
	44  / (exitcond1)
	33  / (!exitcond1)
33 --> 
	34  / (!exitcond3)
	36  / (exitcond3)
34 --> 
	35  / true
35 --> 
	33  / true
36 --> 
	37  / true
37 --> 
	38  / (!exitcond6)
	32  / (exitcond6)
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	37  / true
44 --> 
	45  / true
45 --> 
	46  / (!exitcond2)
	53  / (exitcond2)
46 --> 
	47  / (!exitcond5)
	49  / (exitcond5)
47 --> 
	48  / true
48 --> 
	46  / true
49 --> 
	50  / true
50 --> 
	51  / (!exitcond14)
	45  / (exitcond14)
51 --> 
	52  / true
52 --> 
	50  / true
53 --> 
	65  / (exitcond4)
	54  / (!exitcond4)
54 --> 
	55  / (!exitcond)
	57  / (exitcond)
55 --> 
	56  / true
56 --> 
	54  / true
57 --> 
	58  / true
58 --> 
	59  / (!exitcond17)
	53  / (exitcond17)
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	58  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / (!exitcond12)
	86  / (exitcond12)
79 --> 
	80  / (!exitcond16)
	82  / (exitcond16)
80 --> 
	81  / true
81 --> 
	79  / true
82 --> 
	83  / true
83 --> 
	84  / (!exitcond19)
	78  / (exitcond19)
84 --> 
	85  / true
85 --> 
	83  / true
86 --> 
	87  / (!exitcond13)
	94  / (exitcond13)
87 --> 
	88  / (!exitcond18)
	90  / (exitcond18)
88 --> 
	89  / true
89 --> 
	87  / true
90 --> 
	91  / true
91 --> 
	92  / (!exitcond21)
	86  / (exitcond21)
92 --> 
	93  / true
93 --> 
	91  / true
94 --> 
	95  / (!exitcond15)
	98  / (exitcond15)
95 --> 
	96  / (!exitcond20)
	94  / (exitcond20)
96 --> 
	97  / true
97 --> 
	95  / true
98 --> 
	104  / (exitcond_flatten)
	99  / (!exitcond_flatten)
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	98  / true
104 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @fft_kernel_modu_M_i, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @fft_kernel_modu_M_r, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @gauss_blur_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @gauss_blur_M_real, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @G_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @G_M_real, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @G_OC_M_imag53_str, i32 1, [1 x i8]* @p_str54, [1 x i8]* @p_str54, i32 65536, i32 65536, float* @G_M_imag, float* @G_M_imag)"   --->   Operation 111 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%empty_338 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @G_OC_M_real50_str, i32 1, [1 x i8]* @p_str51, [1 x i8]* @p_str51, i32 65536, i32 65536, float* @G_M_real, float* @G_M_real)"   --->   Operation 112 'specchannel' 'empty_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%empty_339 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @fft_kernel_modu_OC_1, i32 1, [1 x i8]* @p_str48, [1 x i8]* @p_str48, i32 65536, i32 65536, float* @fft_kernel_modu_M_i, float* @fft_kernel_modu_M_i)"   --->   Operation 113 'specchannel' 'empty_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%empty_340 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @fft_kernel_modu_OC_s, i32 1, [1 x i8]* @p_str45, [1 x i8]* @p_str45, i32 65536, i32 65536, float* @fft_kernel_modu_M_r, float* @fft_kernel_modu_M_r)"   --->   Operation 114 'specchannel' 'empty_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%empty_341 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @gauss_blur_OC_M_ima, i32 1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 65536, i32 65536, float* @gauss_blur_M_imag, float* @gauss_blur_M_imag)"   --->   Operation 115 'specchannel' 'empty_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%empty_342 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @gauss_blur_OC_M_rea, i32 1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 65536, i32 65536, float* @gauss_blur_M_real, float* @gauss_blur_M_real)"   --->   Operation 116 'specchannel' 'empty_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.00ns)   --->   "%cols_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols_V)"   --->   Operation 117 'read' 'cols_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 118 [1/1] (1.00ns)   --->   "%rows_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows_V)"   --->   Operation 118 'read' 'rows_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @xk1, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @xn1, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%empty_343 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @G1_OC_M_imag377_str, i32 1, [1 x i8]* @p_str378, [1 x i8]* @p_str378, i32 65536, i32 65536, float* @G1_M_imag, float* @G1_M_imag)"   --->   Operation 121 'specchannel' 'empty_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%empty_344 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @G1_OC_M_real374_str, i32 1, [1 x i8]* @p_str375, [1 x i8]* @p_str375, i32 65536, i32 65536, float* @G1_M_real, float* @G1_M_real)"   --->   Operation 122 'specchannel' 'empty_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%empty_345 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fft_kernel_OC_M_ima, i32 1, [1 x i8]* @p_str372, [1 x i8]* @p_str372, i32 65536, i32 65536, float* @fft_kernel_M_imag, float* @fft_kernel_M_imag)"   --->   Operation 123 'specchannel' 'empty_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%empty_346 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fft_kernel_OC_M_rea, i32 1, [1 x i8]* @p_str369, [1 x i8]* @p_str369, i32 65536, i32 65536, float* @fft_kernel_M_real, float* @fft_kernel_M_real)"   --->   Operation 124 'specchannel' 'empty_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%empty_347 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @fft_kernel_modu2_OC_2, i32 1, [1 x i8]* @p_str366, [1 x i8]* @p_str366, i32 65536, i32 65536, float* @fft_kernel_modu2_M_1, float* @fft_kernel_modu2_M_1)"   --->   Operation 125 'specchannel' 'empty_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%empty_348 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @fft_kernel_modu2_OC_s, i32 1, [1 x i8]* @p_str363, [1 x i8]* @p_str363, i32 65536, i32 65536, float* @fft_kernel_modu2_M_s, float* @fft_kernel_modu2_M_s)"   --->   Operation 126 'specchannel' 'empty_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%empty_349 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @in1359_str, i32 1, [1 x i8]* @p_str360, [1 x i8]* @p_str360, i32 256, i32 256, i64* @in1, i64* @in1)"   --->   Operation 127 'specchannel' 'empty_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%empty_350 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @in2356_str, i32 1, [1 x i8]* @p_str357, [1 x i8]* @p_str357, i32 256, i32 256, i64* @in2, i64* @in2)"   --->   Operation 128 'specchannel' 'empty_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%empty_351 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @in3353_str, i32 1, [1 x i8]* @p_str354, [1 x i8]* @p_str354, i32 256, i32 256, i64* @in3, i64* @in3)"   --->   Operation 129 'specchannel' 'empty_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%empty_352 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @in4350_str, i32 1, [1 x i8]* @p_str351, [1 x i8]* @p_str351, i32 256, i32 256, i64* @in4, i64* @in4)"   --->   Operation 130 'specchannel' 'empty_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%empty_353 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @in5347_str, i32 1, [1 x i8]* @p_str348, [1 x i8]* @p_str348, i32 256, i32 256, i64* @in5, i64* @in5)"   --->   Operation 131 'specchannel' 'empty_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%empty_354 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @in6344_str, i32 1, [1 x i8]* @p_str345, [1 x i8]* @p_str345, i32 256, i32 256, i64* @in6, i64* @in6)"   --->   Operation 132 'specchannel' 'empty_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%empty_355 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @kernel_OC_M_imag341, i32 1, [1 x i8]* @p_str342, [1 x i8]* @p_str342, i32 65536, i32 65536, float* @kernel_M_imag, float* @kernel_M_imag)"   --->   Operation 133 'specchannel' 'empty_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%empty_356 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @kernel_OC_M_real338, i32 1, [1 x i8]* @p_str339, [1 x i8]* @p_str339, i32 65536, i32 65536, float* @kernel_M_real, float* @kernel_M_real)"   --->   Operation 134 'specchannel' 'empty_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%empty_357 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @middle_OC_M_imag335, i32 1, [1 x i8]* @p_str336, [1 x i8]* @p_str336, i32 65536, i32 65536, float* @middle_M_imag, float* @middle_M_imag)"   --->   Operation 135 'specchannel' 'empty_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%empty_358 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @middle_OC_M_real332, i32 1, [1 x i8]* @p_str333, [1 x i8]* @p_str333, i32 65536, i32 65536, float* @middle_M_real, float* @middle_M_real)"   --->   Operation 136 'specchannel' 'empty_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%empty_359 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @middle2_OC_M_imag32, i32 1, [1 x i8]* @p_str330, [1 x i8]* @p_str330, i32 65536, i32 65536, float* @middle2_M_imag, float* @middle2_M_imag)"   --->   Operation 137 'specchannel' 'empty_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%empty_360 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @middle2_OC_M_real32, i32 1, [1 x i8]* @p_str327, [1 x i8]* @p_str327, i32 65536, i32 65536, float* @middle2_M_real, float* @middle2_M_real)"   --->   Operation 138 'specchannel' 'empty_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%empty_361 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @out1323_str, i32 1, [1 x i8]* @p_str324, [1 x i8]* @p_str324, i32 256, i32 256, i64* @out1, i64* @out1)"   --->   Operation 139 'specchannel' 'empty_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%empty_362 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @out2320_str, i32 1, [1 x i8]* @p_str321, [1 x i8]* @p_str321, i32 256, i32 256, i64* @out2, i64* @out2)"   --->   Operation 140 'specchannel' 'empty_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%empty_363 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @out3317_str, i32 1, [1 x i8]* @p_str318, [1 x i8]* @p_str318, i32 256, i32 256, i64* @out3, i64* @out3)"   --->   Operation 141 'specchannel' 'empty_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%empty_364 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @out4314_str, i32 1, [1 x i8]* @p_str315, [1 x i8]* @p_str315, i32 256, i32 256, i64* @out4, i64* @out4)"   --->   Operation 142 'specchannel' 'empty_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%empty_365 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @out5311_str, i32 1, [1 x i8]* @p_str312, [1 x i8]* @p_str312, i32 256, i32 256, i64* @out5, i64* @out5)"   --->   Operation 143 'specchannel' 'empty_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%empty_366 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @out6308_str, i32 1, [1 x i8]* @p_str309, [1 x i8]* @p_str309, i32 256, i32 256, i64* @out6, i64* @out6)"   --->   Operation 144 'specchannel' 'empty_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%empty_367 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @xk1_OC_M_imag302_st, i32 1, [1 x i8]* @p_str303, [1 x i8]* @p_str303, i32 65536, i32 65536, float* @xk1_M_imag, float* @xk1_M_imag)"   --->   Operation 145 'specchannel' 'empty_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%empty_368 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @xk1_OC_M_real299_st, i32 1, [1 x i8]* @p_str300, [1 x i8]* @p_str300, i32 65536, i32 65536, float* @xk1_M_real, float* @xk1_M_real)"   --->   Operation 146 'specchannel' 'empty_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%empty_369 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @xk2_OC_M_imag296_st, i32 1, [1 x i8]* @p_str297, [1 x i8]* @p_str297, i32 65536, i32 65536, float* @xk2_M_imag, float* @xk2_M_imag)"   --->   Operation 147 'specchannel' 'empty_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%empty_370 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @xk2_OC_M_real293_st, i32 1, [1 x i8]* @p_str294, [1 x i8]* @p_str294, i32 65536, i32 65536, float* @xk2_M_real, float* @xk2_M_real)"   --->   Operation 148 'specchannel' 'empty_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%empty_371 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @xn1_OC_M_imag287_st, i32 1, [1 x i8]* @p_str288, [1 x i8]* @p_str288, i32 65536, i32 65536, float* @xn1_M_imag, float* @xn1_M_imag)"   --->   Operation 149 'specchannel' 'empty_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%empty_372 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @xn1_OC_M_real284_st, i32 1, [1 x i8]* @p_str285, [1 x i8]* @p_str285, i32 65536, i32 65536, float* @xn1_M_real, float* @xn1_M_real)"   --->   Operation 150 'specchannel' 'empty_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_data_V), !map !177"   --->   Operation 151 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_user_V), !map !181"   --->   Operation 152 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_last_V), !map !185"   --->   Operation 153 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_data_V), !map !189"   --->   Operation 154 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_user_V), !map !193"   --->   Operation 155 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_last_V), !map !197"   --->   Operation 156 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows_V), !map !201"   --->   Operation 157 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols_V), !map !207"   --->   Operation 158 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @WienerDeblur_str) nounwind"   --->   Operation 159 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%src_bw_data_stream_0 = alloca i8, align 1" [WienerDeblur.cpp:54]   --->   Operation 160 'alloca' 'src_bw_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%empty_373 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @src_bw_OC_data_strea, i32 1, [1 x i8]* @p_str239, [1 x i8]* @p_str239, i32 4, i32 4, i8* %src_bw_data_stream_0, i8* %src_bw_data_stream_0)"   --->   Operation 161 'specchannel' 'empty_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_bw_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str240, i32 0, i32 0, [1 x i8]* @p_str241, [1 x i8]* @p_str242, [1 x i8]* @p_str243, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str244, [1 x i8]* @p_str245)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%res_data_stream_0_V = alloca i8, align 1" [WienerDeblur.cpp:57]   --->   Operation 163 'alloca' 'res_data_stream_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%empty_374 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @res_OC_data_stream_L, i32 1, [1 x i8]* @p_str246, [1 x i8]* @p_str246, i32 4, i32 4, i8* %res_data_stream_0_V, i8* %res_data_stream_0_V)"   --->   Operation 164 'specchannel' 'empty_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str247, i32 0, i32 0, [1 x i8]* @p_str248, [1 x i8]* @p_str249, [1 x i8]* @p_str250, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str252)"   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%res_imag_data_stream = alloca i8, align 1" [WienerDeblur.cpp:58]   --->   Operation 166 'alloca' 'res_imag_data_stream' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_data_V, i1* %INPUT_user_V, i1* %INPUT_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:9]   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_data_V, i1* %OUTPUT_user_V, i1* %OUTPUT_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str4, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:10]   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str6, [5 x i8]* @p_str7, [13 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:12]   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str6, [5 x i8]* @p_str9, [13 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:13]   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str6, [1 x i8]* @p_str3, [13 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:14]   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:16]   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:17]   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%guard_variable_for_W_1 = load i1* @guard_variable_for_W, align 1"   --->   Operation 174 'load' 'guard_variable_for_W_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %guard_variable_for_W_1, label %._crit_edge600, label %0" [WienerDeblur.cpp:41]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @kernel_M_real, float 0.000000e+00)" [WienerDeblur.cpp:41]   --->   Operation 176 'write' <Predicate = (!guard_variable_for_W_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 177 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @kernel_M_imag, float 0.000000e+00)" [WienerDeblur.cpp:41]   --->   Operation 177 'write' <Predicate = (!guard_variable_for_W_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 178 [1/1] (1.76ns)   --->   "br label %._crit_edge601" [WienerDeblur.cpp:41]   --->   Operation 178 'br' <Predicate = (!guard_variable_for_W_1)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%p_rec1 = phi i8 [ 0, %0 ], [ %p_sum, %._crit_edge601 ]"   --->   Operation 179 'phi' 'p_rec1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.91ns)   --->   "%p_sum = add i8 %p_rec1, 1"   --->   Operation 180 'add' 'p_sum' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @kernel_M_real, float 0.000000e+00)" [WienerDeblur.cpp:41]   --->   Operation 181 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_2 : Operation 182 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @kernel_M_imag, float 0.000000e+00)" [WienerDeblur.cpp:41]   --->   Operation 182 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_2 : Operation 183 [1/1] (1.55ns)   --->   "%tmp_s = icmp eq i8 %p_rec1, -2" [WienerDeblur.cpp:41]   --->   Operation 183 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%empty_375 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255)"   --->   Operation 184 'speclooptripcount' 'empty_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader564.preheader, label %._crit_edge601" [WienerDeblur.cpp:41]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (1.76ns)   --->   "br label %.preheader564"   --->   Operation 186 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%p_rec2 = phi i8 [ %p_sum1, %1 ], [ 0, %.preheader564.preheader ]"   --->   Operation 187 'phi' 'p_rec2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.91ns)   --->   "%p_sum1 = add i8 %p_rec2, 1"   --->   Operation 188 'add' 'p_sum1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%empty_376 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255)"   --->   Operation 189 'speclooptripcount' 'empty_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.76ns)   --->   "br label %arrayctor.loop"   --->   Operation 190 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_52 = phi i8 [ 0, %.preheader564 ], [ %tmp_53, %arrayctor.loop ]" [WienerDeblur.cpp:41]   --->   Operation 191 'phi' 'tmp_52' <Predicate = (!guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (1.91ns)   --->   "%tmp_53 = add i8 %tmp_52, 1" [WienerDeblur.cpp:41]   --->   Operation 192 'add' 'tmp_53' <Predicate = (!guard_variable_for_W_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @kernel_M_real, float 0.000000e+00)" [WienerDeblur.cpp:41]   --->   Operation 193 'write' <Predicate = (!guard_variable_for_W_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_4 : Operation 194 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @kernel_M_imag, float 0.000000e+00)" [WienerDeblur.cpp:41]   --->   Operation 194 'write' <Predicate = (!guard_variable_for_W_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_4 : Operation 195 [1/1] (1.55ns)   --->   "%tmp_54 = icmp eq i8 %tmp_52, -1" [WienerDeblur.cpp:41]   --->   Operation 195 'icmp' 'tmp_54' <Predicate = (!guard_variable_for_W_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%empty_377 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 196 'speclooptripcount' 'empty_377' <Predicate = (!guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %tmp_54, label %1, label %arrayctor.loop" [WienerDeblur.cpp:41]   --->   Operation 197 'br' <Predicate = (!guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (1.55ns)   --->   "%tmp_55 = icmp eq i8 %p_rec2, -2" [WienerDeblur.cpp:41]   --->   Operation 198 'icmp' 'tmp_55' <Predicate = (!guard_variable_for_W_1 & tmp_54)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %tmp_55, label %2, label %.preheader564" [WienerDeblur.cpp:41]   --->   Operation 199 'br' <Predicate = (!guard_variable_for_W_1 & tmp_54)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "store i1 true, i1* @guard_variable_for_W, align 1" [WienerDeblur.cpp:41]   --->   Operation 200 'store' <Predicate = (!guard_variable_for_W_1 & tmp_54 & tmp_55)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "br label %._crit_edge600" [WienerDeblur.cpp:41]   --->   Operation 201 'br' <Predicate = (!guard_variable_for_W_1 & tmp_54 & tmp_55)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%empty_378 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @xn1_OC_M_real_str, i32 1, [1 x i8]* @p_str281, [1 x i8]* @p_str281, i32 2, i32 1, float* @xn1_M_real, float* @xn1_M_real)"   --->   Operation 202 'specchannel' 'empty_378' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%empty_379 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @xn1_OC_M_imag_str, i32 1, [1 x i8]* @p_str282, [1 x i8]* @p_str282, i32 2, i32 1, float* @xn1_M_imag, float* @xn1_M_imag)"   --->   Operation 203 'specchannel' 'empty_379' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @xn1_M_real, float* @xn1_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [WienerDeblur.cpp:42]   --->   Operation 204 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%empty_380 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @xk1_OC_M_real_str, i32 1, [1 x i8]* @p_str279, [1 x i8]* @p_str279, i32 2, i32 1, float* @xk1_M_real, float* @xk1_M_real)"   --->   Operation 205 'specchannel' 'empty_380' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%empty_381 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @xk1_OC_M_imag_str, i32 1, [1 x i8]* @p_str280, [1 x i8]* @p_str280, i32 2, i32 1, float* @xk1_M_imag, float* @xk1_M_imag)"   --->   Operation 206 'specchannel' 'empty_381' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @xk1_M_real, float* @xk1_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [WienerDeblur.cpp:42]   --->   Operation 207 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%empty_382 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @xk2_OC_M_real_str, i32 1, [1 x i8]* @p_str277, [1 x i8]* @p_str277, i32 2, i32 1, float* @xk2_M_real, float* @xk2_M_real)"   --->   Operation 208 'specchannel' 'empty_382' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%empty_383 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @xk2_OC_M_imag_str, i32 1, [1 x i8]* @p_str278, [1 x i8]* @p_str278, i32 2, i32 1, float* @xk2_M_imag, float* @xk2_M_imag)"   --->   Operation 209 'specchannel' 'empty_383' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @xk2_M_real, float* @xk2_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [WienerDeblur.cpp:43]   --->   Operation 210 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%empty_384 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @in1_str, i32 1, [1 x i8]* @p_str276, [1 x i8]* @p_str276, i32 2, i32 1, i64* @in1, i64* @in1)"   --->   Operation 211 'specchannel' 'empty_384' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @in1, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 212 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%empty_385 = call i32 (...)* @_ssdm_op_SpecChannel([5 x i8]* @out1_str, i32 1, [1 x i8]* @p_str275, [1 x i8]* @p_str275, i32 2, i32 1, i64* @out1, i64* @out1)"   --->   Operation 213 'specchannel' 'empty_385' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @out1, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 214 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%empty_386 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @in2_str, i32 1, [1 x i8]* @p_str274, [1 x i8]* @p_str274, i32 2, i32 1, i64* @in2, i64* @in2)"   --->   Operation 215 'specchannel' 'empty_386' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @in2, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 216 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%empty_387 = call i32 (...)* @_ssdm_op_SpecChannel([5 x i8]* @out2_str, i32 1, [1 x i8]* @p_str273, [1 x i8]* @p_str273, i32 2, i32 1, i64* @out2, i64* @out2)"   --->   Operation 217 'specchannel' 'empty_387' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @out2, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 218 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%empty_388 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @in3_str, i32 1, [1 x i8]* @p_str272, [1 x i8]* @p_str272, i32 2, i32 1, i64* @in3, i64* @in3)"   --->   Operation 219 'specchannel' 'empty_388' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @in3, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 220 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%empty_389 = call i32 (...)* @_ssdm_op_SpecChannel([5 x i8]* @out3_str, i32 1, [1 x i8]* @p_str271, [1 x i8]* @p_str271, i32 2, i32 1, i64* @out3, i64* @out3)"   --->   Operation 221 'specchannel' 'empty_389' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @out3, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 222 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%empty_390 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @in4_str, i32 1, [1 x i8]* @p_str270, [1 x i8]* @p_str270, i32 2, i32 1, i64* @in4, i64* @in4)"   --->   Operation 223 'specchannel' 'empty_390' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @in4, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 224 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%empty_391 = call i32 (...)* @_ssdm_op_SpecChannel([5 x i8]* @out4_str, i32 1, [1 x i8]* @p_str269, [1 x i8]* @p_str269, i32 2, i32 1, i64* @out4, i64* @out4)"   --->   Operation 225 'specchannel' 'empty_391' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @out4, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 226 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%empty_392 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @in5_str, i32 1, [1 x i8]* @p_str268, [1 x i8]* @p_str268, i32 2, i32 1, i64* @in5, i64* @in5)"   --->   Operation 227 'specchannel' 'empty_392' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @in5, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 228 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%empty_393 = call i32 (...)* @_ssdm_op_SpecChannel([5 x i8]* @out5_str, i32 1, [1 x i8]* @p_str267, [1 x i8]* @p_str267, i32 2, i32 1, i64* @out5, i64* @out5)"   --->   Operation 229 'specchannel' 'empty_393' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @out5, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 230 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%empty_394 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @in6_str, i32 1, [1 x i8]* @p_str266, [1 x i8]* @p_str266, i32 2, i32 1, i64* @in6, i64* @in6)"   --->   Operation 231 'specchannel' 'empty_394' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @in6, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 232 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%empty_395 = call i32 (...)* @_ssdm_op_SpecChannel([5 x i8]* @out6_str, i32 1, [1 x i8]* @p_str265, [1 x i8]* @p_str265, i32 2, i32 1, i64* @out6, i64* @out6)"   --->   Operation 233 'specchannel' 'empty_395' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @out6, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 234 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%empty_396 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @middle_OC_M_real_st, i32 1, [1 x i8]* @p_str263, [1 x i8]* @p_str263, i32 2, i32 1, float* @middle_M_real, float* @middle_M_real)"   --->   Operation 235 'specchannel' 'empty_396' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%empty_397 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @middle_OC_M_imag_st, i32 1, [1 x i8]* @p_str264, [1 x i8]* @p_str264, i32 2, i32 1, float* @middle_M_imag, float* @middle_M_imag)"   --->   Operation 236 'specchannel' 'empty_397' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @middle_M_real, float* @middle_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [WienerDeblur.cpp:50]   --->   Operation 237 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%empty_398 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @middle2_OC_M_real_s, i32 1, [1 x i8]* @p_str261, [1 x i8]* @p_str261, i32 2, i32 1, float* @middle2_M_real, float* @middle2_M_real)"   --->   Operation 238 'specchannel' 'empty_398' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%empty_399 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @middle2_OC_M_imag_s, i32 1, [1 x i8]* @p_str262, [1 x i8]* @p_str262, i32 2, i32 1, float* @middle2_M_imag, float* @middle2_M_imag)"   --->   Operation 239 'specchannel' 'empty_399' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @middle2_M_real, float* @middle2_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [WienerDeblur.cpp:50]   --->   Operation 240 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%empty_400 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @kernel_OC_M_real_st, i32 1, [1 x i8]* @p_str259, [1 x i8]* @p_str259, i32 2, i32 1, float* @kernel_M_real, float* @kernel_M_real)"   --->   Operation 241 'specchannel' 'empty_400' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%empty_401 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @kernel_OC_M_imag_st, i32 1, [1 x i8]* @p_str260, [1 x i8]* @p_str260, i32 2, i32 1, float* @kernel_M_imag, float* @kernel_M_imag)"   --->   Operation 242 'specchannel' 'empty_401' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @kernel_M_real, float* @kernel_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [WienerDeblur.cpp:51]   --->   Operation 243 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%empty_402 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fft_kernel_OC_M_rea_1, i32 1, [1 x i8]* @p_str257, [1 x i8]* @p_str257, i32 2, i32 1, float* @fft_kernel_M_real, float* @fft_kernel_M_real)"   --->   Operation 244 'specchannel' 'empty_402' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%empty_403 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fft_kernel_OC_M_ima_1, i32 1, [1 x i8]* @p_str258, [1 x i8]* @p_str258, i32 2, i32 1, float* @fft_kernel_M_imag, float* @fft_kernel_M_imag)"   --->   Operation 245 'specchannel' 'empty_403' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @fft_kernel_M_real, float* @fft_kernel_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [WienerDeblur.cpp:51]   --->   Operation 246 'specinterface' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%col_packets = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %cols_V_read, i32 2, i32 31)" [WienerDeblur.cpp:69]   --->   Operation 247 'partselect' 'col_packets' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%col_packets_1 = zext i30 %col_packets to i32" [WienerDeblur.cpp:69]   --->   Operation 248 'zext' 'col_packets_1' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%col_packets_cast = zext i30 %col_packets to i31" [WienerDeblur.cpp:69]   --->   Operation 249 'zext' 'col_packets_cast' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (8.51ns)   --->   "%packets = mul i32 %col_packets_1, %rows_V_read" [WienerDeblur.cpp:70]   --->   Operation 250 'mul' 'packets' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (1.76ns)   --->   "br label %3" [WienerDeblur.cpp:73]   --->   Operation 251 'br' <Predicate = (tmp_54 & tmp_55) | (guard_variable_for_W_1)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.52>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%r = phi i31 [ 0, %._crit_edge600 ], [ %r_4, %4 ]" [WienerDeblur.cpp:73]   --->   Operation 252 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%r_cast = zext i31 %r to i32" [WienerDeblur.cpp:73]   --->   Operation 253 'zext' 'r_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (2.47ns)   --->   "%tmp_56 = icmp slt i32 %r_cast, %packets" [WienerDeblur.cpp:73]   --->   Operation 254 'icmp' 'tmp_56' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%empty_404 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 518400, i64 0)"   --->   Operation 255 'speclooptripcount' 'empty_404' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (2.52ns)   --->   "%r_4 = add i31 %r, 1" [WienerDeblur.cpp:73]   --->   Operation 256 'add' 'r_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %tmp_56, label %4, label %.preheader563.preheader" [WienerDeblur.cpp:73]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%empty_405 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %INPUT_data_V, i1* %INPUT_user_V, i1* %INPUT_last_V)"   --->   Operation 258 'read' 'empty_405' <Predicate = (tmp_56)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%dat_V_1 = extractvalue { i32, i1, i1 } %empty_405, 0"   --->   Operation 259 'extractvalue' 'dat_V_1' <Predicate = (tmp_56)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i32 %dat_V_1 to i8" [WienerDeblur.cpp:76]   --->   Operation 260 'trunc' 'tmp_61' <Predicate = (tmp_56)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str49)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->WienerDeblur.cpp:76]   --->   Operation 261 'specregionbegin' 'tmp_57' <Predicate = (tmp_56)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->WienerDeblur.cpp:76]   --->   Operation 262 'specprotocol' <Predicate = (tmp_56)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %src_bw_data_stream_0, i8 %tmp_61)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->WienerDeblur.cpp:76]   --->   Operation 263 'write' <Predicate = (tmp_56)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%empty_406 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str49, i32 %tmp_57)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->WienerDeblur.cpp:76]   --->   Operation 264 'specregionend' 'empty_406' <Predicate = (tmp_56)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dat_V_1, i32 8, i32 15)" [WienerDeblur.cpp:77]   --->   Operation 265 'partselect' 'tmp_3' <Predicate = (tmp_56)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dat_V_1, i32 16, i32 23)" [WienerDeblur.cpp:78]   --->   Operation 266 'partselect' 'tmp_5' <Predicate = (tmp_56)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dat_V_1, i32 24, i32 31)" [WienerDeblur.cpp:79]   --->   Operation 267 'partselect' 'tmp_7' <Predicate = (tmp_56)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str49)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->WienerDeblur.cpp:77]   --->   Operation 268 'specregionbegin' 'tmp_58' <Predicate = (tmp_56)> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->WienerDeblur.cpp:77]   --->   Operation 269 'specprotocol' <Predicate = (tmp_56)> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %src_bw_data_stream_0, i8 %tmp_3)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->WienerDeblur.cpp:77]   --->   Operation 270 'write' <Predicate = (tmp_56)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%empty_407 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str49, i32 %tmp_58)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->WienerDeblur.cpp:77]   --->   Operation 271 'specregionend' 'empty_407' <Predicate = (tmp_56)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str49)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->WienerDeblur.cpp:78]   --->   Operation 272 'specregionbegin' 'tmp_59' <Predicate = (tmp_56)> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->WienerDeblur.cpp:78]   --->   Operation 273 'specprotocol' <Predicate = (tmp_56)> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %src_bw_data_stream_0, i8 %tmp_5)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->WienerDeblur.cpp:78]   --->   Operation 274 'write' <Predicate = (tmp_56)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%empty_408 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str49, i32 %tmp_59)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->WienerDeblur.cpp:78]   --->   Operation 275 'specregionend' 'empty_408' <Predicate = (tmp_56)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.63>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [WienerDeblur.cpp:73]   --->   Operation 276 'specregionbegin' 'tmp' <Predicate = (tmp_56)> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:74]   --->   Operation 277 'specpipeline' <Predicate = (tmp_56)> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str49)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->WienerDeblur.cpp:79]   --->   Operation 278 'specregionbegin' 'tmp_60' <Predicate = (tmp_56)> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->WienerDeblur.cpp:79]   --->   Operation 279 'specprotocol' <Predicate = (tmp_56)> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %src_bw_data_stream_0, i8 %tmp_7)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->WienerDeblur.cpp:79]   --->   Operation 280 'write' <Predicate = (tmp_56)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%empty_409 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str49, i32 %tmp_60)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->WienerDeblur.cpp:79]   --->   Operation 281 'specregionend' 'empty_409' <Predicate = (tmp_56)> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%empty_410 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp)" [WienerDeblur.cpp:81]   --->   Operation 282 'specregionend' 'empty_410' <Predicate = (tmp_56)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "br label %3" [WienerDeblur.cpp:73]   --->   Operation 283 'br' <Predicate = (tmp_56)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.76>
ST_10 : Operation 284 [1/1] (1.76ns)   --->   "br label %.preheader563" [WienerDeblur.cpp:85]   --->   Operation 284 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 6> <Delay = 3.46>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ %r_5, %.preheader563.loopexit ], [ 0, %.preheader563.preheader ]"   --->   Operation 285 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (2.47ns)   --->   "%exitcond7 = icmp eq i32 %i_op_assign, %rows_V_read" [WienerDeblur.cpp:85]   --->   Operation 286 'icmp' 'exitcond7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%empty_411 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1080, i64 0)"   --->   Operation 287 'speclooptripcount' 'empty_411' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (2.55ns)   --->   "%r_5 = add nsw i32 %i_op_assign, 1" [WienerDeblur.cpp:85]   --->   Operation 288 'add' 'r_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader561.preheader, label %.preheader562.preheader" [WienerDeblur.cpp:85]   --->   Operation 289 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (1.76ns)   --->   "br label %.preheader562" [WienerDeblur.cpp:87]   --->   Operation 290 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_11 : Operation 291 [1/1] (1.76ns)   --->   "br label %.preheader561" [WienerDeblur.cpp:97]   --->   Operation 291 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 12 <SV = 7> <Delay = 3.63>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i32 [ %c, %5 ], [ 0, %.preheader562.preheader ]"   --->   Operation 292 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (2.47ns)   --->   "%exitcond9 = icmp eq i32 %i_op_assign_2, %cols_V_read" [WienerDeblur.cpp:87]   --->   Operation 293 'icmp' 'exitcond9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%empty_412 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1920, i64 0)"   --->   Operation 294 'speclooptripcount' 'empty_412' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (2.55ns)   --->   "%c = add nsw i32 %i_op_assign_2, 1" [WienerDeblur.cpp:87]   --->   Operation 295 'add' 'c' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader563.loopexit, label %5" [WienerDeblur.cpp:87]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str47)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->WienerDeblur.cpp:89]   --->   Operation 297 'specregionbegin' 'tmp_62' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->WienerDeblur.cpp:89]   --->   Operation 298 'specprotocol' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (3.63ns)   --->   "%tmp_63 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_bw_data_stream_0)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->WienerDeblur.cpp:89]   --->   Operation 299 'read' 'tmp_63' <Predicate = (!exitcond9)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%empty_413 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str47, i32 %tmp_62)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->WienerDeblur.cpp:89]   --->   Operation 300 'specregionend' 'empty_413' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "br label %.preheader563"   --->   Operation 301 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 6.41>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_73 = zext i8 %tmp_63 to i32" [WienerDeblur.cpp:90]   --->   Operation 302 'zext' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 303 [6/6] (6.41ns)   --->   "%tmp_64 = uitofp i32 %tmp_73 to float" [WienerDeblur.cpp:90]   --->   Operation 303 'uitofp' 'tmp_64' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 9> <Delay = 6.41>
ST_14 : Operation 304 [5/6] (6.41ns)   --->   "%tmp_64 = uitofp i32 %tmp_73 to float" [WienerDeblur.cpp:90]   --->   Operation 304 'uitofp' 'tmp_64' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 10> <Delay = 6.41>
ST_15 : Operation 305 [4/6] (6.41ns)   --->   "%tmp_64 = uitofp i32 %tmp_73 to float" [WienerDeblur.cpp:90]   --->   Operation 305 'uitofp' 'tmp_64' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 11> <Delay = 6.41>
ST_16 : Operation 306 [3/6] (6.41ns)   --->   "%tmp_64 = uitofp i32 %tmp_73 to float" [WienerDeblur.cpp:90]   --->   Operation 306 'uitofp' 'tmp_64' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 12> <Delay = 6.41>
ST_17 : Operation 307 [2/6] (6.41ns)   --->   "%tmp_64 = uitofp i32 %tmp_73 to float" [WienerDeblur.cpp:90]   --->   Operation 307 'uitofp' 'tmp_64' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 13> <Delay = 6.41>
ST_18 : Operation 308 [1/6] (6.41ns)   --->   "%tmp_64 = uitofp i32 %tmp_73 to float" [WienerDeblur.cpp:90]   --->   Operation 308 'uitofp' 'tmp_64' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 14> <Delay = 5.61>
ST_19 : Operation 309 [1/1] (5.61ns)   --->   "call fastcc void @real379(float* @xn1_M_real, float %tmp_64)" [WienerDeblur.cpp:90]   --->   Operation 309 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 310 [1/1] (5.61ns)   --->   "call fastcc void @imag380(float* @xn1_M_imag, float 0.000000e+00)" [WienerDeblur.cpp:91]   --->   Operation 310 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "br label %.preheader562" [WienerDeblur.cpp:87]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 7> <Delay = 3.46>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i32 [ %r_6, %.preheader561.loopexit ], [ 0, %.preheader561.preheader ]"   --->   Operation 312 'phi' 'i_op_assign_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (2.47ns)   --->   "%exitcond8 = icmp eq i32 %i_op_assign_3, %rows_V_read" [WienerDeblur.cpp:97]   --->   Operation 313 'icmp' 'exitcond8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "%empty_414 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1080, i64 0)"   --->   Operation 314 'speclooptripcount' 'empty_414' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 315 [1/1] (2.55ns)   --->   "%r_6 = add nsw i32 %i_op_assign_3, 1" [WienerDeblur.cpp:97]   --->   Operation 315 'add' 'r_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 316 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader559.preheader, label %.preheader560.preheader" [WienerDeblur.cpp:97]   --->   Operation 316 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 317 [1/1] (1.76ns)   --->   "br label %.preheader560" [WienerDeblur.cpp:99]   --->   Operation 317 'br' <Predicate = (!exitcond8)> <Delay = 1.76>
ST_20 : Operation 318 [1/1] (1.76ns)   --->   "br label %.preheader559" [WienerDeblur.cpp:116]   --->   Operation 318 'br' <Predicate = (exitcond8)> <Delay = 1.76>

State 21 <SV = 8> <Delay = 3.63>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%i_op_assign_4 = phi i32 [ %c_4, %6 ], [ 0, %.preheader560.preheader ]"   --->   Operation 319 'phi' 'i_op_assign_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (2.47ns)   --->   "%exitcond10 = icmp eq i32 %i_op_assign_4, %cols_V_read" [WienerDeblur.cpp:99]   --->   Operation 320 'icmp' 'exitcond10' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%empty_415 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1920, i64 0)"   --->   Operation 321 'speclooptripcount' 'empty_415' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (2.55ns)   --->   "%c_4 = add nsw i32 %i_op_assign_4, 1" [WienerDeblur.cpp:99]   --->   Operation 322 'add' 'c_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %7, label %6" [WienerDeblur.cpp:99]   --->   Operation 323 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (3.63ns)   --->   "%xn1_M_real_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @xn1_M_real)" [WienerDeblur.cpp:101]   --->   Operation 324 'read' 'xn1_M_real_read' <Predicate = (!exitcond10)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_21 : Operation 325 [1/1] (3.63ns)   --->   "%xn1_M_imag_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @xn1_M_imag)" [WienerDeblur.cpp:102]   --->   Operation 325 'read' 'xn1_M_imag_read' <Predicate = (!exitcond10)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_21 : Operation 326 [2/2] (3.12ns)   --->   "call fastcc void @fft_top(i1 false, i64* @in1, i64* @out1)"   --->   Operation 326 'call' <Predicate = (exitcond10)> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 9> <Delay = 5.58>
ST_22 : Operation 327 [1/1] (5.58ns)   --->   "call fastcc void @real.1(i64* @in1, float %xn1_M_real_read)" [WienerDeblur.cpp:101]   --->   Operation 327 'call' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 10> <Delay = 5.58>
ST_23 : Operation 328 [1/1] (5.58ns)   --->   "call fastcc void @imag.1(i64* @in1, float %xn1_M_imag_read)" [WienerDeblur.cpp:102]   --->   Operation 328 'call' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "br label %.preheader560" [WienerDeblur.cpp:99]   --->   Operation 329 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 9> <Delay = 1.76>
ST_24 : Operation 330 [1/2] (0.00ns)   --->   "call fastcc void @fft_top(i1 false, i64* @in1, i64* @out1)"   --->   Operation 330 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 331 [1/1] (1.76ns)   --->   "br label %8" [WienerDeblur.cpp:107]   --->   Operation 331 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 10> <Delay = 3.63>
ST_25 : Operation 332 [1/1] (0.00ns)   --->   "%i_op_assign_5 = phi i32 [ 0, %7 ], [ %c_5, %9 ]"   --->   Operation 332 'phi' 'i_op_assign_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 333 [1/1] (2.47ns)   --->   "%exitcond11 = icmp eq i32 %i_op_assign_5, %cols_V_read" [WienerDeblur.cpp:107]   --->   Operation 333 'icmp' 'exitcond11' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 334 [1/1] (0.00ns)   --->   "%empty_416 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1920, i64 0)"   --->   Operation 334 'speclooptripcount' 'empty_416' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 335 [1/1] (2.55ns)   --->   "%c_5 = add nsw i32 %i_op_assign_5, 1" [WienerDeblur.cpp:107]   --->   Operation 335 'add' 'c_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 336 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %.preheader561.loopexit, label %9" [WienerDeblur.cpp:107]   --->   Operation 336 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 337 [1/1] (3.63ns)   --->   "%out1_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @out1)" [WienerDeblur.cpp:109]   --->   Operation 337 'read' 'out1_read' <Predicate = (!exitcond11)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_25 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i64 %out1_read to i32" [WienerDeblur.cpp:109]   --->   Operation 338 'trunc' 'tmp_74' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_25 : Operation 339 [1/1] (0.00ns)   --->   "br label %.preheader561"   --->   Operation 339 'br' <Predicate = (exitcond11)> <Delay = 0.00>

State 26 <SV = 11> <Delay = 6.87>
ST_26 : Operation 340 [1/1] (0.00ns)   --->   "%out1_M_real_load = bitcast i32 %tmp_74 to float" [WienerDeblur.cpp:109]   --->   Operation 340 'bitcast' 'out1_M_real_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 341 [4/4] (6.87ns)   --->   "%tmp_65 = fmul float %out1_M_real_load, 3.906250e-03" [WienerDeblur.cpp:109]   --->   Operation 341 'fmul' 'tmp_65' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 342 [1/1] (3.63ns)   --->   "%out1_read_1 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @out1)" [WienerDeblur.cpp:110]   --->   Operation 342 'read' 'out1_read_1' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_26 : Operation 343 [1/1] (0.00ns)   --->   "%out1_M_imag_load_ne = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %out1_read_1, i32 32, i32 63)" [WienerDeblur.cpp:110]   --->   Operation 343 'partselect' 'out1_M_imag_load_ne' <Predicate = true> <Delay = 0.00>

State 27 <SV = 12> <Delay = 6.87>
ST_27 : Operation 344 [3/4] (5.70ns)   --->   "%tmp_65 = fmul float %out1_M_real_load, 3.906250e-03" [WienerDeblur.cpp:109]   --->   Operation 344 'fmul' 'tmp_65' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 345 [1/1] (0.00ns)   --->   "%out1_M_imag_load = bitcast i32 %out1_M_imag_load_ne to float" [WienerDeblur.cpp:110]   --->   Operation 345 'bitcast' 'out1_M_imag_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 346 [4/4] (6.87ns)   --->   "%tmp_66 = fmul float %out1_M_imag_load, 3.906250e-03" [WienerDeblur.cpp:110]   --->   Operation 346 'fmul' 'tmp_66' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 5.70>
ST_28 : Operation 347 [2/4] (5.70ns)   --->   "%tmp_65 = fmul float %out1_M_real_load, 3.906250e-03" [WienerDeblur.cpp:109]   --->   Operation 347 'fmul' 'tmp_65' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 348 [3/4] (5.70ns)   --->   "%tmp_66 = fmul float %out1_M_imag_load, 3.906250e-03" [WienerDeblur.cpp:110]   --->   Operation 348 'fmul' 'tmp_66' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 14> <Delay = 5.70>
ST_29 : Operation 349 [1/4] (5.70ns)   --->   "%tmp_65 = fmul float %out1_M_real_load, 3.906250e-03" [WienerDeblur.cpp:109]   --->   Operation 349 'fmul' 'tmp_65' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 350 [2/4] (5.70ns)   --->   "%tmp_66 = fmul float %out1_M_imag_load, 3.906250e-03" [WienerDeblur.cpp:110]   --->   Operation 350 'fmul' 'tmp_66' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 5.70>
ST_30 : Operation 351 [1/1] (5.61ns)   --->   "call fastcc void @real379(float* @middle_M_real, float %tmp_65)" [WienerDeblur.cpp:109]   --->   Operation 351 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 352 [1/4] (5.70ns)   --->   "%tmp_66 = fmul float %out1_M_imag_load, 3.906250e-03" [WienerDeblur.cpp:110]   --->   Operation 352 'fmul' 'tmp_66' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 5.61>
ST_31 : Operation 353 [1/1] (5.61ns)   --->   "call fastcc void @imag380(float* @middle_M_imag, float %tmp_66)" [WienerDeblur.cpp:110]   --->   Operation 353 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 354 [1/1] (0.00ns)   --->   "br label %8" [WienerDeblur.cpp:107]   --->   Operation 354 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 8> <Delay = 2.65>
ST_32 : Operation 355 [1/1] (0.00ns)   --->   "%c5 = phi i9 [ %c_7, %.preheader559.loopexit ], [ 0, %.preheader559.preheader ]"   --->   Operation 355 'phi' 'c5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 356 [1/1] (1.66ns)   --->   "%exitcond1 = icmp eq i9 %c5, -256" [WienerDeblur.cpp:116]   --->   Operation 356 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 357 [1/1] (0.00ns)   --->   "%empty_417 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 357 'speclooptripcount' 'empty_417' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 358 [1/1] (1.82ns)   --->   "%c_7 = add i9 %c5, 1" [WienerDeblur.cpp:116]   --->   Operation 358 'add' 'c_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 359 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %14, label %.preheader558.preheader" [WienerDeblur.cpp:116]   --->   Operation 359 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 360 [1/1] (1.76ns)   --->   "br label %.preheader558" [WienerDeblur.cpp:118]   --->   Operation 360 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_32 : Operation 361 [2/2] (0.00ns)   --->   "call fastcc void @KernelMaker()" [WienerDeblur.cpp:135]   --->   Operation 361 'call' <Predicate = (exitcond1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 9> <Delay = 3.63>
ST_33 : Operation 362 [1/1] (0.00ns)   --->   "%r6 = phi i9 [ %r_7, %10 ], [ 0, %.preheader558.preheader ]"   --->   Operation 362 'phi' 'r6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 363 [1/1] (1.66ns)   --->   "%exitcond3 = icmp eq i9 %r6, -256" [WienerDeblur.cpp:118]   --->   Operation 363 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 364 [1/1] (0.00ns)   --->   "%empty_418 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 364 'speclooptripcount' 'empty_418' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 365 [1/1] (1.82ns)   --->   "%r_7 = add i9 %r6, 1" [WienerDeblur.cpp:118]   --->   Operation 365 'add' 'r_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 366 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %11, label %10" [WienerDeblur.cpp:118]   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 367 [1/1] (3.63ns)   --->   "%middle_M_real_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @middle_M_real)" [WienerDeblur.cpp:120]   --->   Operation 367 'read' 'middle_M_real_read' <Predicate = (!exitcond3)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_33 : Operation 368 [1/1] (3.63ns)   --->   "%middle_M_imag_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @middle_M_imag)" [WienerDeblur.cpp:121]   --->   Operation 368 'read' 'middle_M_imag_read' <Predicate = (!exitcond3)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_33 : Operation 369 [2/2] (3.12ns)   --->   "call fastcc void @fft_top(i1 false, i64* @in2, i64* @out2)"   --->   Operation 369 'call' <Predicate = (exitcond3)> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 10> <Delay = 5.58>
ST_34 : Operation 370 [1/1] (5.58ns)   --->   "call fastcc void @real.1(i64* @in2, float %middle_M_real_read)" [WienerDeblur.cpp:120]   --->   Operation 370 'call' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 11> <Delay = 5.58>
ST_35 : Operation 371 [1/1] (5.58ns)   --->   "call fastcc void @imag.1(i64* @in2, float %middle_M_imag_read)" [WienerDeblur.cpp:121]   --->   Operation 371 'call' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 372 [1/1] (0.00ns)   --->   "br label %.preheader558" [WienerDeblur.cpp:118]   --->   Operation 372 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 10> <Delay = 1.76>
ST_36 : Operation 373 [1/2] (0.00ns)   --->   "call fastcc void @fft_top(i1 false, i64* @in2, i64* @out2)"   --->   Operation 373 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 374 [1/1] (1.76ns)   --->   "br label %12" [WienerDeblur.cpp:125]   --->   Operation 374 'br' <Predicate = true> <Delay = 1.76>

State 37 <SV = 11> <Delay = 3.63>
ST_37 : Operation 375 [1/1] (0.00ns)   --->   "%r7 = phi i9 [ 0, %11 ], [ %r_8, %13 ]"   --->   Operation 375 'phi' 'r7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 376 [1/1] (1.66ns)   --->   "%exitcond6 = icmp eq i9 %r7, -256" [WienerDeblur.cpp:125]   --->   Operation 376 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 377 [1/1] (0.00ns)   --->   "%empty_419 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 377 'speclooptripcount' 'empty_419' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 378 [1/1] (1.82ns)   --->   "%r_8 = add i9 %r7, 1" [WienerDeblur.cpp:125]   --->   Operation 378 'add' 'r_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 379 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader559.loopexit, label %13" [WienerDeblur.cpp:125]   --->   Operation 379 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 380 [1/1] (3.63ns)   --->   "%out2_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @out2)" [WienerDeblur.cpp:127]   --->   Operation 380 'read' 'out2_read' <Predicate = (!exitcond6)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_37 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i64 %out2_read to i32" [WienerDeblur.cpp:127]   --->   Operation 381 'trunc' 'tmp_75' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_37 : Operation 382 [1/1] (0.00ns)   --->   "br label %.preheader559"   --->   Operation 382 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 38 <SV = 12> <Delay = 6.87>
ST_38 : Operation 383 [1/1] (0.00ns)   --->   "%out2_M_real_load = bitcast i32 %tmp_75 to float" [WienerDeblur.cpp:127]   --->   Operation 383 'bitcast' 'out2_M_real_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 384 [4/4] (6.87ns)   --->   "%tmp_67 = fmul float %out2_M_real_load, 3.906250e-03" [WienerDeblur.cpp:127]   --->   Operation 384 'fmul' 'tmp_67' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 385 [1/1] (3.63ns)   --->   "%out2_read_1 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @out2)" [WienerDeblur.cpp:128]   --->   Operation 385 'read' 'out2_read_1' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_38 : Operation 386 [1/1] (0.00ns)   --->   "%out2_M_imag_load_ne = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %out2_read_1, i32 32, i32 63)" [WienerDeblur.cpp:128]   --->   Operation 386 'partselect' 'out2_M_imag_load_ne' <Predicate = true> <Delay = 0.00>

State 39 <SV = 13> <Delay = 6.87>
ST_39 : Operation 387 [3/4] (5.70ns)   --->   "%tmp_67 = fmul float %out2_M_real_load, 3.906250e-03" [WienerDeblur.cpp:127]   --->   Operation 387 'fmul' 'tmp_67' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 388 [1/1] (0.00ns)   --->   "%out2_M_imag_load = bitcast i32 %out2_M_imag_load_ne to float" [WienerDeblur.cpp:128]   --->   Operation 388 'bitcast' 'out2_M_imag_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 389 [4/4] (6.87ns)   --->   "%tmp_68 = fmul float %out2_M_imag_load, 3.906250e-03" [WienerDeblur.cpp:128]   --->   Operation 389 'fmul' 'tmp_68' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 14> <Delay = 5.70>
ST_40 : Operation 390 [2/4] (5.70ns)   --->   "%tmp_67 = fmul float %out2_M_real_load, 3.906250e-03" [WienerDeblur.cpp:127]   --->   Operation 390 'fmul' 'tmp_67' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 391 [3/4] (5.70ns)   --->   "%tmp_68 = fmul float %out2_M_imag_load, 3.906250e-03" [WienerDeblur.cpp:128]   --->   Operation 391 'fmul' 'tmp_68' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 15> <Delay = 5.70>
ST_41 : Operation 392 [1/4] (5.70ns)   --->   "%tmp_67 = fmul float %out2_M_real_load, 3.906250e-03" [WienerDeblur.cpp:127]   --->   Operation 392 'fmul' 'tmp_67' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 393 [2/4] (5.70ns)   --->   "%tmp_68 = fmul float %out2_M_imag_load, 3.906250e-03" [WienerDeblur.cpp:128]   --->   Operation 393 'fmul' 'tmp_68' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 16> <Delay = 5.70>
ST_42 : Operation 394 [1/1] (5.61ns)   --->   "call fastcc void @real379(float* @xk1_M_real, float %tmp_67)" [WienerDeblur.cpp:127]   --->   Operation 394 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 395 [1/4] (5.70ns)   --->   "%tmp_68 = fmul float %out2_M_imag_load, 3.906250e-03" [WienerDeblur.cpp:128]   --->   Operation 395 'fmul' 'tmp_68' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 17> <Delay = 5.61>
ST_43 : Operation 396 [1/1] (5.61ns)   --->   "call fastcc void @imag380(float* @xk1_M_imag, float %tmp_68)" [WienerDeblur.cpp:128]   --->   Operation 396 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 397 [1/1] (0.00ns)   --->   "br label %12" [WienerDeblur.cpp:125]   --->   Operation 397 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 9> <Delay = 1.76>
ST_44 : Operation 398 [1/2] (0.00ns)   --->   "call fastcc void @KernelMaker()" [WienerDeblur.cpp:135]   --->   Operation 398 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 399 [1/1] (1.76ns)   --->   "br label %.loopexit9" [WienerDeblur.cpp:151]   --->   Operation 399 'br' <Predicate = true> <Delay = 1.76>

State 45 <SV = 10> <Delay = 2.65>
ST_45 : Operation 400 [1/1] (0.00ns)   --->   "%r8 = phi i9 [ 0, %14 ], [ %r_10, %.loopexit9.loopexit ]"   --->   Operation 400 'phi' 'r8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 401 [1/1] (1.66ns)   --->   "%exitcond2 = icmp eq i9 %r8, -256" [WienerDeblur.cpp:151]   --->   Operation 401 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 402 [1/1] (0.00ns)   --->   "%empty_420 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 402 'speclooptripcount' 'empty_420' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 403 [1/1] (1.82ns)   --->   "%r_10 = add i9 %r8, 1" [WienerDeblur.cpp:151]   --->   Operation 403 'add' 'r_10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 404 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader556.preheader, label %.preheader557.preheader" [WienerDeblur.cpp:151]   --->   Operation 404 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 405 [1/1] (1.76ns)   --->   "br label %.preheader557" [WienerDeblur.cpp:153]   --->   Operation 405 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_45 : Operation 406 [1/1] (1.76ns)   --->   "br label %.preheader556" [WienerDeblur.cpp:170]   --->   Operation 406 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 46 <SV = 11> <Delay = 3.63>
ST_46 : Operation 407 [1/1] (0.00ns)   --->   "%c9 = phi i9 [ %c_6, %15 ], [ 0, %.preheader557.preheader ]"   --->   Operation 407 'phi' 'c9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 408 [1/1] (1.66ns)   --->   "%exitcond5 = icmp eq i9 %c9, -256" [WienerDeblur.cpp:153]   --->   Operation 408 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 409 [1/1] (0.00ns)   --->   "%empty_421 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 409 'speclooptripcount' 'empty_421' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 410 [1/1] (1.82ns)   --->   "%c_6 = add i9 %c9, 1" [WienerDeblur.cpp:153]   --->   Operation 410 'add' 'c_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 411 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %16, label %15" [WienerDeblur.cpp:153]   --->   Operation 411 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 412 [1/1] (3.63ns)   --->   "%kernel_M_real_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @kernel_M_real)" [WienerDeblur.cpp:155]   --->   Operation 412 'read' 'kernel_M_real_read' <Predicate = (!exitcond5)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_46 : Operation 413 [1/1] (3.63ns)   --->   "%kernel_M_imag_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @kernel_M_imag)" [WienerDeblur.cpp:156]   --->   Operation 413 'read' 'kernel_M_imag_read' <Predicate = (!exitcond5)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_46 : Operation 414 [2/2] (3.12ns)   --->   "call fastcc void @fft_top(i1 false, i64* @in3, i64* @out3)"   --->   Operation 414 'call' <Predicate = (exitcond5)> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 12> <Delay = 5.58>
ST_47 : Operation 415 [1/1] (5.58ns)   --->   "call fastcc void @real.1(i64* @in3, float %kernel_M_real_read)" [WienerDeblur.cpp:155]   --->   Operation 415 'call' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 13> <Delay = 5.58>
ST_48 : Operation 416 [1/1] (5.58ns)   --->   "call fastcc void @imag.1(i64* @in3, float %kernel_M_imag_read)" [WienerDeblur.cpp:156]   --->   Operation 416 'call' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 417 [1/1] (0.00ns)   --->   "br label %.preheader557" [WienerDeblur.cpp:153]   --->   Operation 417 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 12> <Delay = 1.76>
ST_49 : Operation 418 [1/2] (0.00ns)   --->   "call fastcc void @fft_top(i1 false, i64* @in3, i64* @out3)"   --->   Operation 418 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 419 [1/1] (1.76ns)   --->   "br label %17" [WienerDeblur.cpp:161]   --->   Operation 419 'br' <Predicate = true> <Delay = 1.76>

State 50 <SV = 13> <Delay = 3.63>
ST_50 : Operation 420 [1/1] (0.00ns)   --->   "%i_op_assign_6 = phi i32 [ 0, %16 ], [ %c_8, %18 ]"   --->   Operation 420 'phi' 'i_op_assign_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 421 [1/1] (2.47ns)   --->   "%exitcond14 = icmp eq i32 %i_op_assign_6, %cols_V_read" [WienerDeblur.cpp:161]   --->   Operation 421 'icmp' 'exitcond14' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 422 [1/1] (0.00ns)   --->   "%empty_422 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1920, i64 0)"   --->   Operation 422 'speclooptripcount' 'empty_422' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 423 [1/1] (2.55ns)   --->   "%c_8 = add nsw i32 %i_op_assign_6, 1" [WienerDeblur.cpp:161]   --->   Operation 423 'add' 'c_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 424 [1/1] (0.00ns)   --->   "br i1 %exitcond14, label %.loopexit9.loopexit, label %18" [WienerDeblur.cpp:161]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 425 [1/1] (3.63ns)   --->   "%out3_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @out3)" [WienerDeblur.cpp:163]   --->   Operation 425 'read' 'out3_read' <Predicate = (!exitcond14)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_50 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i64 %out3_read to i32" [WienerDeblur.cpp:163]   --->   Operation 426 'trunc' 'tmp_77' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_50 : Operation 427 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 427 'br' <Predicate = (exitcond14)> <Delay = 0.00>

State 51 <SV = 14> <Delay = 5.61>
ST_51 : Operation 428 [1/1] (0.00ns)   --->   "%out3_M_real_load = bitcast i32 %tmp_77 to float" [WienerDeblur.cpp:163]   --->   Operation 428 'bitcast' 'out3_M_real_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 429 [1/1] (5.61ns)   --->   "call fastcc void @real379(float* @middle_M_real, float %out3_M_real_load)" [WienerDeblur.cpp:163]   --->   Operation 429 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 430 [1/1] (3.63ns)   --->   "%out3_read_1 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @out3)" [WienerDeblur.cpp:164]   --->   Operation 430 'read' 'out3_read_1' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_51 : Operation 431 [1/1] (0.00ns)   --->   "%out3_M_imag_load_ne = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %out3_read_1, i32 32, i32 63)" [WienerDeblur.cpp:164]   --->   Operation 431 'partselect' 'out3_M_imag_load_ne' <Predicate = true> <Delay = 0.00>

State 52 <SV = 15> <Delay = 5.61>
ST_52 : Operation 432 [1/1] (0.00ns)   --->   "%out3_M_imag_load = bitcast i32 %out3_M_imag_load_ne to float" [WienerDeblur.cpp:164]   --->   Operation 432 'bitcast' 'out3_M_imag_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 433 [1/1] (5.61ns)   --->   "call fastcc void @imag380(float* @middle_M_imag, float %out3_M_imag_load)" [WienerDeblur.cpp:164]   --->   Operation 433 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 434 [1/1] (0.00ns)   --->   "br label %17" [WienerDeblur.cpp:161]   --->   Operation 434 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 11> <Delay = 2.65>
ST_53 : Operation 435 [1/1] (0.00ns)   --->   "%c6 = phi i9 [ %c_9, %.preheader556.loopexit ], [ 0, %.preheader556.preheader ]"   --->   Operation 435 'phi' 'c6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 436 [1/1] (1.66ns)   --->   "%exitcond4 = icmp eq i9 %c6, -256" [WienerDeblur.cpp:170]   --->   Operation 436 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 437 [1/1] (0.00ns)   --->   "%empty_423 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 437 'speclooptripcount' 'empty_423' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 438 [1/1] (1.82ns)   --->   "%c_9 = add i9 %c6, 1" [WienerDeblur.cpp:170]   --->   Operation 438 'add' 'c_9' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 439 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %._crit_edge602, label %.preheader555.preheader" [WienerDeblur.cpp:170]   --->   Operation 439 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 440 [1/1] (1.76ns)   --->   "br label %.preheader555" [WienerDeblur.cpp:172]   --->   Operation 440 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_53 : Operation 441 [2/2] (0.00ns)   --->   "call fastcc void @InnerProd382()"   --->   Operation 441 'call' <Predicate = (exitcond4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 12> <Delay = 3.63>
ST_54 : Operation 442 [1/1] (0.00ns)   --->   "%r9 = phi i9 [ %r_9, %19 ], [ 0, %.preheader555.preheader ]"   --->   Operation 442 'phi' 'r9' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 443 [1/1] (1.66ns)   --->   "%exitcond = icmp eq i9 %r9, -256" [WienerDeblur.cpp:172]   --->   Operation 443 'icmp' 'exitcond' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 444 [1/1] (0.00ns)   --->   "%empty_424 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 444 'speclooptripcount' 'empty_424' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 445 [1/1] (1.82ns)   --->   "%r_9 = add i9 %r9, 1" [WienerDeblur.cpp:172]   --->   Operation 445 'add' 'r_9' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 446 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %20, label %19" [WienerDeblur.cpp:172]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 447 [1/1] (3.63ns)   --->   "%middle_M_real_read_1 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @middle_M_real)" [WienerDeblur.cpp:174]   --->   Operation 447 'read' 'middle_M_real_read_1' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_54 : Operation 448 [1/1] (3.63ns)   --->   "%middle_M_imag_read_1 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @middle_M_imag)" [WienerDeblur.cpp:175]   --->   Operation 448 'read' 'middle_M_imag_read_1' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_54 : Operation 449 [2/2] (3.12ns)   --->   "call fastcc void @fft_top(i1 false, i64* @in4, i64* @out4)"   --->   Operation 449 'call' <Predicate = (exitcond)> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 13> <Delay = 5.58>
ST_55 : Operation 450 [1/1] (5.58ns)   --->   "call fastcc void @real.1(i64* @in4, float %middle_M_real_read_1)" [WienerDeblur.cpp:174]   --->   Operation 450 'call' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 14> <Delay = 5.58>
ST_56 : Operation 451 [1/1] (5.58ns)   --->   "call fastcc void @imag.1(i64* @in4, float %middle_M_imag_read_1)" [WienerDeblur.cpp:175]   --->   Operation 451 'call' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 452 [1/1] (0.00ns)   --->   "br label %.preheader555" [WienerDeblur.cpp:172]   --->   Operation 452 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 13> <Delay = 1.76>
ST_57 : Operation 453 [1/2] (0.00ns)   --->   "call fastcc void @fft_top(i1 false, i64* @in4, i64* @out4)"   --->   Operation 453 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 454 [1/1] (1.76ns)   --->   "br label %21" [WienerDeblur.cpp:179]   --->   Operation 454 'br' <Predicate = true> <Delay = 1.76>

State 58 <SV = 14> <Delay = 3.63>
ST_58 : Operation 455 [1/1] (0.00ns)   --->   "%i_op_assign_7 = phi i32 [ 0, %20 ], [ %r_14, %22 ]"   --->   Operation 455 'phi' 'i_op_assign_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 456 [1/1] (2.47ns)   --->   "%exitcond17 = icmp eq i32 %i_op_assign_7, %rows_V_read" [WienerDeblur.cpp:179]   --->   Operation 456 'icmp' 'exitcond17' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 457 [1/1] (0.00ns)   --->   "%empty_425 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1080, i64 0)"   --->   Operation 457 'speclooptripcount' 'empty_425' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 458 [1/1] (2.55ns)   --->   "%r_14 = add nsw i32 %i_op_assign_7, 1" [WienerDeblur.cpp:179]   --->   Operation 458 'add' 'r_14' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 459 [1/1] (0.00ns)   --->   "br i1 %exitcond17, label %.preheader556.loopexit, label %22" [WienerDeblur.cpp:179]   --->   Operation 459 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 460 [1/1] (3.63ns)   --->   "%out4_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @out4)" [WienerDeblur.cpp:181]   --->   Operation 460 'read' 'out4_read' <Predicate = (!exitcond17)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_58 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i64 %out4_read to i32" [WienerDeblur.cpp:181]   --->   Operation 461 'trunc' 'tmp_80' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_58 : Operation 462 [1/1] (0.00ns)   --->   "br label %.preheader556"   --->   Operation 462 'br' <Predicate = (exitcond17)> <Delay = 0.00>

State 59 <SV = 15> <Delay = 6.87>
ST_59 : Operation 463 [1/1] (0.00ns)   --->   "%out4_M_real_load = bitcast i32 %tmp_80 to float" [WienerDeblur.cpp:181]   --->   Operation 463 'bitcast' 'out4_M_real_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 464 [4/4] (6.87ns)   --->   "%tmp_69 = fmul float %out4_M_real_load, 5.000000e-01" [WienerDeblur.cpp:181]   --->   Operation 464 'fmul' 'tmp_69' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 465 [1/1] (3.63ns)   --->   "%out4_read_1 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @out4)" [WienerDeblur.cpp:182]   --->   Operation 465 'read' 'out4_read_1' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_59 : Operation 466 [1/1] (0.00ns)   --->   "%out4_M_imag_load_ne = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %out4_read_1, i32 32, i32 63)" [WienerDeblur.cpp:182]   --->   Operation 466 'partselect' 'out4_M_imag_load_ne' <Predicate = true> <Delay = 0.00>

State 60 <SV = 16> <Delay = 6.87>
ST_60 : Operation 467 [3/4] (5.70ns)   --->   "%tmp_69 = fmul float %out4_M_real_load, 5.000000e-01" [WienerDeblur.cpp:181]   --->   Operation 467 'fmul' 'tmp_69' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 468 [1/1] (0.00ns)   --->   "%out4_M_imag_load = bitcast i32 %out4_M_imag_load_ne to float" [WienerDeblur.cpp:182]   --->   Operation 468 'bitcast' 'out4_M_imag_load' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 469 [4/4] (6.87ns)   --->   "%tmp_70 = fmul float %out4_M_imag_load, 5.000000e-01" [WienerDeblur.cpp:182]   --->   Operation 469 'fmul' 'tmp_70' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 17> <Delay = 5.70>
ST_61 : Operation 470 [2/4] (5.70ns)   --->   "%tmp_69 = fmul float %out4_M_real_load, 5.000000e-01" [WienerDeblur.cpp:181]   --->   Operation 470 'fmul' 'tmp_69' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 471 [3/4] (5.70ns)   --->   "%tmp_70 = fmul float %out4_M_imag_load, 5.000000e-01" [WienerDeblur.cpp:182]   --->   Operation 471 'fmul' 'tmp_70' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 18> <Delay = 5.70>
ST_62 : Operation 472 [1/4] (5.70ns)   --->   "%tmp_69 = fmul float %out4_M_real_load, 5.000000e-01" [WienerDeblur.cpp:181]   --->   Operation 472 'fmul' 'tmp_69' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 473 [2/4] (5.70ns)   --->   "%tmp_70 = fmul float %out4_M_imag_load, 5.000000e-01" [WienerDeblur.cpp:182]   --->   Operation 473 'fmul' 'tmp_70' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 19> <Delay = 5.70>
ST_63 : Operation 474 [1/1] (5.61ns)   --->   "call fastcc void @real379(float* @fft_kernel_M_real, float %tmp_69)" [WienerDeblur.cpp:181]   --->   Operation 474 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 475 [1/4] (5.70ns)   --->   "%tmp_70 = fmul float %out4_M_imag_load, 5.000000e-01" [WienerDeblur.cpp:182]   --->   Operation 475 'fmul' 'tmp_70' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 20> <Delay = 5.61>
ST_64 : Operation 476 [1/1] (5.61ns)   --->   "call fastcc void @imag380(float* @fft_kernel_M_imag, float %tmp_70)" [WienerDeblur.cpp:182]   --->   Operation 476 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 477 [1/1] (0.00ns)   --->   "br label %21" [WienerDeblur.cpp:179]   --->   Operation 477 'br' <Predicate = true> <Delay = 0.00>

State 65 <SV = 12> <Delay = 0.00>
ST_65 : Operation 478 [1/2] (0.00ns)   --->   "call fastcc void @InnerProd382()"   --->   Operation 478 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 13> <Delay = 0.00>
ST_66 : Operation 479 [2/2] (0.00ns)   --->   "call fastcc void @matrix_modulus()" [WienerDeblur.cpp:193]   --->   Operation 479 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 14> <Delay = 0.00>
ST_67 : Operation 480 [1/2] (0.00ns)   --->   "call fastcc void @matrix_modulus()" [WienerDeblur.cpp:193]   --->   Operation 480 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 15> <Delay = 0.00>
ST_68 : Operation 481 [2/2] (0.00ns)   --->   "call fastcc void @InnerProd.1()"   --->   Operation 481 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 16> <Delay = 0.00>
ST_69 : Operation 482 [1/2] (0.00ns)   --->   "call fastcc void @InnerProd.1()"   --->   Operation 482 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 17> <Delay = 0.00>
ST_70 : Operation 483 [2/2] (0.00ns)   --->   "call fastcc void @matrix_plus_SNR()" [WienerDeblur.cpp:201]   --->   Operation 483 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 18> <Delay = 0.00>
ST_71 : Operation 484 [1/2] (0.00ns)   --->   "call fastcc void @matrix_plus_SNR()" [WienerDeblur.cpp:201]   --->   Operation 484 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 19> <Delay = 0.00>
ST_72 : Operation 485 [2/2] (0.00ns)   --->   "call fastcc void @matrix_div.1()"   --->   Operation 485 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 20> <Delay = 0.00>
ST_73 : Operation 486 [1/2] (0.00ns)   --->   "call fastcc void @matrix_div.1()"   --->   Operation 486 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 21> <Delay = 0.00>
ST_74 : Operation 487 [2/2] (0.00ns)   --->   "call fastcc void @matrix_div()"   --->   Operation 487 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 22> <Delay = 0.00>
ST_75 : Operation 488 [1/2] (0.00ns)   --->   "call fastcc void @matrix_div()"   --->   Operation 488 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 23> <Delay = 0.00>
ST_76 : Operation 489 [2/2] (0.00ns)   --->   "call fastcc void @InnerProd381()"   --->   Operation 489 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 24> <Delay = 1.76>
ST_77 : Operation 490 [1/1] (0.00ns)   --->   "%empty_426 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @G1_OC_M_real_str, i32 1, [1 x i8]* @p_str255, [1 x i8]* @p_str255, i32 2, i32 1, float* @G1_M_real, float* @G1_M_real)"   --->   Operation 490 'specchannel' 'empty_426' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 491 [1/1] (0.00ns)   --->   "%empty_427 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @G1_OC_M_imag_str, i32 1, [1 x i8]* @p_str256, [1 x i8]* @p_str256, i32 2, i32 1, float* @G1_M_imag, float* @G1_M_imag)"   --->   Operation 491 'specchannel' 'empty_427' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 492 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @G1_M_real, float* @G1_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [WienerDeblur.cpp:200]   --->   Operation 492 'specinterface' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 493 [1/1] (0.00ns)   --->   "%empty_428 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @fft_kernel_modu2_OC_1, i32 1, [1 x i8]* @p_str253, [1 x i8]* @p_str253, i32 2, i32 1, float* @fft_kernel_modu2_M_s, float* @fft_kernel_modu2_M_s)"   --->   Operation 493 'specchannel' 'empty_428' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 494 [1/1] (0.00ns)   --->   "%empty_429 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @fft_kernel_modu2_OC_3, i32 1, [1 x i8]* @p_str254, [1 x i8]* @p_str254, i32 2, i32 1, float* @fft_kernel_modu2_M_1, float* @fft_kernel_modu2_M_1)"   --->   Operation 494 'specchannel' 'empty_429' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 495 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @fft_kernel_modu2_M_s, float* @fft_kernel_modu2_M_1, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [WienerDeblur.cpp:200]   --->   Operation 495 'specinterface' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 496 [1/2] (0.00ns)   --->   "call fastcc void @InnerProd381()"   --->   Operation 496 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 497 [1/1] (1.76ns)   --->   "br label %.loopexit" [WienerDeblur.cpp:213]   --->   Operation 497 'br' <Predicate = true> <Delay = 1.76>

State 78 <SV = 25> <Delay = 3.46>
ST_78 : Operation 498 [1/1] (0.00ns)   --->   "%i_op_assign_8 = phi i32 [ 0, %._crit_edge602 ], [ %r_13, %.loopexit.loopexit ]"   --->   Operation 498 'phi' 'i_op_assign_8' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 499 [1/1] (2.47ns)   --->   "%exitcond12 = icmp eq i32 %i_op_assign_8, %rows_V_read" [WienerDeblur.cpp:213]   --->   Operation 499 'icmp' 'exitcond12' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 500 [1/1] (0.00ns)   --->   "%empty_430 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1080, i64 0)"   --->   Operation 500 'speclooptripcount' 'empty_430' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 501 [1/1] (2.55ns)   --->   "%r_13 = add nsw i32 %i_op_assign_8, 1" [WienerDeblur.cpp:213]   --->   Operation 501 'add' 'r_13' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 502 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %.preheader548.preheader, label %.preheader549.preheader" [WienerDeblur.cpp:213]   --->   Operation 502 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 503 [1/1] (1.76ns)   --->   "br label %.preheader549" [WienerDeblur.cpp:215]   --->   Operation 503 'br' <Predicate = (!exitcond12)> <Delay = 1.76>
ST_78 : Operation 504 [1/1] (1.76ns)   --->   "br label %.preheader548" [WienerDeblur.cpp:232]   --->   Operation 504 'br' <Predicate = (exitcond12)> <Delay = 1.76>

State 79 <SV = 26> <Delay = 3.63>
ST_79 : Operation 505 [1/1] (0.00ns)   --->   "%i_op_assign_9 = phi i32 [ %c_13, %23 ], [ 0, %.preheader549.preheader ]"   --->   Operation 505 'phi' 'i_op_assign_9' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 506 [1/1] (2.47ns)   --->   "%exitcond16 = icmp eq i32 %i_op_assign_9, %cols_V_read" [WienerDeblur.cpp:215]   --->   Operation 506 'icmp' 'exitcond16' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 507 [1/1] (0.00ns)   --->   "%empty_431 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1920, i64 0)"   --->   Operation 507 'speclooptripcount' 'empty_431' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 508 [1/1] (2.55ns)   --->   "%c_13 = add nsw i32 %i_op_assign_9, 1" [WienerDeblur.cpp:215]   --->   Operation 508 'add' 'c_13' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 509 [1/1] (0.00ns)   --->   "br i1 %exitcond16, label %24, label %23" [WienerDeblur.cpp:215]   --->   Operation 509 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 510 [1/1] (3.63ns)   --->   "%xk1_M_real_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @xk1_M_real)" [WienerDeblur.cpp:217]   --->   Operation 510 'read' 'xk1_M_real_read' <Predicate = (!exitcond16)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_79 : Operation 511 [1/1] (3.63ns)   --->   "%xk1_M_imag_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @xk1_M_imag)" [WienerDeblur.cpp:218]   --->   Operation 511 'read' 'xk1_M_imag_read' <Predicate = (!exitcond16)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_79 : Operation 512 [2/2] (3.12ns)   --->   "call fastcc void @fft_top(i1 true, i64* @in5, i64* @out5)"   --->   Operation 512 'call' <Predicate = (exitcond16)> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 27> <Delay = 5.58>
ST_80 : Operation 513 [1/1] (5.58ns)   --->   "call fastcc void @real.1(i64* @in5, float %xk1_M_real_read)" [WienerDeblur.cpp:217]   --->   Operation 513 'call' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 28> <Delay = 5.58>
ST_81 : Operation 514 [1/1] (5.58ns)   --->   "call fastcc void @imag.1(i64* @in5, float %xk1_M_imag_read)" [WienerDeblur.cpp:218]   --->   Operation 514 'call' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 515 [1/1] (0.00ns)   --->   "br label %.preheader549" [WienerDeblur.cpp:215]   --->   Operation 515 'br' <Predicate = true> <Delay = 0.00>

State 82 <SV = 27> <Delay = 1.76>
ST_82 : Operation 516 [1/2] (0.00ns)   --->   "call fastcc void @fft_top(i1 true, i64* @in5, i64* @out5)"   --->   Operation 516 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 517 [1/1] (1.76ns)   --->   "br label %25" [WienerDeblur.cpp:223]   --->   Operation 517 'br' <Predicate = true> <Delay = 1.76>

State 83 <SV = 28> <Delay = 3.63>
ST_83 : Operation 518 [1/1] (0.00ns)   --->   "%i_op_assign_10 = phi i32 [ 0, %24 ], [ %c_16, %26 ]"   --->   Operation 518 'phi' 'i_op_assign_10' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 519 [1/1] (2.47ns)   --->   "%exitcond19 = icmp eq i32 %i_op_assign_10, %cols_V_read" [WienerDeblur.cpp:223]   --->   Operation 519 'icmp' 'exitcond19' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 520 [1/1] (0.00ns)   --->   "%empty_432 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1920, i64 0)"   --->   Operation 520 'speclooptripcount' 'empty_432' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 521 [1/1] (2.55ns)   --->   "%c_16 = add nsw i32 %i_op_assign_10, 1" [WienerDeblur.cpp:223]   --->   Operation 521 'add' 'c_16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 522 [1/1] (0.00ns)   --->   "br i1 %exitcond19, label %.loopexit.loopexit, label %26" [WienerDeblur.cpp:223]   --->   Operation 522 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 523 [1/1] (3.63ns)   --->   "%out5_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @out5)" [WienerDeblur.cpp:225]   --->   Operation 523 'read' 'out5_read' <Predicate = (!exitcond19)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_83 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i64 %out5_read to i32" [WienerDeblur.cpp:225]   --->   Operation 524 'trunc' 'tmp_87' <Predicate = (!exitcond19)> <Delay = 0.00>
ST_83 : Operation 525 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 525 'br' <Predicate = (exitcond19)> <Delay = 0.00>

State 84 <SV = 29> <Delay = 5.61>
ST_84 : Operation 526 [1/1] (0.00ns)   --->   "%out5_M_real_load = bitcast i32 %tmp_87 to float" [WienerDeblur.cpp:225]   --->   Operation 526 'bitcast' 'out5_M_real_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 527 [1/1] (5.61ns)   --->   "call fastcc void @real379(float* @middle2_M_real, float %out5_M_real_load)" [WienerDeblur.cpp:225]   --->   Operation 527 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 528 [1/1] (3.63ns)   --->   "%out5_read_1 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @out5)" [WienerDeblur.cpp:226]   --->   Operation 528 'read' 'out5_read_1' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_84 : Operation 529 [1/1] (0.00ns)   --->   "%out5_M_imag_load_ne = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %out5_read_1, i32 32, i32 63)" [WienerDeblur.cpp:226]   --->   Operation 529 'partselect' 'out5_M_imag_load_ne' <Predicate = true> <Delay = 0.00>

State 85 <SV = 30> <Delay = 5.61>
ST_85 : Operation 530 [1/1] (0.00ns)   --->   "%out5_M_imag_load = bitcast i32 %out5_M_imag_load_ne to float" [WienerDeblur.cpp:226]   --->   Operation 530 'bitcast' 'out5_M_imag_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 531 [1/1] (5.61ns)   --->   "call fastcc void @imag380(float* @middle2_M_imag, float %out5_M_imag_load)" [WienerDeblur.cpp:226]   --->   Operation 531 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 532 [1/1] (0.00ns)   --->   "br label %25" [WienerDeblur.cpp:223]   --->   Operation 532 'br' <Predicate = true> <Delay = 0.00>

State 86 <SV = 26> <Delay = 3.46>
ST_86 : Operation 533 [1/1] (0.00ns)   --->   "%i_op_assign_s = phi i32 [ %c_12, %.preheader548.loopexit ], [ 0, %.preheader548.preheader ]"   --->   Operation 533 'phi' 'i_op_assign_s' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 534 [1/1] (2.47ns)   --->   "%exitcond13 = icmp eq i32 %i_op_assign_s, %cols_V_read" [WienerDeblur.cpp:232]   --->   Operation 534 'icmp' 'exitcond13' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 535 [1/1] (0.00ns)   --->   "%empty_433 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1920, i64 0)"   --->   Operation 535 'speclooptripcount' 'empty_433' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 536 [1/1] (2.55ns)   --->   "%c_12 = add nsw i32 %i_op_assign_s, 1" [WienerDeblur.cpp:232]   --->   Operation 536 'add' 'c_12' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 537 [1/1] (0.00ns)   --->   "br i1 %exitcond13, label %.preheader546.preheader, label %.preheader547.preheader" [WienerDeblur.cpp:232]   --->   Operation 537 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 538 [1/1] (1.76ns)   --->   "br label %.preheader547" [WienerDeblur.cpp:234]   --->   Operation 538 'br' <Predicate = (!exitcond13)> <Delay = 1.76>
ST_86 : Operation 539 [1/1] (1.76ns)   --->   "br label %.preheader546" [WienerDeblur.cpp:251]   --->   Operation 539 'br' <Predicate = (exitcond13)> <Delay = 1.76>

State 87 <SV = 27> <Delay = 3.63>
ST_87 : Operation 540 [1/1] (0.00ns)   --->   "%i_op_assign_11 = phi i32 [ %r_16, %27 ], [ 0, %.preheader547.preheader ]"   --->   Operation 540 'phi' 'i_op_assign_11' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 541 [1/1] (2.47ns)   --->   "%exitcond18 = icmp eq i32 %i_op_assign_11, %rows_V_read" [WienerDeblur.cpp:234]   --->   Operation 541 'icmp' 'exitcond18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 542 [1/1] (0.00ns)   --->   "%empty_434 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1080, i64 0)"   --->   Operation 542 'speclooptripcount' 'empty_434' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 543 [1/1] (2.55ns)   --->   "%r_16 = add nsw i32 %i_op_assign_11, 1" [WienerDeblur.cpp:234]   --->   Operation 543 'add' 'r_16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 544 [1/1] (0.00ns)   --->   "br i1 %exitcond18, label %28, label %27" [WienerDeblur.cpp:234]   --->   Operation 544 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 545 [1/1] (3.63ns)   --->   "%middle2_M_real_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @middle2_M_real)" [WienerDeblur.cpp:236]   --->   Operation 545 'read' 'middle2_M_real_read' <Predicate = (!exitcond18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_87 : Operation 546 [1/1] (3.63ns)   --->   "%middle2_M_imag_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @middle2_M_imag)" [WienerDeblur.cpp:237]   --->   Operation 546 'read' 'middle2_M_imag_read' <Predicate = (!exitcond18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_87 : Operation 547 [2/2] (3.12ns)   --->   "call fastcc void @fft_top(i1 true, i64* @in6, i64* @out6)"   --->   Operation 547 'call' <Predicate = (exitcond18)> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 28> <Delay = 5.58>
ST_88 : Operation 548 [1/1] (5.58ns)   --->   "call fastcc void @real.1(i64* @in6, float %middle2_M_real_read)" [WienerDeblur.cpp:236]   --->   Operation 548 'call' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 29> <Delay = 5.58>
ST_89 : Operation 549 [1/1] (5.58ns)   --->   "call fastcc void @imag.1(i64* @in6, float %middle2_M_imag_read)" [WienerDeblur.cpp:237]   --->   Operation 549 'call' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 550 [1/1] (0.00ns)   --->   "br label %.preheader547" [WienerDeblur.cpp:234]   --->   Operation 550 'br' <Predicate = true> <Delay = 0.00>

State 90 <SV = 28> <Delay = 1.76>
ST_90 : Operation 551 [1/2] (0.00ns)   --->   "call fastcc void @fft_top(i1 true, i64* @in6, i64* @out6)"   --->   Operation 551 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 552 [1/1] (1.76ns)   --->   "br label %29" [WienerDeblur.cpp:241]   --->   Operation 552 'br' <Predicate = true> <Delay = 1.76>

State 91 <SV = 29> <Delay = 3.63>
ST_91 : Operation 553 [1/1] (0.00ns)   --->   "%i_op_assign_13 = phi i32 [ 0, %28 ], [ %r_18, %30 ]"   --->   Operation 553 'phi' 'i_op_assign_13' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 554 [1/1] (2.47ns)   --->   "%exitcond21 = icmp eq i32 %i_op_assign_13, %rows_V_read" [WienerDeblur.cpp:241]   --->   Operation 554 'icmp' 'exitcond21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 555 [1/1] (0.00ns)   --->   "%empty_435 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1080, i64 0)"   --->   Operation 555 'speclooptripcount' 'empty_435' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 556 [1/1] (2.55ns)   --->   "%r_18 = add nsw i32 %i_op_assign_13, 1" [WienerDeblur.cpp:241]   --->   Operation 556 'add' 'r_18' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 557 [1/1] (0.00ns)   --->   "br i1 %exitcond21, label %.preheader548.loopexit, label %30" [WienerDeblur.cpp:241]   --->   Operation 557 'br' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 558 [1/1] (3.63ns)   --->   "%out6_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @out6)" [WienerDeblur.cpp:243]   --->   Operation 558 'read' 'out6_read' <Predicate = (!exitcond21)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_91 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_112 = trunc i64 %out6_read to i32" [WienerDeblur.cpp:243]   --->   Operation 559 'trunc' 'tmp_112' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_91 : Operation 560 [1/1] (0.00ns)   --->   "br label %.preheader548"   --->   Operation 560 'br' <Predicate = (exitcond21)> <Delay = 0.00>

State 92 <SV = 30> <Delay = 5.61>
ST_92 : Operation 561 [1/1] (0.00ns)   --->   "%out6_M_real_load = bitcast i32 %tmp_112 to float" [WienerDeblur.cpp:243]   --->   Operation 561 'bitcast' 'out6_M_real_load' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 562 [1/1] (5.61ns)   --->   "call fastcc void @real379(float* @xk2_M_real, float %out6_M_real_load)" [WienerDeblur.cpp:243]   --->   Operation 562 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 563 [1/1] (3.63ns)   --->   "%out6_read_1 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @out6)" [WienerDeblur.cpp:244]   --->   Operation 563 'read' 'out6_read_1' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_92 : Operation 564 [1/1] (0.00ns)   --->   "%out6_M_imag_load_ne = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %out6_read_1, i32 32, i32 63)" [WienerDeblur.cpp:244]   --->   Operation 564 'partselect' 'out6_M_imag_load_ne' <Predicate = true> <Delay = 0.00>

State 93 <SV = 31> <Delay = 5.61>
ST_93 : Operation 565 [1/1] (0.00ns)   --->   "%out6_M_imag_load = bitcast i32 %out6_M_imag_load_ne to float" [WienerDeblur.cpp:244]   --->   Operation 565 'bitcast' 'out6_M_imag_load' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 566 [1/1] (5.61ns)   --->   "call fastcc void @imag380(float* @xk2_M_imag, float %out6_M_imag_load)" [WienerDeblur.cpp:244]   --->   Operation 566 'call' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 567 [1/1] (0.00ns)   --->   "br label %29" [WienerDeblur.cpp:241]   --->   Operation 567 'br' <Predicate = true> <Delay = 0.00>

State 94 <SV = 27> <Delay = 8.51>
ST_94 : Operation 568 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i32 [ %r_15, %.preheader546.loopexit ], [ 0, %.preheader546.preheader ]"   --->   Operation 568 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 569 [1/1] (2.47ns)   --->   "%exitcond15 = icmp eq i32 %i_op_assign_1, %rows_V_read" [WienerDeblur.cpp:251]   --->   Operation 569 'icmp' 'exitcond15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 570 [1/1] (0.00ns)   --->   "%empty_436 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1080, i64 0)"   --->   Operation 570 'speclooptripcount' 'empty_436' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 571 [1/1] (2.55ns)   --->   "%r_15 = add nsw i32 %i_op_assign_1, 1" [WienerDeblur.cpp:251]   --->   Operation 571 'add' 'r_15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 572 [1/1] (0.00ns)   --->   "br i1 %exitcond15, label %.preheader.preheader, label %.preheader545.preheader" [WienerDeblur.cpp:251]   --->   Operation 572 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 573 [1/1] (1.76ns)   --->   "br label %.preheader545" [WienerDeblur.cpp:253]   --->   Operation 573 'br' <Predicate = (!exitcond15)> <Delay = 1.76>
ST_94 : Operation 574 [1/1] (2.49ns)   --->   "%tmp_71 = add i31 %col_packets_cast, -1" [WienerDeblur.cpp:273]   --->   Operation 574 'add' 'tmp_71' <Predicate = (exitcond15)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 575 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i32 %rows_V_read to i33" [WienerDeblur.cpp:273]   --->   Operation 575 'zext' 'lhs_V_cast' <Predicate = (exitcond15)> <Delay = 0.00>
ST_94 : Operation 576 [1/1] (2.55ns)   --->   "%ret_V = add i33 %lhs_V_cast, -1" [WienerDeblur.cpp:273]   --->   Operation 576 'add' 'ret_V' <Predicate = (exitcond15)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 577 [1/1] (0.00ns)   --->   "%cast = zext i32 %rows_V_read to i62"   --->   Operation 577 'zext' 'cast' <Predicate = (exitcond15)> <Delay = 0.00>
ST_94 : Operation 578 [1/1] (0.00ns)   --->   "%cast1 = zext i30 %col_packets to i62" [WienerDeblur.cpp:69]   --->   Operation 578 'zext' 'cast1' <Predicate = (exitcond15)> <Delay = 0.00>
ST_94 : Operation 579 [1/1] (8.51ns)   --->   "%bound = mul i62 %cast, %cast1" [WienerDeblur.cpp:69]   --->   Operation 579 'mul' 'bound' <Predicate = (exitcond15)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 580 [1/1] (1.76ns)   --->   "br label %32" [WienerDeblur.cpp:263]   --->   Operation 580 'br' <Predicate = (exitcond15)> <Delay = 1.76>

State 95 <SV = 28> <Delay = 6.51>
ST_95 : Operation 581 [1/1] (0.00ns)   --->   "%i_op_assign_14 = phi i32 [ %c_17, %31 ], [ 0, %.preheader545.preheader ]"   --->   Operation 581 'phi' 'i_op_assign_14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 582 [1/1] (2.47ns)   --->   "%exitcond20 = icmp eq i32 %i_op_assign_14, %cols_V_read" [WienerDeblur.cpp:253]   --->   Operation 582 'icmp' 'exitcond20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 583 [1/1] (0.00ns)   --->   "%empty_437 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1920, i64 0)"   --->   Operation 583 'speclooptripcount' 'empty_437' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 584 [1/1] (2.55ns)   --->   "%c_17 = add nsw i32 %i_op_assign_14, 1" [WienerDeblur.cpp:253]   --->   Operation 584 'add' 'c_17' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 585 [1/1] (0.00ns)   --->   "br i1 %exitcond20, label %.preheader546.loopexit, label %31" [WienerDeblur.cpp:253]   --->   Operation 585 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 586 [1/1] (3.63ns)   --->   "%xk2_M_real_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @xk2_M_real)" [WienerDeblur.cpp:255]   --->   Operation 586 'read' 'xk2_M_real_read' <Predicate = (!exitcond20)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_95 : Operation 587 [1/1] (0.00ns)   --->   "%p_Val2_101 = bitcast float %xk2_M_real_read to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 587 'bitcast' 'p_Val2_101' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_95 : Operation 588 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_101, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 588 'bitselect' 'p_Result_s' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_95 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_101, i32 23, i32 30) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 589 'partselect' 'tmp_V' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_95 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_V_8 = trunc i32 %p_Val2_101 to i23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 590 'trunc' 'tmp_V_8' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_95 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast4 = zext i8 %tmp_V to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 591 'zext' 'tmp_i_i_i_i_cast4' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_95 : Operation 592 [1/1] (1.91ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 592 'add' 'sh_assign' <Predicate = (!exitcond20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 593 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 593 'bitselect' 'isNeg' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_95 : Operation 594 [1/1] (1.91ns)   --->   "%tmp_i_i_i = sub i8 127, %tmp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 594 'sub' 'tmp_i_i_i' <Predicate = (!exitcond20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast = sext i8 %tmp_i_i_i to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 595 'sext' 'tmp_i_i_i_cast' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_95 : Operation 596 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %tmp_i_i_i_cast, i9 %sh_assign" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 596 'select' 'ush' <Predicate = (!exitcond20)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 597 [1/1] (3.63ns)   --->   "%xk2_M_imag_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @xk2_M_imag)" [WienerDeblur.cpp:256]   --->   Operation 597 'read' 'xk2_M_imag_read' <Predicate = (!exitcond20)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_95 : Operation 598 [1/1] (0.00ns)   --->   "br label %.preheader546"   --->   Operation 598 'br' <Predicate = (exitcond20)> <Delay = 0.00>

State 96 <SV = 29> <Delay = 7.67>
ST_96 : Operation 599 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_8, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 599 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_107)   --->   "%mantissa_V_7_cast5 = zext i25 %mantissa_V to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 600 'zext' 'mantissa_V_7_cast5' <Predicate = (!isNeg)> <Delay = 0.00>
ST_96 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_107)   --->   "%sh_assign_16_cast = sext i9 %ush to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 601 'sext' 'sh_assign_16_cast' <Predicate = (!isNeg)> <Delay = 0.00>
ST_96 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_107)   --->   "%sh_assign_16_cast_ca = sext i9 %ush to i25" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 602 'sext' 'sh_assign_16_cast_ca' <Predicate = (isNeg)> <Delay = 0.00>
ST_96 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_107)   --->   "%tmp_i_i_i_438 = zext i32 %sh_assign_16_cast to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 603 'zext' 'tmp_i_i_i_438' <Predicate = (!isNeg)> <Delay = 0.00>
ST_96 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_107)   --->   "%r_V = lshr i25 %mantissa_V, %sh_assign_16_cast_ca" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 604 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_107)   --->   "%r_V_42 = shl i79 %mantissa_V_7_cast5, %tmp_i_i_i_438" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 605 'shl' 'r_V_42' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_107)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 606 'bitselect' 'tmp_104' <Predicate = (isNeg)> <Delay = 0.00>
ST_96 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_107)   --->   "%tmp_93 = zext i1 %tmp_104 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 607 'zext' 'tmp_93' <Predicate = (isNeg)> <Delay = 0.00>
ST_96 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_107)   --->   "%tmp_94 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_42, i32 24, i32 55)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 608 'partselect' 'tmp_94' <Predicate = (!isNeg)> <Delay = 0.00>
ST_96 : Operation 609 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_107 = select i1 %isNeg, i32 %tmp_93, i32 %tmp_94" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 609 'select' 'p_Val2_107' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 610 [1/1] (2.55ns)   --->   "%result_V_4 = sub i32 0, %p_Val2_107" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 610 'sub' 'result_V_4' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 611 [1/1] (0.69ns)   --->   "%p_Val2_108 = select i1 %p_Result_s, i32 %result_V_4, i32 %p_Val2_107" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 611 'select' 'p_Val2_108' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i32 %p_Val2_108 to i8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 612 'trunc' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 613 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %xk2_M_imag_read to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 613 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 614 [1/1] (0.00ns)   --->   "%p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 614 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_V_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 615 'partselect' 'tmp_V_9' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_V_10 = trunc i32 %p_Val2_s to i23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 616 'trunc' 'tmp_V_10' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 617 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_10, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 617 'bitconcatenate' 'mantissa_V_2' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%mantissa_V_9_cast3 = zext i25 %mantissa_V_2 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 618 'zext' 'mantissa_V_9_cast3' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i1_cast2 = zext i8 %tmp_V_9 to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 619 'zext' 'tmp_i_i_i_i1_cast2' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 620 [1/1] (1.91ns)   --->   "%sh_assign_8 = add i9 -127, %tmp_i_i_i_i1_cast2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 620 'add' 'sh_assign_8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 621 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_8, i32 8)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 621 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 622 [1/1] (1.91ns)   --->   "%tmp_i_i_i3 = sub i8 127, %tmp_V_9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 622 'sub' 'tmp_i_i_i3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_i_i_i3_cast = sext i8 %tmp_i_i_i3 to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 623 'sext' 'tmp_i_i_i3_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 624 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %tmp_i_i_i3_cast, i9 %sh_assign_8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 624 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%sh_assign_19_cast = sext i9 %ush_2 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 625 'sext' 'sh_assign_19_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%sh_assign_19_cast_ca = sext i9 %ush_2 to i25" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 626 'sext' 'sh_assign_19_cast_ca' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%tmp_i_i_i3_439 = zext i32 %sh_assign_19_cast to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 627 'zext' 'tmp_i_i_i3_439' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%r_V_43 = lshr i25 %mantissa_V_2, %sh_assign_19_cast_ca" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 628 'lshr' 'r_V_43' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%r_V_44 = shl i79 %mantissa_V_9_cast3, %tmp_i_i_i3_439" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 629 'shl' 'r_V_44' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_43, i32 24)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 630 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%tmp_97 = zext i1 %tmp_109 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 631 'zext' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%tmp_98 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_44, i32 24, i32 55)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 632 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 633 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_109 = select i1 %isNeg_2, i32 %tmp_97, i32 %tmp_98" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 633 'select' 'p_Val2_109' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 97 <SV = 30> <Delay = 7.35>
ST_97 : Operation 634 [1/1] (2.47ns)   --->   "%abscond = icmp sgt i32 %p_Val2_108, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 634 'icmp' 'abscond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 635 [1/1] (1.91ns)   --->   "%tmp_76 = sub i8 0, %tmp_105" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 635 'sub' 'tmp_76' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 636 [1/1] (1.24ns)   --->   "%element_pixel_val_0 = select i1 %abscond, i8 %tmp_105, i8 %tmp_76" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:255]   --->   Operation 636 'select' 'element_pixel_val_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 637 [1/1] (2.55ns)   --->   "%result_V_6 = sub i32 0, %p_Val2_109" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 637 'sub' 'result_V_6' <Predicate = (p_Result_28)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 638 [1/1] (0.69ns)   --->   "%p_Val2_110 = select i1 %p_Result_28, i32 %result_V_6, i32 %p_Val2_109" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 638 'select' 'p_Val2_110' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_110 = trunc i32 %p_Val2_110 to i8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 639 'trunc' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 640 [1/1] (2.47ns)   --->   "%abscond1 = icmp sgt i32 %p_Val2_110, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 640 'icmp' 'abscond1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 641 [1/1] (1.91ns)   --->   "%tmp_78 = sub i8 0, %tmp_110" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 641 'sub' 'tmp_78' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 642 [1/1] (1.24ns)   --->   "%tmp_12 = select i1 %abscond1, i8 %tmp_110, i8 %tmp_78" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:256]   --->   Operation 642 'select' 'tmp_12' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str49)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->WienerDeblur.cpp:257]   --->   Operation 643 'specregionbegin' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 644 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->WienerDeblur.cpp:257]   --->   Operation 644 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 645 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_data_stream_0_V, i8 %element_pixel_val_0)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->WienerDeblur.cpp:257]   --->   Operation 645 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_97 : Operation 646 [1/1] (0.00ns)   --->   "%empty_440 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str49, i32 %tmp_79)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->WienerDeblur.cpp:257]   --->   Operation 646 'specregionend' 'empty_440' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str49)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->WienerDeblur.cpp:258]   --->   Operation 647 'specregionbegin' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 648 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->WienerDeblur.cpp:258]   --->   Operation 648 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 649 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i8P(i8* %res_imag_data_stream, i8 %tmp_12)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->WienerDeblur.cpp:258]   --->   Operation 649 'write' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 650 [1/1] (0.00ns)   --->   "%empty_441 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str49, i32 %tmp_81)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->WienerDeblur.cpp:258]   --->   Operation 650 'specregionend' 'empty_441' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 651 [1/1] (0.00ns)   --->   "br label %.preheader545" [WienerDeblur.cpp:253]   --->   Operation 651 'br' <Predicate = true> <Delay = 0.00>

State 98 <SV = 28> <Delay = 6.69>
ST_98 : Operation 652 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i62 [ 0, %.preheader.preheader ], [ %indvar_flatten_next, %.preheader ]"   --->   Operation 652 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 653 [1/1] (0.00ns)   --->   "%i_op_assign_12 = phi i32 [ 0, %.preheader.preheader ], [ %tmp_87_mid2_v, %.preheader ]" [WienerDeblur.cpp:265]   --->   Operation 653 'phi' 'i_op_assign_12' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 654 [1/1] (0.00ns)   --->   "%c12 = phi i30 [ 0, %.preheader.preheader ], [ %c_1, %.preheader ]"   --->   Operation 654 'phi' 'c12' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 655 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:264]   --->   Operation 655 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_127_cast = zext i32 %i_op_assign_12 to i33" [WienerDeblur.cpp:273]   --->   Operation 656 'zext' 'tmp_127_cast' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 657 [1/1] (2.48ns)   --->   "%tmp_72 = icmp eq i33 %tmp_127_cast, %ret_V" [WienerDeblur.cpp:273]   --->   Operation 657 'icmp' 'tmp_72' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 658 [1/1] (2.79ns)   --->   "%exitcond_flatten = icmp eq i62 %indvar_flatten, %bound" [WienerDeblur.cpp:69]   --->   Operation 658 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 659 [1/1] (3.46ns)   --->   "%indvar_flatten_next = add i62 %indvar_flatten, 1"   --->   Operation 659 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 660 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %33, label %.preheader" [WienerDeblur.cpp:69]   --->   Operation 660 'br' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 661 [1/1] (2.55ns)   --->   "%r_1 = add nsw i32 1, %i_op_assign_12" [WienerDeblur.cpp:263]   --->   Operation 661 'add' 'r_1' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 662 [1/1] (2.46ns)   --->   "%tmp_90 = icmp ult i30 %c12, %col_packets" [WienerDeblur.cpp:265]   --->   Operation 662 'icmp' 'tmp_90' <Predicate = (!exitcond_flatten)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 663 [1/1] (0.76ns)   --->   "%c14_mid2 = select i1 %tmp_90, i30 %c12, i30 0" [WienerDeblur.cpp:265]   --->   Operation 663 'select' 'c14_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_127_cast_mid1 = zext i32 %r_1 to i33" [WienerDeblur.cpp:273]   --->   Operation 664 'zext' 'tmp_127_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_98 : Operation 665 [1/1] (2.48ns)   --->   "%tmp_74_mid1 = icmp eq i33 %tmp_127_cast_mid1, %ret_V" [WienerDeblur.cpp:273]   --->   Operation 665 'icmp' 'tmp_74_mid1' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node out_stream_last_V_tm)   --->   "%tmp_74_mid2 = select i1 %tmp_90, i1 %tmp_72, i1 %tmp_74_mid1" [WienerDeblur.cpp:273]   --->   Operation 666 'select' 'tmp_74_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 667 [1/1] (0.69ns)   --->   "%tmp_87_mid2_v = select i1 %tmp_90, i32 %i_op_assign_12, i32 %r_1" [WienerDeblur.cpp:265]   --->   Operation 667 'select' 'tmp_87_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node out_stream_user_V_tm)   --->   "%tmp_92 = trunc i32 %tmp_87_mid2_v to i30" [WienerDeblur.cpp:265]   --->   Operation 668 'trunc' 'tmp_92' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_98 : Operation 669 [1/1] (0.00ns)   --->   "%c14_cast_mid2_cast = zext i30 %c14_mid2 to i31" [WienerDeblur.cpp:265]   --->   Operation 669 'zext' 'c14_cast_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_98 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node out_stream_user_V_tm)   --->   "%tmp_86 = or i30 %tmp_92, %c14_mid2" [WienerDeblur.cpp:265]   --->   Operation 670 'or' 'tmp_86' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node out_stream_user_V_tm)   --->   "%tmp_88 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %tmp_87_mid2_v, i32 30, i32 31)" [WienerDeblur.cpp:265]   --->   Operation 671 'partselect' 'tmp_88' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_98 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node out_stream_user_V_tm)   --->   "%tmp_89 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_88, i30 %tmp_86)" [WienerDeblur.cpp:272]   --->   Operation 672 'bitconcatenate' 'tmp_89' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_98 : Operation 673 [1/1] (2.47ns) (out node of the LUT)   --->   "%out_stream_user_V_tm = icmp eq i32 %tmp_89, 0" [WienerDeblur.cpp:272]   --->   Operation 673 'icmp' 'out_stream_user_V_tm' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 674 [1/1] (2.47ns)   --->   "%tmp_91 = icmp eq i31 %c14_cast_mid2_cast, %tmp_71" [WienerDeblur.cpp:273]   --->   Operation 674 'icmp' 'tmp_91' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 675 [1/1] (0.99ns) (out node of the LUT)   --->   "%out_stream_last_V_tm = and i1 %tmp_74_mid2, %tmp_91" [WienerDeblur.cpp:273]   --->   Operation 675 'and' 'out_stream_last_V_tm' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 29> <Delay = 3.63>
ST_99 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str47)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->WienerDeblur.cpp:267]   --->   Operation 676 'specregionbegin' 'tmp_82' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_99 : Operation 677 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->WienerDeblur.cpp:267]   --->   Operation 677 'specprotocol' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_99 : Operation 678 [1/1] (3.63ns)   --->   "%tmp_95 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %res_data_stream_0_V)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->WienerDeblur.cpp:267]   --->   Operation 678 'read' 'tmp_95' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_99 : Operation 679 [1/1] (0.00ns)   --->   "%empty_442 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str47, i32 %tmp_82)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->WienerDeblur.cpp:267]   --->   Operation 679 'specregionend' 'empty_442' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 100 <SV = 30> <Delay = 3.63>
ST_100 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str47)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->WienerDeblur.cpp:268]   --->   Operation 680 'specregionbegin' 'tmp_83' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_100 : Operation 681 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->WienerDeblur.cpp:268]   --->   Operation 681 'specprotocol' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_100 : Operation 682 [1/1] (3.63ns)   --->   "%tmp_96 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %res_data_stream_0_V)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->WienerDeblur.cpp:268]   --->   Operation 682 'read' 'tmp_96' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_100 : Operation 683 [1/1] (0.00ns)   --->   "%empty_443 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str47, i32 %tmp_83)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->WienerDeblur.cpp:268]   --->   Operation 683 'specregionend' 'empty_443' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 101 <SV = 31> <Delay = 3.63>
ST_101 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str47)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->WienerDeblur.cpp:269]   --->   Operation 684 'specregionbegin' 'tmp_84' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_101 : Operation 685 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->WienerDeblur.cpp:269]   --->   Operation 685 'specprotocol' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_101 : Operation 686 [1/1] (3.63ns)   --->   "%tmp_99 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %res_data_stream_0_V)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->WienerDeblur.cpp:269]   --->   Operation 686 'read' 'tmp_99' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_101 : Operation 687 [1/1] (0.00ns)   --->   "%empty_444 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str47, i32 %tmp_84)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->WienerDeblur.cpp:269]   --->   Operation 687 'specregionend' 'empty_444' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_101 : Operation 688 [1/1] (2.49ns)   --->   "%c_1 = add i30 1, %c14_mid2" [WienerDeblur.cpp:265]   --->   Operation 688 'add' 'c_1' <Predicate = (!exitcond_flatten)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 32> <Delay = 3.63>
ST_102 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str47)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->WienerDeblur.cpp:270]   --->   Operation 689 'specregionbegin' 'tmp_85' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_102 : Operation 690 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->WienerDeblur.cpp:270]   --->   Operation 690 'specprotocol' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_102 : Operation 691 [1/1] (3.63ns)   --->   "%tmp_100 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %res_data_stream_0_V)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->WienerDeblur.cpp:270]   --->   Operation 691 'read' 'tmp_100' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_102 : Operation 692 [1/1] (0.00ns)   --->   "%empty_445 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str47, i32 %tmp_85)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->WienerDeblur.cpp:270]   --->   Operation 692 'specregionend' 'empty_445' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_102 : Operation 693 [1/1] (0.00ns)   --->   "%p_Result_29 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_100, i8 %tmp_99, i8 %tmp_96, i8 %tmp_95)" [WienerDeblur.cpp:270]   --->   Operation 693 'bitconcatenate' 'p_Result_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_102 : Operation 694 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %OUTPUT_data_V, i1* %OUTPUT_user_V, i1* %OUTPUT_last_V, i32 %p_Result_29, i1 %out_stream_user_V_tm, i1 %out_stream_last_V_tm)" [WienerDeblur.cpp:270]   --->   Operation 694 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 103 <SV = 33> <Delay = 0.00>
ST_103 : Operation 695 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:264]   --->   Operation 695 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_103 : Operation 696 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [WienerDeblur.cpp:264]   --->   Operation 696 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_103 : Operation 697 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %OUTPUT_data_V, i1* %OUTPUT_user_V, i1* %OUTPUT_last_V, i32 %p_Result_29, i1 %out_stream_user_V_tm, i1 %out_stream_last_V_tm)" [WienerDeblur.cpp:270]   --->   Operation 697 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_103 : Operation 698 [1/1] (0.00ns)   --->   "br label %32" [WienerDeblur.cpp:265]   --->   Operation 698 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 104 <SV = 29> <Delay = 0.00>
ST_104 : Operation 699 [1/1] (0.00ns)   --->   "ret void" [WienerDeblur.cpp:277]   --->   Operation 699 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ guard_variable_for_W]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ kernel_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ xn1_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ xn1_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ xn1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ xk1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ out1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ middle_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ middle_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ out2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ xk1_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ xk1_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ out3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ out4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fft_kernel_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fft_kernel_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ gauss_blur_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ gauss_blur_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ pow_reduce_anonymo_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fft_kernel_modu_M_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fft_kernel_modu_M_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fft_kernel_modu2_M_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fft_kernel_modu2_M_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ G1_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ G1_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ G_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ G_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ out5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ middle2_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ middle2_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ out6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ xk2_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ xk2_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_105           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_106           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_107           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_108           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_109           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_110           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                  (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_338              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_339              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_340              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_341              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_342              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cols_V_read            (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000]
rows_V_read            (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000]
StgValue_119           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_120           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_343              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_344              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_345              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_346              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_347              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_348              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_349              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_350              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_351              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_352              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_353              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_354              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_355              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_356              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_357              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_358              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_359              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_360              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_361              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_362              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_363              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_364              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_365              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_366              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_367              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_368              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_369              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_370              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_371              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_372              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_151           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_152           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_153           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_154           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_155           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_156           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_157           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_158           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_159           (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
src_bw_data_stream_0   (alloca           ) [ 011111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_373              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_162           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
res_data_stream_0_V    (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_374              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_165           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
res_imag_data_stream   (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000]
StgValue_167           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_168           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_169           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_170           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_171           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_172           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_173           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
guard_variable_for_W_1 (load             ) [ 011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_175           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_176           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_177           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_178           (br               ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_rec1                 (phi              ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_sum                  (add              ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_181           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_182           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                  (icmp             ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_375              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_185           (br               ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_186           (br               ) [ 001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_rec2                 (phi              ) [ 000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_sum1                 (add              ) [ 001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_376              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_190           (br               ) [ 000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52                 (phi              ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_53                 (add              ) [ 000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_193           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_194           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54                 (icmp             ) [ 000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_377              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_197           (br               ) [ 000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_55                 (icmp             ) [ 000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_199           (br               ) [ 001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_200           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_201           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_378              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_379              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_204           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_380              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_381              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_207           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_382              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_383              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_210           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_384              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_212           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_385              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_214           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_386              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_216           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_387              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_218           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_388              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_220           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_389              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_222           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_390              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_224           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_391              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_226           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_392              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_228           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_393              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_230           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_394              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_232           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_395              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_234           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_396              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_397              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_237           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_398              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_399              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_240           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_400              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_401              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_243           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_402              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_403              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_246           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
col_packets            (partselect       ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
col_packets_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
col_packets_cast       (zext             ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000]
packets                (mul              ) [ 000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_251           (br               ) [ 000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r                      (phi              ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_cast                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_56                 (icmp             ) [ 000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_404              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_4                    (add              ) [ 000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_257           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_405              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dat_V_1                (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_262           (specprotocol     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_263           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_406              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                  (partselect       ) [ 000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                  (partselect       ) [ 000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                  (partselect       ) [ 000001011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_58                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_269           (specprotocol     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_270           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_407              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_59                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_273           (specprotocol     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_274           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_408              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_277           (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_60                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_279           (specprotocol     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_280           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_409              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_410              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_283           (br               ) [ 000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_284           (br               ) [ 000000000011111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_op_assign            (phi              ) [ 000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond7              (icmp             ) [ 000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_411              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_5                    (add              ) [ 000000000011111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_289           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_290           (br               ) [ 000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_291           (br               ) [ 000000000001111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
i_op_assign_2          (phi              ) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond9              (icmp             ) [ 000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_412              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c                      (add              ) [ 000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_296           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_62                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_298           (specprotocol     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_63                 (read             ) [ 000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_413              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_301           (br               ) [ 000000000011111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_73                 (zext             ) [ 000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_64                 (uitofp           ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_309           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_310           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_311           (br               ) [ 000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_op_assign_3          (phi              ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond8              (icmp             ) [ 000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
empty_414              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_6                    (add              ) [ 000000000001000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_316           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_317           (br               ) [ 000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_318           (br               ) [ 000000000000000000001111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
i_op_assign_4          (phi              ) [ 000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond10             (icmp             ) [ 000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
empty_415              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_4                    (add              ) [ 000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_323           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xn1_M_real_read        (read             ) [ 000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xn1_M_imag_read        (read             ) [ 000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_327           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_328           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_329           (br               ) [ 000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_330           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_331           (br               ) [ 000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
i_op_assign_5          (phi              ) [ 000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond11             (icmp             ) [ 000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
empty_416              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_5                    (add              ) [ 000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_336           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out1_read              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_74                 (trunc            ) [ 000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_339           (br               ) [ 000000000001000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
out1_M_real_load       (bitcast          ) [ 000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000]
out1_read_1            (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out1_M_imag_load_ne    (partselect       ) [ 000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
out1_M_imag_load       (bitcast          ) [ 000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_65                 (fmul             ) [ 000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_351           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_66                 (fmul             ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_353           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_354           (br               ) [ 000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
c5                     (phi              ) [ 000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond1              (icmp             ) [ 000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000]
empty_417              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_7                    (add              ) [ 000000000000000000001000000000001111111111110000000000000000000000000000000000000000000000000000000000000]
StgValue_359           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_360           (br               ) [ 000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000]
r6                     (phi              ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3              (icmp             ) [ 000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000]
empty_418              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_7                    (add              ) [ 000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000]
StgValue_366           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
middle_M_real_read     (read             ) [ 000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
middle_M_imag_read     (read             ) [ 000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_370           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_371           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_372           (br               ) [ 000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000]
StgValue_373           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_374           (br               ) [ 000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000]
r7                     (phi              ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
exitcond6              (icmp             ) [ 000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000]
empty_419              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_8                    (add              ) [ 000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000]
StgValue_379           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out2_read              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_75                 (trunc            ) [ 000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
StgValue_382           (br               ) [ 000000000000000000001000000000001111111111110000000000000000000000000000000000000000000000000000000000000]
out2_M_real_load       (bitcast          ) [ 000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000]
out2_read_1            (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out2_M_imag_load_ne    (partselect       ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000]
out2_M_imag_load       (bitcast          ) [ 000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000]
tmp_67                 (fmul             ) [ 000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
StgValue_394           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_68                 (fmul             ) [ 000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
StgValue_396           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_397           (br               ) [ 000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000]
StgValue_398           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_399           (br               ) [ 000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000]
r8                     (phi              ) [ 000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
exitcond2              (icmp             ) [ 000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000]
empty_420              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_10                   (add              ) [ 000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000]
StgValue_404           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_405           (br               ) [ 000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000]
StgValue_406           (br               ) [ 000000000000000000000000000000000000000000000111111111111111111110000000000000000000000000000000000000000]
c9                     (phi              ) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
exitcond5              (icmp             ) [ 000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000]
empty_421              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_6                    (add              ) [ 000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000]
StgValue_411           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
kernel_M_real_read     (read             ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
kernel_M_imag_read     (read             ) [ 000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000]
StgValue_415           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_416           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_417           (br               ) [ 000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000]
StgValue_418           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_419           (br               ) [ 000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000]
i_op_assign_6          (phi              ) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
exitcond14             (icmp             ) [ 000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000]
empty_422              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_8                    (add              ) [ 000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000]
StgValue_424           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out3_read              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_77                 (trunc            ) [ 000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
StgValue_427           (br               ) [ 000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000]
out3_M_real_load       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_429           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out3_read_1            (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out3_M_imag_load_ne    (partselect       ) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
out3_M_imag_load       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_433           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_434           (br               ) [ 000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000]
c6                     (phi              ) [ 000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
exitcond4              (icmp             ) [ 000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000]
empty_423              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_9                    (add              ) [ 000000000000000000000000000000000000000000000100000001111111111110000000000000000000000000000000000000000]
StgValue_439           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_440           (br               ) [ 000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000]
r9                     (phi              ) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
exitcond               (icmp             ) [ 000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000]
empty_424              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_9                    (add              ) [ 000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000]
StgValue_446           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
middle_M_real_read_1   (read             ) [ 000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
middle_M_imag_read_1   (read             ) [ 000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000]
StgValue_450           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_451           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_452           (br               ) [ 000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000]
StgValue_453           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_454           (br               ) [ 000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000]
i_op_assign_7          (phi              ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
exitcond17             (icmp             ) [ 000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000]
empty_425              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_14                   (add              ) [ 000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000]
StgValue_459           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out4_read              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_80                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
StgValue_462           (br               ) [ 000000000000000000000000000000000000000000000100000001111111111110000000000000000000000000000000000000000]
out4_M_real_load       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000]
out4_read_1            (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out4_M_imag_load_ne    (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
out4_M_imag_load       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000]
tmp_69                 (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
StgValue_474           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_70                 (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
StgValue_476           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_477           (br               ) [ 000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000]
StgValue_478           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_480           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_482           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_484           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_486           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_488           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_426              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_427              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_492           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_428              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_429              (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_495           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_496           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_497           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000]
i_op_assign_8          (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000]
exitcond12             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000]
empty_430              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_13                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000]
StgValue_502           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_503           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000]
StgValue_504           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000000]
i_op_assign_9          (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
exitcond16             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000]
empty_431              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_13                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000]
StgValue_509           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xk1_M_real_read        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
xk1_M_imag_read        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000]
StgValue_513           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_514           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_515           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000]
StgValue_516           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_517           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000]
i_op_assign_10         (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
exitcond19             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000]
empty_432              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_16                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000]
StgValue_522           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out5_read              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_87                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
StgValue_525           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000]
out5_M_real_load       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_527           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out5_read_1            (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out5_M_imag_load_ne    (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
out5_M_imag_load       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_531           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_532           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000]
i_op_assign_s          (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
exitcond13             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000]
empty_433              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_12                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000100000001111111100000000000]
StgValue_537           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_538           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000]
StgValue_539           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000]
i_op_assign_11         (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
exitcond18             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000]
empty_434              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_16                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000]
StgValue_544           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
middle2_M_real_read    (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000]
middle2_M_imag_read    (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000]
StgValue_548           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_549           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_550           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000]
StgValue_551           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_552           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000]
i_op_assign_13         (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
exitcond21             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000]
empty_435              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_18                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000]
StgValue_557           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out6_read              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_112                (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
StgValue_560           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000100000001111111100000000000]
out6_M_real_load       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_562           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out6_read_1            (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out6_M_imag_load_ne    (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000]
out6_M_imag_load       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_566           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_567           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000]
i_op_assign_1          (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
exitcond15             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
empty_436              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_15                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011110000000]
StgValue_572           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_573           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000]
tmp_71                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110]
lhs_V_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110]
cast                   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cast1                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bound                  (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110]
StgValue_580           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
i_op_assign_14         (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000]
exitcond20             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000]
empty_437              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_17                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000]
StgValue_585           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xk2_M_real_read        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_101             (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s             (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
tmp_V                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_8                (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
tmp_i_i_i_i_cast4      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                  (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
tmp_i_i_i              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_cast         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                    (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
xk2_M_imag_read        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
StgValue_598           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011110000000]
mantissa_V             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_V_7_cast5     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_16_cast      (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_16_cast_ca   (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_438          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                    (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_42                 (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_104                (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_93                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_94                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_107             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_4             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_108             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
tmp_105                (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
p_Val2_s               (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_28            (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
tmp_V_9                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_10               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_V_2           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_V_9_cast3     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_i1_cast2     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_8            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_2                (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i3             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i3_cast        (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_2                  (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_19_cast      (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_19_cast_ca   (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i3_439         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_43                 (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_44                 (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_109                (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_97                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_98                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_109             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
abscond                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_76                 (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
element_pixel_val_0    (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_6             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_110             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_110                (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
abscond1               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_78                 (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_79                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_644           (specprotocol     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_645           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_440              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_81                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_648           (specprotocol     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_649           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_441              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_651           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000]
indvar_flatten         (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
i_op_assign_12         (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
c12                    (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
StgValue_655           (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_127_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_72                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_flatten       (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110]
indvar_flatten_next    (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001111110]
StgValue_660           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_1                    (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_90                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c14_mid2               (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000]
tmp_127_cast_mid1      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_74_mid1            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_74_mid2            (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_87_mid2_v          (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001111110]
tmp_92                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c14_cast_mid2_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_86                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_88                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_89                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_stream_user_V_tm   (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110]
tmp_91                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_stream_last_V_tm   (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110]
tmp_82                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_677           (specprotocol     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_95                 (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011100]
empty_442              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_83                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_681           (specprotocol     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_96                 (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001100]
empty_443              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_84                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_685           (specprotocol     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_99                 (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100]
empty_444              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_1                    (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001100110]
tmp_85                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_690           (specprotocol     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_100                (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_445              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_29            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010]
StgValue_695           (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_696           (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_697           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_698           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001111110]
StgValue_699           (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUTPUT_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OUTPUT_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OUTPUT_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rows_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cols_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="guard_variable_for_W">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_W"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_M_real">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_M_real"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_M_imag">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_M_imag"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="xn1_M_real">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn1_M_real"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="xn1_M_imag">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn1_M_imag"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="xn1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="xk1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="middle_M_real">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="middle_M_real"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="middle_M_imag">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="middle_M_imag"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="in2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="xk1_M_real">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk1_M_real"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="xk1_M_imag">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk1_M_imag"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="in3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="in4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out4">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="fft_kernel_M_real">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_M_real"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="fft_kernel_M_imag">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_M_imag"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="gauss_blur_M_real">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_blur_M_real"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="gauss_blur_M_imag">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_blur_M_imag"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="pow_reduce_anonymo_20">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="pow_reduce_anonymo_19">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="pow_reduce_anonymo_16">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="pow_reduce_anonymo_17">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="pow_reduce_anonymo_12">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="pow_reduce_anonymo_13">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="pow_reduce_anonymo_14">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="pow_reduce_anonymo_15">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="pow_reduce_anonymo_18">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="pow_reduce_anonymo_21">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="fft_kernel_modu_M_r">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_modu_M_r"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="fft_kernel_modu_M_i">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_modu_M_i"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="fft_kernel_modu2_M_s">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_modu2_M_s"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="fft_kernel_modu2_M_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_modu2_M_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="G1_M_real">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G1_M_real"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="G1_M_imag">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G1_M_imag"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="G_M_real">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_M_real"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="G_M_imag">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_M_imag"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="in5">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="out5">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="middle2_M_real">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="middle2_M_real"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="middle2_M_imag">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="middle2_M_imag"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="in6">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="out6">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="xk2_M_real">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk2_M_real"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="xk2_M_imag">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk2_M_imag"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_OC_M_imag53_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_OC_M_real50_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_modu_OC_1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_modu_OC_s"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_blur_OC_M_ima"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_blur_OC_M_rea"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="G1_OC_M_imag377_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str378"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="G1_OC_M_real374_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str375"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_OC_M_ima"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str372"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_OC_M_rea"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str369"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_modu2_OC_2"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str366"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_modu2_OC_s"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str363"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1359_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str360"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2356_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in3353_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in4350_str"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in5347_str"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in6344_str"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str345"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_OC_M_imag341"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str342"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_OC_M_real338"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str339"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="middle_OC_M_imag335"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str336"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="middle_OC_M_real332"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="middle2_OC_M_imag32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="middle2_OC_M_real32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1323_str"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out2320_str"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out3317_str"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out4314_str"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out5311_str"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out6308_str"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk1_OC_M_imag302_st"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str303"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk1_OC_M_real299_st"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str300"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk2_OC_M_imag296_st"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str297"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk2_OC_M_real293_st"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str294"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn1_OC_M_imag287_st"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn1_OC_M_real284_st"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WienerDeblur_str"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_bw_OC_data_strea"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str241"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str242"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str243"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str244"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str245"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_OC_data_stream_L"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str247"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str248"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str250"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str251"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str252"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn1_OC_M_real_str"/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn1_OC_M_imag_str"/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk1_OC_M_real_str"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str279"/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk1_OC_M_imag_str"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str280"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk2_OC_M_real_str"/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str277"/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk2_OC_M_imag_str"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str278"/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_str"/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str276"/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1_str"/></StgValue>
</bind>
</comp>

<comp id="400" class="1001" name="const_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str275"/></StgValue>
</bind>
</comp>

<comp id="402" class="1001" name="const_402">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_str"/></StgValue>
</bind>
</comp>

<comp id="404" class="1001" name="const_404">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str274"/></StgValue>
</bind>
</comp>

<comp id="406" class="1001" name="const_406">
<pin_list>
<pin id="407" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out2_str"/></StgValue>
</bind>
</comp>

<comp id="408" class="1001" name="const_408">
<pin_list>
<pin id="409" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str273"/></StgValue>
</bind>
</comp>

<comp id="410" class="1001" name="const_410">
<pin_list>
<pin id="411" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in3_str"/></StgValue>
</bind>
</comp>

<comp id="412" class="1001" name="const_412">
<pin_list>
<pin id="413" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str272"/></StgValue>
</bind>
</comp>

<comp id="414" class="1001" name="const_414">
<pin_list>
<pin id="415" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out3_str"/></StgValue>
</bind>
</comp>

<comp id="416" class="1001" name="const_416">
<pin_list>
<pin id="417" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str271"/></StgValue>
</bind>
</comp>

<comp id="418" class="1001" name="const_418">
<pin_list>
<pin id="419" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in4_str"/></StgValue>
</bind>
</comp>

<comp id="420" class="1001" name="const_420">
<pin_list>
<pin id="421" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str270"/></StgValue>
</bind>
</comp>

<comp id="422" class="1001" name="const_422">
<pin_list>
<pin id="423" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out4_str"/></StgValue>
</bind>
</comp>

<comp id="424" class="1001" name="const_424">
<pin_list>
<pin id="425" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str269"/></StgValue>
</bind>
</comp>

<comp id="426" class="1001" name="const_426">
<pin_list>
<pin id="427" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in5_str"/></StgValue>
</bind>
</comp>

<comp id="428" class="1001" name="const_428">
<pin_list>
<pin id="429" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str268"/></StgValue>
</bind>
</comp>

<comp id="430" class="1001" name="const_430">
<pin_list>
<pin id="431" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out5_str"/></StgValue>
</bind>
</comp>

<comp id="432" class="1001" name="const_432">
<pin_list>
<pin id="433" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str267"/></StgValue>
</bind>
</comp>

<comp id="434" class="1001" name="const_434">
<pin_list>
<pin id="435" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in6_str"/></StgValue>
</bind>
</comp>

<comp id="436" class="1001" name="const_436">
<pin_list>
<pin id="437" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str266"/></StgValue>
</bind>
</comp>

<comp id="438" class="1001" name="const_438">
<pin_list>
<pin id="439" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out6_str"/></StgValue>
</bind>
</comp>

<comp id="440" class="1001" name="const_440">
<pin_list>
<pin id="441" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str265"/></StgValue>
</bind>
</comp>

<comp id="442" class="1001" name="const_442">
<pin_list>
<pin id="443" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="middle_OC_M_real_st"/></StgValue>
</bind>
</comp>

<comp id="444" class="1001" name="const_444">
<pin_list>
<pin id="445" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str263"/></StgValue>
</bind>
</comp>

<comp id="446" class="1001" name="const_446">
<pin_list>
<pin id="447" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="middle_OC_M_imag_st"/></StgValue>
</bind>
</comp>

<comp id="448" class="1001" name="const_448">
<pin_list>
<pin id="449" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str264"/></StgValue>
</bind>
</comp>

<comp id="450" class="1001" name="const_450">
<pin_list>
<pin id="451" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="middle2_OC_M_real_s"/></StgValue>
</bind>
</comp>

<comp id="452" class="1001" name="const_452">
<pin_list>
<pin id="453" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str261"/></StgValue>
</bind>
</comp>

<comp id="454" class="1001" name="const_454">
<pin_list>
<pin id="455" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="middle2_OC_M_imag_s"/></StgValue>
</bind>
</comp>

<comp id="456" class="1001" name="const_456">
<pin_list>
<pin id="457" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str262"/></StgValue>
</bind>
</comp>

<comp id="458" class="1001" name="const_458">
<pin_list>
<pin id="459" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_OC_M_real_st"/></StgValue>
</bind>
</comp>

<comp id="460" class="1001" name="const_460">
<pin_list>
<pin id="461" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str259"/></StgValue>
</bind>
</comp>

<comp id="462" class="1001" name="const_462">
<pin_list>
<pin id="463" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_OC_M_imag_st"/></StgValue>
</bind>
</comp>

<comp id="464" class="1001" name="const_464">
<pin_list>
<pin id="465" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str260"/></StgValue>
</bind>
</comp>

<comp id="466" class="1001" name="const_466">
<pin_list>
<pin id="467" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_OC_M_rea_1"/></StgValue>
</bind>
</comp>

<comp id="468" class="1001" name="const_468">
<pin_list>
<pin id="469" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str257"/></StgValue>
</bind>
</comp>

<comp id="470" class="1001" name="const_470">
<pin_list>
<pin id="471" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_OC_M_ima_1"/></StgValue>
</bind>
</comp>

<comp id="472" class="1001" name="const_472">
<pin_list>
<pin id="473" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str258"/></StgValue>
</bind>
</comp>

<comp id="474" class="1001" name="const_474">
<pin_list>
<pin id="475" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="476" class="1001" name="const_476">
<pin_list>
<pin id="477" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="478" class="1001" name="const_478">
<pin_list>
<pin id="479" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="480" class="1001" name="const_480">
<pin_list>
<pin id="481" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="482" class="1001" name="const_482">
<pin_list>
<pin id="483" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="484" class="1001" name="const_484">
<pin_list>
<pin id="485" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="486" class="1001" name="const_486">
<pin_list>
<pin id="487" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="488" class="1001" name="const_488">
<pin_list>
<pin id="489" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="490" class="1001" name="const_490">
<pin_list>
<pin id="491" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="492" class="1001" name="const_492">
<pin_list>
<pin id="493" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="494" class="1001" name="const_494">
<pin_list>
<pin id="495" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="496" class="1001" name="const_496">
<pin_list>
<pin id="497" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="498" class="1001" name="const_498">
<pin_list>
<pin id="499" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="500" class="1001" name="const_500">
<pin_list>
<pin id="501" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="502" class="1001" name="const_502">
<pin_list>
<pin id="503" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="504" class="1001" name="const_504">
<pin_list>
<pin id="505" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="506" class="1001" name="const_506">
<pin_list>
<pin id="507" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="508" class="1001" name="const_508">
<pin_list>
<pin id="509" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="510" class="1001" name="const_510">
<pin_list>
<pin id="511" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="512" class="1001" name="const_512">
<pin_list>
<pin id="513" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="514" class="1001" name="const_514">
<pin_list>
<pin id="515" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="516" class="1001" name="const_516">
<pin_list>
<pin id="517" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="518" class="1001" name="const_518">
<pin_list>
<pin id="519" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="520" class="1001" name="const_520">
<pin_list>
<pin id="521" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real379"/></StgValue>
</bind>
</comp>

<comp id="522" class="1001" name="const_522">
<pin_list>
<pin id="523" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag380"/></StgValue>
</bind>
</comp>

<comp id="524" class="1001" name="const_524">
<pin_list>
<pin id="525" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="526" class="1001" name="const_526">
<pin_list>
<pin id="527" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_top"/></StgValue>
</bind>
</comp>

<comp id="528" class="1001" name="const_528">
<pin_list>
<pin id="529" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="530" class="1001" name="const_530">
<pin_list>
<pin id="531" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real.1"/></StgValue>
</bind>
</comp>

<comp id="532" class="1001" name="const_532">
<pin_list>
<pin id="533" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag.1"/></StgValue>
</bind>
</comp>

<comp id="534" class="1001" name="const_534">
<pin_list>
<pin id="535" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="536" class="1001" name="const_536">
<pin_list>
<pin id="537" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="538" class="1001" name="const_538">
<pin_list>
<pin id="539" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="540" class="1001" name="const_540">
<pin_list>
<pin id="541" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="542" class="1001" name="const_542">
<pin_list>
<pin id="543" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="544" class="1001" name="const_544">
<pin_list>
<pin id="545" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="546" class="1001" name="const_546">
<pin_list>
<pin id="547" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="548" class="1001" name="const_548">
<pin_list>
<pin id="549" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="550" class="1001" name="const_550">
<pin_list>
<pin id="551" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KernelMaker"/></StgValue>
</bind>
</comp>

<comp id="552" class="1001" name="const_552">
<pin_list>
<pin id="553" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InnerProd382"/></StgValue>
</bind>
</comp>

<comp id="554" class="1001" name="const_554">
<pin_list>
<pin id="555" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="556" class="1001" name="const_556">
<pin_list>
<pin id="557" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_modulus"/></StgValue>
</bind>
</comp>

<comp id="558" class="1001" name="const_558">
<pin_list>
<pin id="559" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InnerProd.1"/></StgValue>
</bind>
</comp>

<comp id="560" class="1001" name="const_560">
<pin_list>
<pin id="561" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_plus_SNR"/></StgValue>
</bind>
</comp>

<comp id="562" class="1001" name="const_562">
<pin_list>
<pin id="563" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_div.1"/></StgValue>
</bind>
</comp>

<comp id="564" class="1001" name="const_564">
<pin_list>
<pin id="565" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_div"/></StgValue>
</bind>
</comp>

<comp id="566" class="1001" name="const_566">
<pin_list>
<pin id="567" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InnerProd381"/></StgValue>
</bind>
</comp>

<comp id="568" class="1001" name="const_568">
<pin_list>
<pin id="569" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="G1_OC_M_real_str"/></StgValue>
</bind>
</comp>

<comp id="570" class="1001" name="const_570">
<pin_list>
<pin id="571" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str255"/></StgValue>
</bind>
</comp>

<comp id="572" class="1001" name="const_572">
<pin_list>
<pin id="573" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="G1_OC_M_imag_str"/></StgValue>
</bind>
</comp>

<comp id="574" class="1001" name="const_574">
<pin_list>
<pin id="575" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str256"/></StgValue>
</bind>
</comp>

<comp id="576" class="1001" name="const_576">
<pin_list>
<pin id="577" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_modu2_OC_1"/></StgValue>
</bind>
</comp>

<comp id="578" class="1001" name="const_578">
<pin_list>
<pin id="579" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str253"/></StgValue>
</bind>
</comp>

<comp id="580" class="1001" name="const_580">
<pin_list>
<pin id="581" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_modu2_OC_3"/></StgValue>
</bind>
</comp>

<comp id="582" class="1001" name="const_582">
<pin_list>
<pin id="583" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str254"/></StgValue>
</bind>
</comp>

<comp id="584" class="1001" name="const_584">
<pin_list>
<pin id="585" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="586" class="1001" name="const_586">
<pin_list>
<pin id="587" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="588" class="1001" name="const_588">
<pin_list>
<pin id="589" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="590" class="1001" name="const_590">
<pin_list>
<pin id="591" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="592" class="1001" name="const_592">
<pin_list>
<pin id="593" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="594" class="1001" name="const_594">
<pin_list>
<pin id="595" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="596" class="1001" name="const_596">
<pin_list>
<pin id="597" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="598" class="1001" name="const_598">
<pin_list>
<pin id="599" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="600" class="1001" name="const_600">
<pin_list>
<pin id="601" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="602" class="1001" name="const_602">
<pin_list>
<pin id="603" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="604" class="1001" name="const_604">
<pin_list>
<pin id="605" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="606" class="1001" name="const_606">
<pin_list>
<pin id="607" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="608" class="1001" name="const_608">
<pin_list>
<pin id="609" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="610" class="1001" name="const_610">
<pin_list>
<pin id="611" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="612" class="1001" name="const_612">
<pin_list>
<pin id="613" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="614" class="1001" name="const_614">
<pin_list>
<pin id="615" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="616" class="1001" name="const_616">
<pin_list>
<pin id="617" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="618" class="1001" name="const_618">
<pin_list>
<pin id="619" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="620" class="1001" name="const_620">
<pin_list>
<pin id="621" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="622" class="1001" name="const_622">
<pin_list>
<pin id="623" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="624" class="1004" name="src_bw_data_stream_0_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_bw_data_stream_0/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="res_data_stream_0_V_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="res_imag_data_stream_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="1" index="1" bw="8" slack="30"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_imag_data_stream/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="cols_V_read_read_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_V_read/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="rows_V_read_read_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_V_read/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="grp_write_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="0" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="0" index="2" bw="32" slack="0"/>
<pin id="652" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_176/1 StgValue_181/2 StgValue_193/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_write_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="0" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="0" index="2" bw="32" slack="0"/>
<pin id="660" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_177/1 StgValue_182/2 StgValue_194/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="empty_405_read_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="34" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="0" index="3" bw="1" slack="0"/>
<pin id="669" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_405/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_write_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="0" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="5"/>
<pin id="677" dir="0" index="2" bw="8" slack="0"/>
<pin id="678" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_263/6 StgValue_270/7 StgValue_274/8 StgValue_280/9 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_63_read_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="7"/>
<pin id="683" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_63/12 "/>
</bind>
</comp>

<comp id="685" class="1004" name="xn1_M_real_read_read_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xn1_M_real_read/21 "/>
</bind>
</comp>

<comp id="691" class="1004" name="xn1_M_imag_read_read_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xn1_M_imag_read/21 "/>
</bind>
</comp>

<comp id="697" class="1004" name="grp_read_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="0"/>
<pin id="699" dir="0" index="1" bw="64" slack="0"/>
<pin id="700" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out1_read/25 out1_read_1/26 "/>
</bind>
</comp>

<comp id="703" class="1004" name="grp_read_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="middle_M_real_read/33 middle_M_real_read_1/54 "/>
</bind>
</comp>

<comp id="709" class="1004" name="grp_read_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="middle_M_imag_read/33 middle_M_imag_read_1/54 "/>
</bind>
</comp>

<comp id="715" class="1004" name="grp_read_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="0"/>
<pin id="717" dir="0" index="1" bw="64" slack="0"/>
<pin id="718" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out2_read/37 out2_read_1/38 "/>
</bind>
</comp>

<comp id="721" class="1004" name="kernel_M_real_read_read_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_M_real_read/46 "/>
</bind>
</comp>

<comp id="727" class="1004" name="kernel_M_imag_read_read_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_M_imag_read/46 "/>
</bind>
</comp>

<comp id="733" class="1004" name="grp_read_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="64" slack="0"/>
<pin id="735" dir="0" index="1" bw="64" slack="0"/>
<pin id="736" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out3_read/50 out3_read_1/51 "/>
</bind>
</comp>

<comp id="739" class="1004" name="grp_read_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="64" slack="0"/>
<pin id="741" dir="0" index="1" bw="64" slack="0"/>
<pin id="742" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out4_read/58 out4_read_1/59 "/>
</bind>
</comp>

<comp id="745" class="1004" name="xk1_M_real_read_read_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xk1_M_real_read/79 "/>
</bind>
</comp>

<comp id="751" class="1004" name="xk1_M_imag_read_read_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xk1_M_imag_read/79 "/>
</bind>
</comp>

<comp id="757" class="1004" name="grp_read_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="0"/>
<pin id="759" dir="0" index="1" bw="64" slack="0"/>
<pin id="760" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out5_read/83 out5_read_1/84 "/>
</bind>
</comp>

<comp id="763" class="1004" name="middle2_M_real_read_read_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="middle2_M_real_read/87 "/>
</bind>
</comp>

<comp id="769" class="1004" name="middle2_M_imag_read_read_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="middle2_M_imag_read/87 "/>
</bind>
</comp>

<comp id="775" class="1004" name="grp_read_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="64" slack="0"/>
<pin id="777" dir="0" index="1" bw="64" slack="0"/>
<pin id="778" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out6_read/91 out6_read_1/92 "/>
</bind>
</comp>

<comp id="781" class="1004" name="xk2_M_real_read_read_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xk2_M_real_read/95 "/>
</bind>
</comp>

<comp id="787" class="1004" name="xk2_M_imag_read_read_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xk2_M_imag_read/95 "/>
</bind>
</comp>

<comp id="793" class="1004" name="StgValue_645_write_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="0" slack="0"/>
<pin id="795" dir="0" index="1" bw="8" slack="30"/>
<pin id="796" dir="0" index="2" bw="8" slack="0"/>
<pin id="797" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_645/97 "/>
</bind>
</comp>

<comp id="799" class="1004" name="StgValue_649_write_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="0" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="30"/>
<pin id="802" dir="0" index="2" bw="8" slack="0"/>
<pin id="803" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_649/97 "/>
</bind>
</comp>

<comp id="805" class="1004" name="grp_read_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="0" index="1" bw="8" slack="29"/>
<pin id="808" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_95/99 tmp_96/100 tmp_99/101 tmp_100/102 "/>
</bind>
</comp>

<comp id="810" class="1004" name="grp_write_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="0" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="0" index="2" bw="1" slack="0"/>
<pin id="814" dir="0" index="3" bw="1" slack="0"/>
<pin id="815" dir="0" index="4" bw="32" slack="0"/>
<pin id="816" dir="0" index="5" bw="1" slack="4"/>
<pin id="817" dir="0" index="6" bw="1" slack="4"/>
<pin id="818" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_694/102 "/>
</bind>
</comp>

<comp id="823" class="1005" name="p_rec1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="1"/>
<pin id="825" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_rec1 (phireg) "/>
</bind>
</comp>

<comp id="827" class="1004" name="p_rec1_phi_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="830" dir="0" index="2" bw="8" slack="0"/>
<pin id="831" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="832" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_rec1/2 "/>
</bind>
</comp>

<comp id="834" class="1005" name="p_rec2_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_rec2 (phireg) "/>
</bind>
</comp>

<comp id="838" class="1004" name="p_rec2_phi_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="0"/>
<pin id="840" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="841" dir="0" index="2" bw="1" slack="1"/>
<pin id="842" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="843" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_rec2/3 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_52_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="1"/>
<pin id="848" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 (phireg) "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_52_phi_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="853" dir="0" index="2" bw="8" slack="0"/>
<pin id="854" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="855" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="857" class="1005" name="r_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="31" slack="1"/>
<pin id="859" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="861" class="1004" name="r_phi_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="1"/>
<pin id="863" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="864" dir="0" index="2" bw="31" slack="0"/>
<pin id="865" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="866" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="868" class="1005" name="i_op_assign_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="872" class="1004" name="i_op_assign_phi_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="875" dir="0" index="2" bw="1" slack="1"/>
<pin id="876" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="877" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/11 "/>
</bind>
</comp>

<comp id="879" class="1005" name="i_op_assign_2_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="883" class="1004" name="i_op_assign_2_phi_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="0"/>
<pin id="885" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="886" dir="0" index="2" bw="1" slack="1"/>
<pin id="887" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="888" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/12 "/>
</bind>
</comp>

<comp id="890" class="1005" name="i_op_assign_3_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="894" class="1004" name="i_op_assign_3_phi_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="0"/>
<pin id="896" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="897" dir="0" index="2" bw="1" slack="1"/>
<pin id="898" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="899" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_3/20 "/>
</bind>
</comp>

<comp id="901" class="1005" name="i_op_assign_4_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_4 (phireg) "/>
</bind>
</comp>

<comp id="905" class="1004" name="i_op_assign_4_phi_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="908" dir="0" index="2" bw="1" slack="1"/>
<pin id="909" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="910" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_4/21 "/>
</bind>
</comp>

<comp id="912" class="1005" name="i_op_assign_5_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_5 (phireg) "/>
</bind>
</comp>

<comp id="916" class="1004" name="i_op_assign_5_phi_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="919" dir="0" index="2" bw="32" slack="0"/>
<pin id="920" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="921" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_5/25 "/>
</bind>
</comp>

<comp id="923" class="1005" name="c5_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="9" slack="1"/>
<pin id="925" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c5 (phireg) "/>
</bind>
</comp>

<comp id="927" class="1004" name="c5_phi_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="9" slack="0"/>
<pin id="929" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="930" dir="0" index="2" bw="1" slack="1"/>
<pin id="931" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="932" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5/32 "/>
</bind>
</comp>

<comp id="934" class="1005" name="r6_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="9" slack="1"/>
<pin id="936" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r6 (phireg) "/>
</bind>
</comp>

<comp id="938" class="1004" name="r6_phi_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="9" slack="0"/>
<pin id="940" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="941" dir="0" index="2" bw="1" slack="1"/>
<pin id="942" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="943" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r6/33 "/>
</bind>
</comp>

<comp id="945" class="1005" name="r7_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="9" slack="1"/>
<pin id="947" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r7 (phireg) "/>
</bind>
</comp>

<comp id="949" class="1004" name="r7_phi_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="952" dir="0" index="2" bw="9" slack="0"/>
<pin id="953" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="954" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r7/37 "/>
</bind>
</comp>

<comp id="956" class="1005" name="r8_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="9" slack="1"/>
<pin id="958" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r8 (phireg) "/>
</bind>
</comp>

<comp id="960" class="1004" name="r8_phi_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="963" dir="0" index="2" bw="9" slack="0"/>
<pin id="964" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="965" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r8/45 "/>
</bind>
</comp>

<comp id="967" class="1005" name="c9_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="9" slack="1"/>
<pin id="969" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c9 (phireg) "/>
</bind>
</comp>

<comp id="971" class="1004" name="c9_phi_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="9" slack="0"/>
<pin id="973" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="974" dir="0" index="2" bw="1" slack="1"/>
<pin id="975" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="976" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c9/46 "/>
</bind>
</comp>

<comp id="978" class="1005" name="i_op_assign_6_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_6 (phireg) "/>
</bind>
</comp>

<comp id="982" class="1004" name="i_op_assign_6_phi_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="985" dir="0" index="2" bw="32" slack="0"/>
<pin id="986" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="987" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_6/50 "/>
</bind>
</comp>

<comp id="989" class="1005" name="c6_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="9" slack="1"/>
<pin id="991" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c6 (phireg) "/>
</bind>
</comp>

<comp id="993" class="1004" name="c6_phi_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="9" slack="0"/>
<pin id="995" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="996" dir="0" index="2" bw="1" slack="1"/>
<pin id="997" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="998" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6/53 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="r9_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="9" slack="1"/>
<pin id="1002" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r9 (phireg) "/>
</bind>
</comp>

<comp id="1004" class="1004" name="r9_phi_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="9" slack="0"/>
<pin id="1006" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1007" dir="0" index="2" bw="1" slack="1"/>
<pin id="1008" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1009" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r9/54 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="i_op_assign_7_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="1"/>
<pin id="1013" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_7 (phireg) "/>
</bind>
</comp>

<comp id="1015" class="1004" name="i_op_assign_7_phi_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="1"/>
<pin id="1017" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1018" dir="0" index="2" bw="32" slack="0"/>
<pin id="1019" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1020" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_7/58 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="i_op_assign_8_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_8 (phireg) "/>
</bind>
</comp>

<comp id="1026" class="1004" name="i_op_assign_8_phi_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="1"/>
<pin id="1028" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1029" dir="0" index="2" bw="32" slack="0"/>
<pin id="1030" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1031" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_8/78 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="i_op_assign_9_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_9 (phireg) "/>
</bind>
</comp>

<comp id="1037" class="1004" name="i_op_assign_9_phi_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="0"/>
<pin id="1039" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1040" dir="0" index="2" bw="1" slack="1"/>
<pin id="1041" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1042" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_9/79 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="i_op_assign_10_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_10 (phireg) "/>
</bind>
</comp>

<comp id="1048" class="1004" name="i_op_assign_10_phi_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="1"/>
<pin id="1050" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1051" dir="0" index="2" bw="32" slack="0"/>
<pin id="1052" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1053" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_10/83 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="i_op_assign_s_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_s (phireg) "/>
</bind>
</comp>

<comp id="1059" class="1004" name="i_op_assign_s_phi_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="0"/>
<pin id="1061" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1062" dir="0" index="2" bw="1" slack="1"/>
<pin id="1063" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1064" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_s/86 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="i_op_assign_11_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_11 (phireg) "/>
</bind>
</comp>

<comp id="1070" class="1004" name="i_op_assign_11_phi_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="0"/>
<pin id="1072" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1073" dir="0" index="2" bw="1" slack="1"/>
<pin id="1074" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1075" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_11/87 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="i_op_assign_13_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_13 (phireg) "/>
</bind>
</comp>

<comp id="1081" class="1004" name="i_op_assign_13_phi_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="1"/>
<pin id="1083" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1084" dir="0" index="2" bw="32" slack="0"/>
<pin id="1085" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1086" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_13/91 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="i_op_assign_1_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="1"/>
<pin id="1090" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="1092" class="1004" name="i_op_assign_1_phi_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="0"/>
<pin id="1094" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1095" dir="0" index="2" bw="1" slack="1"/>
<pin id="1096" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1097" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/94 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="i_op_assign_14_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="1"/>
<pin id="1101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_14 (phireg) "/>
</bind>
</comp>

<comp id="1103" class="1004" name="i_op_assign_14_phi_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="0"/>
<pin id="1105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1106" dir="0" index="2" bw="1" slack="1"/>
<pin id="1107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1108" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_14/95 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="indvar_flatten_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="62" slack="1"/>
<pin id="1112" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="1114" class="1004" name="indvar_flatten_phi_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="1"/>
<pin id="1116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1117" dir="0" index="2" bw="62" slack="0"/>
<pin id="1118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1119" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/98 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="i_op_assign_12_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="1"/>
<pin id="1123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_12 (phireg) "/>
</bind>
</comp>

<comp id="1125" class="1004" name="i_op_assign_12_phi_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="1"/>
<pin id="1127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1128" dir="0" index="2" bw="32" slack="0"/>
<pin id="1129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1130" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_12/98 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="c12_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="30" slack="1"/>
<pin id="1134" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="c12 (phireg) "/>
</bind>
</comp>

<comp id="1136" class="1004" name="c12_phi_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="1"/>
<pin id="1138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1139" dir="0" index="2" bw="30" slack="1"/>
<pin id="1140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1141" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c12/98 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="grp_matrix_modulus_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="0" slack="0"/>
<pin id="1145" dir="0" index="1" bw="32" slack="0"/>
<pin id="1146" dir="0" index="2" bw="6" slack="0"/>
<pin id="1147" dir="0" index="3" bw="109" slack="0"/>
<pin id="1148" dir="0" index="4" bw="105" slack="0"/>
<pin id="1149" dir="0" index="5" bw="102" slack="0"/>
<pin id="1150" dir="0" index="6" bw="97" slack="0"/>
<pin id="1151" dir="0" index="7" bw="92" slack="0"/>
<pin id="1152" dir="0" index="8" bw="87" slack="0"/>
<pin id="1153" dir="0" index="9" bw="82" slack="0"/>
<pin id="1154" dir="0" index="10" bw="77" slack="0"/>
<pin id="1155" dir="0" index="11" bw="58" slack="0"/>
<pin id="1156" dir="0" index="12" bw="26" slack="0"/>
<pin id="1157" dir="0" index="13" bw="42" slack="0"/>
<pin id="1158" dir="0" index="14" bw="32" slack="0"/>
<pin id="1159" dir="0" index="15" bw="32" slack="0"/>
<pin id="1160" dir="0" index="16" bw="32" slack="0"/>
<pin id="1161" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_479/66 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="grp_fft_top_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="0" slack="0"/>
<pin id="1181" dir="0" index="1" bw="1" slack="0"/>
<pin id="1182" dir="0" index="2" bw="64" slack="0"/>
<pin id="1183" dir="0" index="3" bw="64" slack="0"/>
<pin id="1184" dir="0" index="4" bw="64" slack="0"/>
<pin id="1185" dir="0" index="5" bw="64" slack="0"/>
<pin id="1186" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_326/21 StgValue_369/33 StgValue_414/46 StgValue_449/54 StgValue_512/79 StgValue_547/87 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="grp_matrix_div_1_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="0" slack="0"/>
<pin id="1206" dir="0" index="1" bw="32" slack="0"/>
<pin id="1207" dir="0" index="2" bw="32" slack="0"/>
<pin id="1208" dir="0" index="3" bw="32" slack="0"/>
<pin id="1209" dir="0" index="4" bw="32" slack="0"/>
<pin id="1210" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_485/72 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="grp_matrix_div_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="0" slack="0"/>
<pin id="1218" dir="0" index="1" bw="32" slack="0"/>
<pin id="1219" dir="0" index="2" bw="32" slack="0"/>
<pin id="1220" dir="0" index="3" bw="32" slack="0"/>
<pin id="1221" dir="0" index="4" bw="32" slack="0"/>
<pin id="1222" dir="0" index="5" bw="32" slack="0"/>
<pin id="1223" dir="0" index="6" bw="32" slack="0"/>
<pin id="1224" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_487/74 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="grp_KernelMaker_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="0" slack="0"/>
<pin id="1234" dir="0" index="1" bw="32" slack="0"/>
<pin id="1235" dir="0" index="2" bw="32" slack="0"/>
<pin id="1236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_361/32 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="grp_InnerProd_1_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="0" slack="0"/>
<pin id="1242" dir="0" index="1" bw="32" slack="0"/>
<pin id="1243" dir="0" index="2" bw="32" slack="0"/>
<pin id="1244" dir="0" index="3" bw="32" slack="0"/>
<pin id="1245" dir="0" index="4" bw="32" slack="0"/>
<pin id="1246" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_481/68 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="grp_InnerProd381_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="0" slack="0"/>
<pin id="1254" dir="0" index="1" bw="32" slack="0"/>
<pin id="1255" dir="0" index="2" bw="32" slack="0"/>
<pin id="1256" dir="0" index="3" bw="32" slack="0"/>
<pin id="1257" dir="0" index="4" bw="32" slack="0"/>
<pin id="1258" dir="0" index="5" bw="32" slack="0"/>
<pin id="1259" dir="0" index="6" bw="32" slack="0"/>
<pin id="1260" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_489/76 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="grp_InnerProd382_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="0" slack="0"/>
<pin id="1270" dir="0" index="1" bw="32" slack="0"/>
<pin id="1271" dir="0" index="2" bw="32" slack="0"/>
<pin id="1272" dir="0" index="3" bw="32" slack="0"/>
<pin id="1273" dir="0" index="4" bw="32" slack="0"/>
<pin id="1274" dir="0" index="5" bw="32" slack="0"/>
<pin id="1275" dir="0" index="6" bw="32" slack="0"/>
<pin id="1276" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_441/53 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="grp_matrix_plus_SNR_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="0" slack="0"/>
<pin id="1286" dir="0" index="1" bw="32" slack="0"/>
<pin id="1287" dir="0" index="2" bw="32" slack="0"/>
<pin id="1288" dir="0" index="3" bw="32" slack="0"/>
<pin id="1289" dir="0" index="4" bw="32" slack="0"/>
<pin id="1290" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_483/70 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="grp_real_1_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="0" slack="0"/>
<pin id="1298" dir="0" index="1" bw="64" slack="0"/>
<pin id="1299" dir="0" index="2" bw="32" slack="1"/>
<pin id="1300" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_327/22 StgValue_370/34 StgValue_415/47 StgValue_450/55 StgValue_513/80 StgValue_548/88 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="grp_imag_1_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="0" slack="0"/>
<pin id="1310" dir="0" index="1" bw="64" slack="0"/>
<pin id="1311" dir="0" index="2" bw="32" slack="2"/>
<pin id="1312" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_328/23 StgValue_371/35 StgValue_416/48 StgValue_451/56 StgValue_514/81 StgValue_549/89 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="grp_real379_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="0" slack="0"/>
<pin id="1322" dir="0" index="1" bw="32" slack="0"/>
<pin id="1323" dir="0" index="2" bw="32" slack="0"/>
<pin id="1324" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_309/19 StgValue_351/30 StgValue_394/42 StgValue_429/51 StgValue_474/63 StgValue_527/84 StgValue_562/92 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="grp_imag380_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="0" slack="0"/>
<pin id="1334" dir="0" index="1" bw="32" slack="0"/>
<pin id="1335" dir="0" index="2" bw="32" slack="0"/>
<pin id="1336" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_310/19 StgValue_353/31 StgValue_396/43 StgValue_433/52 StgValue_476/64 StgValue_531/85 StgValue_566/93 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="grp_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="0"/>
<pin id="1347" dir="0" index="1" bw="32" slack="0"/>
<pin id="1348" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_65/26 tmp_66/27 tmp_67/38 tmp_68/39 tmp_69/59 tmp_70/60 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="grp_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="8" slack="0"/>
<pin id="1353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="tmp_64/13 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="1"/>
<pin id="1356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 tmp_66 tmp_67 tmp_68 tmp_69 tmp_70 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="1"/>
<pin id="1362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="middle_M_real_read middle_M_real_read_1 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="32" slack="2"/>
<pin id="1367" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="middle_M_imag_read middle_M_imag_read_1 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="guard_variable_for_W_1_load_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="0"/>
<pin id="1372" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_W_1/1 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="p_sum_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="0"/>
<pin id="1376" dir="0" index="1" bw="1" slack="0"/>
<pin id="1377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum/2 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="tmp_s_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="8" slack="0"/>
<pin id="1382" dir="0" index="1" bw="8" slack="0"/>
<pin id="1383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="p_sum1_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="8" slack="0"/>
<pin id="1388" dir="0" index="1" bw="1" slack="0"/>
<pin id="1389" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum1/3 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="tmp_53_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="8" slack="0"/>
<pin id="1394" dir="0" index="1" bw="1" slack="0"/>
<pin id="1395" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="tmp_54_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="8" slack="0"/>
<pin id="1400" dir="0" index="1" bw="8" slack="0"/>
<pin id="1401" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="tmp_55_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="8" slack="1"/>
<pin id="1406" dir="0" index="1" bw="8" slack="0"/>
<pin id="1407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="StgValue_200_store_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="0"/>
<pin id="1412" dir="0" index="1" bw="1" slack="0"/>
<pin id="1413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_200/4 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="col_packets_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="30" slack="0"/>
<pin id="1418" dir="0" index="1" bw="32" slack="3"/>
<pin id="1419" dir="0" index="2" bw="3" slack="0"/>
<pin id="1420" dir="0" index="3" bw="6" slack="0"/>
<pin id="1421" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="col_packets/4 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="col_packets_1_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="30" slack="0"/>
<pin id="1427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_packets_1/4 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="col_packets_cast_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="30" slack="0"/>
<pin id="1431" dir="1" index="1" bw="31" slack="24"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_packets_cast/4 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="packets_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="30" slack="0"/>
<pin id="1435" dir="0" index="1" bw="32" slack="3"/>
<pin id="1436" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="packets/4 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="r_cast_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="31" slack="0"/>
<pin id="1440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast/5 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="tmp_56_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="32" slack="0"/>
<pin id="1444" dir="0" index="1" bw="32" slack="1"/>
<pin id="1445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_56/5 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="r_4_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="31" slack="0"/>
<pin id="1449" dir="0" index="1" bw="1" slack="0"/>
<pin id="1450" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_4/5 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="dat_V_1_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="34" slack="0"/>
<pin id="1455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dat_V_1/6 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="tmp_61_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="0"/>
<pin id="1459" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="tmp_3_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="8" slack="0"/>
<pin id="1464" dir="0" index="1" bw="32" slack="0"/>
<pin id="1465" dir="0" index="2" bw="5" slack="0"/>
<pin id="1466" dir="0" index="3" bw="5" slack="0"/>
<pin id="1467" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="tmp_5_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="8" slack="0"/>
<pin id="1474" dir="0" index="1" bw="32" slack="0"/>
<pin id="1475" dir="0" index="2" bw="6" slack="0"/>
<pin id="1476" dir="0" index="3" bw="6" slack="0"/>
<pin id="1477" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="tmp_7_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="8" slack="0"/>
<pin id="1484" dir="0" index="1" bw="32" slack="0"/>
<pin id="1485" dir="0" index="2" bw="6" slack="0"/>
<pin id="1486" dir="0" index="3" bw="6" slack="0"/>
<pin id="1487" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="exitcond7_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="32" slack="0"/>
<pin id="1494" dir="0" index="1" bw="32" slack="6"/>
<pin id="1495" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/11 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="r_5_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="32" slack="0"/>
<pin id="1499" dir="0" index="1" bw="1" slack="0"/>
<pin id="1500" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_5/11 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="exitcond9_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="0"/>
<pin id="1505" dir="0" index="1" bw="32" slack="7"/>
<pin id="1506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/12 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="c_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="0"/>
<pin id="1510" dir="0" index="1" bw="1" slack="0"/>
<pin id="1511" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/12 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="tmp_73_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="8" slack="1"/>
<pin id="1516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73/13 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="exitcond8_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="32" slack="0"/>
<pin id="1520" dir="0" index="1" bw="32" slack="7"/>
<pin id="1521" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/20 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="r_6_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="32" slack="0"/>
<pin id="1525" dir="0" index="1" bw="1" slack="0"/>
<pin id="1526" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_6/20 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="exitcond10_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="0"/>
<pin id="1531" dir="0" index="1" bw="32" slack="8"/>
<pin id="1532" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/21 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="c_4_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="32" slack="0"/>
<pin id="1536" dir="0" index="1" bw="1" slack="0"/>
<pin id="1537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_4/21 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="exitcond11_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="0"/>
<pin id="1542" dir="0" index="1" bw="32" slack="10"/>
<pin id="1543" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond11/25 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="c_5_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="32" slack="0"/>
<pin id="1547" dir="0" index="1" bw="1" slack="0"/>
<pin id="1548" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_5/25 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="tmp_74_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="64" slack="0"/>
<pin id="1553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/25 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="out1_M_real_load_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="32" slack="1"/>
<pin id="1557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out1_M_real_load/26 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="out1_M_imag_load_ne_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="32" slack="0"/>
<pin id="1561" dir="0" index="1" bw="64" slack="0"/>
<pin id="1562" dir="0" index="2" bw="7" slack="0"/>
<pin id="1563" dir="0" index="3" bw="7" slack="0"/>
<pin id="1564" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out1_M_imag_load_ne/26 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="out1_M_imag_load_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="32" slack="1"/>
<pin id="1571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out1_M_imag_load/27 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="exitcond1_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="9" slack="0"/>
<pin id="1575" dir="0" index="1" bw="9" slack="0"/>
<pin id="1576" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/32 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="c_7_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="9" slack="0"/>
<pin id="1581" dir="0" index="1" bw="1" slack="0"/>
<pin id="1582" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_7/32 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="exitcond3_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="9" slack="0"/>
<pin id="1587" dir="0" index="1" bw="9" slack="0"/>
<pin id="1588" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/33 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="r_7_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="9" slack="0"/>
<pin id="1593" dir="0" index="1" bw="1" slack="0"/>
<pin id="1594" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_7/33 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="exitcond6_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="9" slack="0"/>
<pin id="1599" dir="0" index="1" bw="9" slack="0"/>
<pin id="1600" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/37 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="r_8_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="9" slack="0"/>
<pin id="1605" dir="0" index="1" bw="1" slack="0"/>
<pin id="1606" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_8/37 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="tmp_75_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="64" slack="0"/>
<pin id="1611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/37 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="out2_M_real_load_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="1"/>
<pin id="1615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out2_M_real_load/38 "/>
</bind>
</comp>

<comp id="1617" class="1004" name="out2_M_imag_load_ne_fu_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="32" slack="0"/>
<pin id="1619" dir="0" index="1" bw="64" slack="0"/>
<pin id="1620" dir="0" index="2" bw="7" slack="0"/>
<pin id="1621" dir="0" index="3" bw="7" slack="0"/>
<pin id="1622" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out2_M_imag_load_ne/38 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="out2_M_imag_load_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="32" slack="1"/>
<pin id="1629" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out2_M_imag_load/39 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="exitcond2_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="9" slack="0"/>
<pin id="1633" dir="0" index="1" bw="9" slack="0"/>
<pin id="1634" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/45 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="r_10_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="9" slack="0"/>
<pin id="1639" dir="0" index="1" bw="1" slack="0"/>
<pin id="1640" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_10/45 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="exitcond5_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="9" slack="0"/>
<pin id="1645" dir="0" index="1" bw="9" slack="0"/>
<pin id="1646" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/46 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="c_6_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="9" slack="0"/>
<pin id="1651" dir="0" index="1" bw="1" slack="0"/>
<pin id="1652" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_6/46 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="exitcond14_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="32" slack="0"/>
<pin id="1657" dir="0" index="1" bw="32" slack="13"/>
<pin id="1658" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond14/50 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="c_8_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="32" slack="0"/>
<pin id="1662" dir="0" index="1" bw="1" slack="0"/>
<pin id="1663" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_8/50 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="tmp_77_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="64" slack="0"/>
<pin id="1668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/50 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="out3_M_real_load_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="32" slack="1"/>
<pin id="1672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out3_M_real_load/51 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="out3_M_imag_load_ne_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="32" slack="0"/>
<pin id="1676" dir="0" index="1" bw="64" slack="0"/>
<pin id="1677" dir="0" index="2" bw="7" slack="0"/>
<pin id="1678" dir="0" index="3" bw="7" slack="0"/>
<pin id="1679" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out3_M_imag_load_ne/51 "/>
</bind>
</comp>

<comp id="1684" class="1004" name="out3_M_imag_load_fu_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="32" slack="1"/>
<pin id="1686" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out3_M_imag_load/52 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="exitcond4_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="9" slack="0"/>
<pin id="1690" dir="0" index="1" bw="9" slack="0"/>
<pin id="1691" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/53 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="c_9_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="9" slack="0"/>
<pin id="1696" dir="0" index="1" bw="1" slack="0"/>
<pin id="1697" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_9/53 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="exitcond_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="9" slack="0"/>
<pin id="1702" dir="0" index="1" bw="9" slack="0"/>
<pin id="1703" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/54 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="r_9_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="9" slack="0"/>
<pin id="1708" dir="0" index="1" bw="1" slack="0"/>
<pin id="1709" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_9/54 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="exitcond17_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="32" slack="0"/>
<pin id="1714" dir="0" index="1" bw="32" slack="14"/>
<pin id="1715" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond17/58 "/>
</bind>
</comp>

<comp id="1717" class="1004" name="r_14_fu_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="32" slack="0"/>
<pin id="1719" dir="0" index="1" bw="1" slack="0"/>
<pin id="1720" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_14/58 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="tmp_80_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="64" slack="0"/>
<pin id="1725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/58 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="out4_M_real_load_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="32" slack="1"/>
<pin id="1729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out4_M_real_load/59 "/>
</bind>
</comp>

<comp id="1731" class="1004" name="out4_M_imag_load_ne_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="32" slack="0"/>
<pin id="1733" dir="0" index="1" bw="64" slack="0"/>
<pin id="1734" dir="0" index="2" bw="7" slack="0"/>
<pin id="1735" dir="0" index="3" bw="7" slack="0"/>
<pin id="1736" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out4_M_imag_load_ne/59 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="out4_M_imag_load_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="32" slack="1"/>
<pin id="1743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out4_M_imag_load/60 "/>
</bind>
</comp>

<comp id="1745" class="1004" name="exitcond12_fu_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="32" slack="0"/>
<pin id="1747" dir="0" index="1" bw="32" slack="25"/>
<pin id="1748" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond12/78 "/>
</bind>
</comp>

<comp id="1750" class="1004" name="r_13_fu_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="32" slack="0"/>
<pin id="1752" dir="0" index="1" bw="1" slack="0"/>
<pin id="1753" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_13/78 "/>
</bind>
</comp>

<comp id="1756" class="1004" name="exitcond16_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="32" slack="0"/>
<pin id="1758" dir="0" index="1" bw="32" slack="26"/>
<pin id="1759" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond16/79 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="c_13_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="32" slack="0"/>
<pin id="1763" dir="0" index="1" bw="1" slack="0"/>
<pin id="1764" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_13/79 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="exitcond19_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="32" slack="0"/>
<pin id="1769" dir="0" index="1" bw="32" slack="28"/>
<pin id="1770" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond19/83 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="c_16_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="32" slack="0"/>
<pin id="1774" dir="0" index="1" bw="1" slack="0"/>
<pin id="1775" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_16/83 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="tmp_87_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="64" slack="0"/>
<pin id="1780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_87/83 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="out5_M_real_load_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="32" slack="1"/>
<pin id="1784" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out5_M_real_load/84 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="out5_M_imag_load_ne_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="32" slack="0"/>
<pin id="1788" dir="0" index="1" bw="64" slack="0"/>
<pin id="1789" dir="0" index="2" bw="7" slack="0"/>
<pin id="1790" dir="0" index="3" bw="7" slack="0"/>
<pin id="1791" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out5_M_imag_load_ne/84 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="out5_M_imag_load_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="32" slack="1"/>
<pin id="1798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out5_M_imag_load/85 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="exitcond13_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="32" slack="0"/>
<pin id="1802" dir="0" index="1" bw="32" slack="26"/>
<pin id="1803" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond13/86 "/>
</bind>
</comp>

<comp id="1805" class="1004" name="c_12_fu_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="32" slack="0"/>
<pin id="1807" dir="0" index="1" bw="1" slack="0"/>
<pin id="1808" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_12/86 "/>
</bind>
</comp>

<comp id="1811" class="1004" name="exitcond18_fu_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="32" slack="0"/>
<pin id="1813" dir="0" index="1" bw="32" slack="27"/>
<pin id="1814" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond18/87 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="r_16_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="32" slack="0"/>
<pin id="1818" dir="0" index="1" bw="1" slack="0"/>
<pin id="1819" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_16/87 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="exitcond21_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="32" slack="0"/>
<pin id="1824" dir="0" index="1" bw="32" slack="29"/>
<pin id="1825" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond21/91 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="r_18_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="32" slack="0"/>
<pin id="1829" dir="0" index="1" bw="1" slack="0"/>
<pin id="1830" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_18/91 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="tmp_112_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="64" slack="0"/>
<pin id="1835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_112/91 "/>
</bind>
</comp>

<comp id="1837" class="1004" name="out6_M_real_load_fu_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="32" slack="1"/>
<pin id="1839" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out6_M_real_load/92 "/>
</bind>
</comp>

<comp id="1841" class="1004" name="out6_M_imag_load_ne_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="32" slack="0"/>
<pin id="1843" dir="0" index="1" bw="64" slack="0"/>
<pin id="1844" dir="0" index="2" bw="7" slack="0"/>
<pin id="1845" dir="0" index="3" bw="7" slack="0"/>
<pin id="1846" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out6_M_imag_load_ne/92 "/>
</bind>
</comp>

<comp id="1851" class="1004" name="out6_M_imag_load_fu_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="32" slack="1"/>
<pin id="1853" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out6_M_imag_load/93 "/>
</bind>
</comp>

<comp id="1855" class="1004" name="exitcond15_fu_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="32" slack="0"/>
<pin id="1857" dir="0" index="1" bw="32" slack="27"/>
<pin id="1858" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond15/94 "/>
</bind>
</comp>

<comp id="1860" class="1004" name="r_15_fu_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="32" slack="0"/>
<pin id="1862" dir="0" index="1" bw="1" slack="0"/>
<pin id="1863" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_15/94 "/>
</bind>
</comp>

<comp id="1866" class="1004" name="tmp_71_fu_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="30" slack="24"/>
<pin id="1868" dir="0" index="1" bw="1" slack="0"/>
<pin id="1869" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_71/94 "/>
</bind>
</comp>

<comp id="1871" class="1004" name="lhs_V_cast_fu_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="32" slack="27"/>
<pin id="1873" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/94 "/>
</bind>
</comp>

<comp id="1874" class="1004" name="ret_V_fu_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="32" slack="0"/>
<pin id="1876" dir="0" index="1" bw="1" slack="0"/>
<pin id="1877" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/94 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="cast_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="32" slack="27"/>
<pin id="1882" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/94 "/>
</bind>
</comp>

<comp id="1883" class="1004" name="cast1_fu_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="30" slack="24"/>
<pin id="1885" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/94 "/>
</bind>
</comp>

<comp id="1886" class="1004" name="bound_fu_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="32" slack="0"/>
<pin id="1888" dir="0" index="1" bw="30" slack="0"/>
<pin id="1889" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/94 "/>
</bind>
</comp>

<comp id="1892" class="1004" name="exitcond20_fu_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="32" slack="0"/>
<pin id="1894" dir="0" index="1" bw="32" slack="28"/>
<pin id="1895" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond20/95 "/>
</bind>
</comp>

<comp id="1897" class="1004" name="c_17_fu_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="32" slack="0"/>
<pin id="1899" dir="0" index="1" bw="1" slack="0"/>
<pin id="1900" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_17/95 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="p_Val2_101_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="32" slack="0"/>
<pin id="1905" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_101/95 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="p_Result_s_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="1" slack="0"/>
<pin id="1909" dir="0" index="1" bw="32" slack="0"/>
<pin id="1910" dir="0" index="2" bw="6" slack="0"/>
<pin id="1911" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/95 "/>
</bind>
</comp>

<comp id="1915" class="1004" name="tmp_V_fu_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="8" slack="0"/>
<pin id="1917" dir="0" index="1" bw="32" slack="0"/>
<pin id="1918" dir="0" index="2" bw="6" slack="0"/>
<pin id="1919" dir="0" index="3" bw="6" slack="0"/>
<pin id="1920" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/95 "/>
</bind>
</comp>

<comp id="1925" class="1004" name="tmp_V_8_fu_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="32" slack="0"/>
<pin id="1927" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_8/95 "/>
</bind>
</comp>

<comp id="1929" class="1004" name="tmp_i_i_i_i_cast4_fu_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="8" slack="0"/>
<pin id="1931" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_cast4/95 "/>
</bind>
</comp>

<comp id="1933" class="1004" name="sh_assign_fu_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="8" slack="0"/>
<pin id="1935" dir="0" index="1" bw="8" slack="0"/>
<pin id="1936" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/95 "/>
</bind>
</comp>

<comp id="1939" class="1004" name="isNeg_fu_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="1" slack="0"/>
<pin id="1941" dir="0" index="1" bw="9" slack="0"/>
<pin id="1942" dir="0" index="2" bw="5" slack="0"/>
<pin id="1943" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/95 "/>
</bind>
</comp>

<comp id="1947" class="1004" name="tmp_i_i_i_fu_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="8" slack="0"/>
<pin id="1949" dir="0" index="1" bw="8" slack="0"/>
<pin id="1950" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_i/95 "/>
</bind>
</comp>

<comp id="1953" class="1004" name="tmp_i_i_i_cast_fu_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="8" slack="0"/>
<pin id="1955" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_i_cast/95 "/>
</bind>
</comp>

<comp id="1957" class="1004" name="ush_fu_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="1" slack="0"/>
<pin id="1959" dir="0" index="1" bw="9" slack="0"/>
<pin id="1960" dir="0" index="2" bw="9" slack="0"/>
<pin id="1961" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/95 "/>
</bind>
</comp>

<comp id="1965" class="1004" name="mantissa_V_fu_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="25" slack="0"/>
<pin id="1967" dir="0" index="1" bw="1" slack="0"/>
<pin id="1968" dir="0" index="2" bw="23" slack="1"/>
<pin id="1969" dir="0" index="3" bw="1" slack="0"/>
<pin id="1970" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/96 "/>
</bind>
</comp>

<comp id="1974" class="1004" name="mantissa_V_7_cast5_fu_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="25" slack="0"/>
<pin id="1976" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mantissa_V_7_cast5/96 "/>
</bind>
</comp>

<comp id="1978" class="1004" name="sh_assign_16_cast_fu_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="9" slack="1"/>
<pin id="1980" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_16_cast/96 "/>
</bind>
</comp>

<comp id="1981" class="1004" name="sh_assign_16_cast_ca_fu_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="9" slack="1"/>
<pin id="1983" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_16_cast_ca/96 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="tmp_i_i_i_438_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="9" slack="0"/>
<pin id="1986" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_438/96 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="r_V_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="25" slack="0"/>
<pin id="1990" dir="0" index="1" bw="9" slack="0"/>
<pin id="1991" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/96 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="r_V_42_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="25" slack="0"/>
<pin id="1996" dir="0" index="1" bw="32" slack="0"/>
<pin id="1997" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_42/96 "/>
</bind>
</comp>

<comp id="2000" class="1004" name="tmp_104_fu_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="1" slack="0"/>
<pin id="2002" dir="0" index="1" bw="25" slack="0"/>
<pin id="2003" dir="0" index="2" bw="6" slack="0"/>
<pin id="2004" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/96 "/>
</bind>
</comp>

<comp id="2008" class="1004" name="tmp_93_fu_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="1" slack="0"/>
<pin id="2010" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_93/96 "/>
</bind>
</comp>

<comp id="2012" class="1004" name="tmp_94_fu_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="32" slack="0"/>
<pin id="2014" dir="0" index="1" bw="79" slack="0"/>
<pin id="2015" dir="0" index="2" bw="6" slack="0"/>
<pin id="2016" dir="0" index="3" bw="7" slack="0"/>
<pin id="2017" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_94/96 "/>
</bind>
</comp>

<comp id="2022" class="1004" name="p_Val2_107_fu_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="1" slack="1"/>
<pin id="2024" dir="0" index="1" bw="32" slack="0"/>
<pin id="2025" dir="0" index="2" bw="32" slack="0"/>
<pin id="2026" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_107/96 "/>
</bind>
</comp>

<comp id="2029" class="1004" name="result_V_4_fu_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="1" slack="0"/>
<pin id="2031" dir="0" index="1" bw="32" slack="0"/>
<pin id="2032" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_4/96 "/>
</bind>
</comp>

<comp id="2035" class="1004" name="p_Val2_108_fu_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="1" slack="1"/>
<pin id="2037" dir="0" index="1" bw="32" slack="0"/>
<pin id="2038" dir="0" index="2" bw="32" slack="0"/>
<pin id="2039" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_108/96 "/>
</bind>
</comp>

<comp id="2042" class="1004" name="tmp_105_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="32" slack="0"/>
<pin id="2044" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_105/96 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="p_Val2_s_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="32" slack="1"/>
<pin id="2048" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/96 "/>
</bind>
</comp>

<comp id="2049" class="1004" name="p_Result_28_fu_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="1" slack="0"/>
<pin id="2051" dir="0" index="1" bw="32" slack="0"/>
<pin id="2052" dir="0" index="2" bw="6" slack="0"/>
<pin id="2053" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_28/96 "/>
</bind>
</comp>

<comp id="2057" class="1004" name="tmp_V_9_fu_2057">
<pin_list>
<pin id="2058" dir="0" index="0" bw="8" slack="0"/>
<pin id="2059" dir="0" index="1" bw="32" slack="0"/>
<pin id="2060" dir="0" index="2" bw="6" slack="0"/>
<pin id="2061" dir="0" index="3" bw="6" slack="0"/>
<pin id="2062" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_9/96 "/>
</bind>
</comp>

<comp id="2067" class="1004" name="tmp_V_10_fu_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="32" slack="0"/>
<pin id="2069" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_10/96 "/>
</bind>
</comp>

<comp id="2071" class="1004" name="mantissa_V_2_fu_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="25" slack="0"/>
<pin id="2073" dir="0" index="1" bw="1" slack="0"/>
<pin id="2074" dir="0" index="2" bw="23" slack="0"/>
<pin id="2075" dir="0" index="3" bw="1" slack="0"/>
<pin id="2076" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_2/96 "/>
</bind>
</comp>

<comp id="2081" class="1004" name="mantissa_V_9_cast3_fu_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="25" slack="0"/>
<pin id="2083" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mantissa_V_9_cast3/96 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="tmp_i_i_i_i1_cast2_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="8" slack="0"/>
<pin id="2087" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i1_cast2/96 "/>
</bind>
</comp>

<comp id="2089" class="1004" name="sh_assign_8_fu_2089">
<pin_list>
<pin id="2090" dir="0" index="0" bw="8" slack="0"/>
<pin id="2091" dir="0" index="1" bw="8" slack="0"/>
<pin id="2092" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_8/96 "/>
</bind>
</comp>

<comp id="2095" class="1004" name="isNeg_2_fu_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="1" slack="0"/>
<pin id="2097" dir="0" index="1" bw="9" slack="0"/>
<pin id="2098" dir="0" index="2" bw="5" slack="0"/>
<pin id="2099" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/96 "/>
</bind>
</comp>

<comp id="2103" class="1004" name="tmp_i_i_i3_fu_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="8" slack="0"/>
<pin id="2105" dir="0" index="1" bw="8" slack="0"/>
<pin id="2106" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_i3/96 "/>
</bind>
</comp>

<comp id="2109" class="1004" name="tmp_i_i_i3_cast_fu_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="8" slack="0"/>
<pin id="2111" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_i3_cast/96 "/>
</bind>
</comp>

<comp id="2113" class="1004" name="ush_2_fu_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="1" slack="0"/>
<pin id="2115" dir="0" index="1" bw="9" slack="0"/>
<pin id="2116" dir="0" index="2" bw="9" slack="0"/>
<pin id="2117" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/96 "/>
</bind>
</comp>

<comp id="2121" class="1004" name="sh_assign_19_cast_fu_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="9" slack="0"/>
<pin id="2123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_19_cast/96 "/>
</bind>
</comp>

<comp id="2125" class="1004" name="sh_assign_19_cast_ca_fu_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="9" slack="0"/>
<pin id="2127" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_19_cast_ca/96 "/>
</bind>
</comp>

<comp id="2129" class="1004" name="tmp_i_i_i3_439_fu_2129">
<pin_list>
<pin id="2130" dir="0" index="0" bw="9" slack="0"/>
<pin id="2131" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i3_439/96 "/>
</bind>
</comp>

<comp id="2133" class="1004" name="r_V_43_fu_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="25" slack="0"/>
<pin id="2135" dir="0" index="1" bw="9" slack="0"/>
<pin id="2136" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_43/96 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="r_V_44_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="25" slack="0"/>
<pin id="2141" dir="0" index="1" bw="32" slack="0"/>
<pin id="2142" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_44/96 "/>
</bind>
</comp>

<comp id="2145" class="1004" name="tmp_109_fu_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="1" slack="0"/>
<pin id="2147" dir="0" index="1" bw="25" slack="0"/>
<pin id="2148" dir="0" index="2" bw="6" slack="0"/>
<pin id="2149" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_109/96 "/>
</bind>
</comp>

<comp id="2153" class="1004" name="tmp_97_fu_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="1" slack="0"/>
<pin id="2155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_97/96 "/>
</bind>
</comp>

<comp id="2157" class="1004" name="tmp_98_fu_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="32" slack="0"/>
<pin id="2159" dir="0" index="1" bw="79" slack="0"/>
<pin id="2160" dir="0" index="2" bw="6" slack="0"/>
<pin id="2161" dir="0" index="3" bw="7" slack="0"/>
<pin id="2162" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_98/96 "/>
</bind>
</comp>

<comp id="2167" class="1004" name="p_Val2_109_fu_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="1" slack="0"/>
<pin id="2169" dir="0" index="1" bw="32" slack="0"/>
<pin id="2170" dir="0" index="2" bw="32" slack="0"/>
<pin id="2171" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_109/96 "/>
</bind>
</comp>

<comp id="2175" class="1004" name="abscond_fu_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="32" slack="1"/>
<pin id="2177" dir="0" index="1" bw="32" slack="0"/>
<pin id="2178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/97 "/>
</bind>
</comp>

<comp id="2180" class="1004" name="tmp_76_fu_2180">
<pin_list>
<pin id="2181" dir="0" index="0" bw="1" slack="0"/>
<pin id="2182" dir="0" index="1" bw="8" slack="1"/>
<pin id="2183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_76/97 "/>
</bind>
</comp>

<comp id="2185" class="1004" name="element_pixel_val_0_fu_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="1" slack="0"/>
<pin id="2187" dir="0" index="1" bw="8" slack="1"/>
<pin id="2188" dir="0" index="2" bw="8" slack="0"/>
<pin id="2189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="element_pixel_val_0/97 "/>
</bind>
</comp>

<comp id="2193" class="1004" name="result_V_6_fu_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="1" slack="0"/>
<pin id="2195" dir="0" index="1" bw="32" slack="1"/>
<pin id="2196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_6/97 "/>
</bind>
</comp>

<comp id="2198" class="1004" name="p_Val2_110_fu_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="1" slack="1"/>
<pin id="2200" dir="0" index="1" bw="32" slack="0"/>
<pin id="2201" dir="0" index="2" bw="32" slack="1"/>
<pin id="2202" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_110/97 "/>
</bind>
</comp>

<comp id="2204" class="1004" name="tmp_110_fu_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="32" slack="0"/>
<pin id="2206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_110/97 "/>
</bind>
</comp>

<comp id="2208" class="1004" name="abscond1_fu_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="32" slack="0"/>
<pin id="2210" dir="0" index="1" bw="32" slack="0"/>
<pin id="2211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond1/97 "/>
</bind>
</comp>

<comp id="2214" class="1004" name="tmp_78_fu_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="1" slack="0"/>
<pin id="2216" dir="0" index="1" bw="8" slack="0"/>
<pin id="2217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_78/97 "/>
</bind>
</comp>

<comp id="2220" class="1004" name="tmp_12_fu_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="1" slack="0"/>
<pin id="2222" dir="0" index="1" bw="8" slack="0"/>
<pin id="2223" dir="0" index="2" bw="8" slack="0"/>
<pin id="2224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/97 "/>
</bind>
</comp>

<comp id="2229" class="1004" name="tmp_127_cast_fu_2229">
<pin_list>
<pin id="2230" dir="0" index="0" bw="32" slack="0"/>
<pin id="2231" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_127_cast/98 "/>
</bind>
</comp>

<comp id="2233" class="1004" name="tmp_72_fu_2233">
<pin_list>
<pin id="2234" dir="0" index="0" bw="33" slack="0"/>
<pin id="2235" dir="0" index="1" bw="33" slack="1"/>
<pin id="2236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_72/98 "/>
</bind>
</comp>

<comp id="2238" class="1004" name="exitcond_flatten_fu_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="62" slack="0"/>
<pin id="2240" dir="0" index="1" bw="62" slack="1"/>
<pin id="2241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/98 "/>
</bind>
</comp>

<comp id="2243" class="1004" name="indvar_flatten_next_fu_2243">
<pin_list>
<pin id="2244" dir="0" index="0" bw="62" slack="0"/>
<pin id="2245" dir="0" index="1" bw="1" slack="0"/>
<pin id="2246" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/98 "/>
</bind>
</comp>

<comp id="2249" class="1004" name="r_1_fu_2249">
<pin_list>
<pin id="2250" dir="0" index="0" bw="1" slack="0"/>
<pin id="2251" dir="0" index="1" bw="32" slack="0"/>
<pin id="2252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/98 "/>
</bind>
</comp>

<comp id="2255" class="1004" name="tmp_90_fu_2255">
<pin_list>
<pin id="2256" dir="0" index="0" bw="30" slack="0"/>
<pin id="2257" dir="0" index="1" bw="30" slack="25"/>
<pin id="2258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_90/98 "/>
</bind>
</comp>

<comp id="2260" class="1004" name="c14_mid2_fu_2260">
<pin_list>
<pin id="2261" dir="0" index="0" bw="1" slack="0"/>
<pin id="2262" dir="0" index="1" bw="30" slack="0"/>
<pin id="2263" dir="0" index="2" bw="30" slack="0"/>
<pin id="2264" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c14_mid2/98 "/>
</bind>
</comp>

<comp id="2268" class="1004" name="tmp_127_cast_mid1_fu_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="32" slack="0"/>
<pin id="2270" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_127_cast_mid1/98 "/>
</bind>
</comp>

<comp id="2272" class="1004" name="tmp_74_mid1_fu_2272">
<pin_list>
<pin id="2273" dir="0" index="0" bw="33" slack="0"/>
<pin id="2274" dir="0" index="1" bw="33" slack="1"/>
<pin id="2275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_74_mid1/98 "/>
</bind>
</comp>

<comp id="2277" class="1004" name="tmp_74_mid2_fu_2277">
<pin_list>
<pin id="2278" dir="0" index="0" bw="1" slack="0"/>
<pin id="2279" dir="0" index="1" bw="1" slack="0"/>
<pin id="2280" dir="0" index="2" bw="1" slack="0"/>
<pin id="2281" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_74_mid2/98 "/>
</bind>
</comp>

<comp id="2285" class="1004" name="tmp_87_mid2_v_fu_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="1" slack="0"/>
<pin id="2287" dir="0" index="1" bw="32" slack="0"/>
<pin id="2288" dir="0" index="2" bw="32" slack="0"/>
<pin id="2289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_87_mid2_v/98 "/>
</bind>
</comp>

<comp id="2293" class="1004" name="tmp_92_fu_2293">
<pin_list>
<pin id="2294" dir="0" index="0" bw="32" slack="0"/>
<pin id="2295" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_92/98 "/>
</bind>
</comp>

<comp id="2297" class="1004" name="c14_cast_mid2_cast_fu_2297">
<pin_list>
<pin id="2298" dir="0" index="0" bw="30" slack="0"/>
<pin id="2299" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c14_cast_mid2_cast/98 "/>
</bind>
</comp>

<comp id="2301" class="1004" name="tmp_86_fu_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="30" slack="0"/>
<pin id="2303" dir="0" index="1" bw="30" slack="0"/>
<pin id="2304" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_86/98 "/>
</bind>
</comp>

<comp id="2307" class="1004" name="tmp_88_fu_2307">
<pin_list>
<pin id="2308" dir="0" index="0" bw="2" slack="0"/>
<pin id="2309" dir="0" index="1" bw="32" slack="0"/>
<pin id="2310" dir="0" index="2" bw="6" slack="0"/>
<pin id="2311" dir="0" index="3" bw="6" slack="0"/>
<pin id="2312" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_88/98 "/>
</bind>
</comp>

<comp id="2317" class="1004" name="tmp_89_fu_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="32" slack="0"/>
<pin id="2319" dir="0" index="1" bw="2" slack="0"/>
<pin id="2320" dir="0" index="2" bw="30" slack="0"/>
<pin id="2321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_89/98 "/>
</bind>
</comp>

<comp id="2325" class="1004" name="out_stream_user_V_tm_fu_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="32" slack="0"/>
<pin id="2327" dir="0" index="1" bw="32" slack="0"/>
<pin id="2328" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="out_stream_user_V_tm/98 "/>
</bind>
</comp>

<comp id="2331" class="1004" name="tmp_91_fu_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="31" slack="0"/>
<pin id="2333" dir="0" index="1" bw="31" slack="1"/>
<pin id="2334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91/98 "/>
</bind>
</comp>

<comp id="2336" class="1004" name="out_stream_last_V_tm_fu_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="1" slack="0"/>
<pin id="2338" dir="0" index="1" bw="1" slack="0"/>
<pin id="2339" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="out_stream_last_V_tm/98 "/>
</bind>
</comp>

<comp id="2342" class="1004" name="c_1_fu_2342">
<pin_list>
<pin id="2343" dir="0" index="0" bw="1" slack="0"/>
<pin id="2344" dir="0" index="1" bw="30" slack="3"/>
<pin id="2345" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/101 "/>
</bind>
</comp>

<comp id="2347" class="1004" name="p_Result_29_fu_2347">
<pin_list>
<pin id="2348" dir="0" index="0" bw="32" slack="0"/>
<pin id="2349" dir="0" index="1" bw="8" slack="0"/>
<pin id="2350" dir="0" index="2" bw="8" slack="1"/>
<pin id="2351" dir="0" index="3" bw="8" slack="2"/>
<pin id="2352" dir="0" index="4" bw="8" slack="3"/>
<pin id="2353" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_29/102 "/>
</bind>
</comp>

<comp id="2357" class="1005" name="cols_V_read_reg_2357">
<pin_list>
<pin id="2358" dir="0" index="0" bw="32" slack="3"/>
<pin id="2359" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cols_V_read "/>
</bind>
</comp>

<comp id="2370" class="1005" name="rows_V_read_reg_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="32" slack="3"/>
<pin id="2372" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rows_V_read "/>
</bind>
</comp>

<comp id="2384" class="1005" name="src_bw_data_stream_0_reg_2384">
<pin_list>
<pin id="2385" dir="0" index="0" bw="8" slack="0"/>
<pin id="2386" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_bw_data_stream_0 "/>
</bind>
</comp>

<comp id="2390" class="1005" name="res_data_stream_0_V_reg_2390">
<pin_list>
<pin id="2391" dir="0" index="0" bw="8" slack="0"/>
<pin id="2392" dir="1" index="1" bw="8" slack="29"/>
</pin_list>
<bind>
<opset="res_data_stream_0_V "/>
</bind>
</comp>

<comp id="2396" class="1005" name="res_imag_data_stream_reg_2396">
<pin_list>
<pin id="2397" dir="0" index="0" bw="8" slack="30"/>
<pin id="2398" dir="1" index="1" bw="8" slack="30"/>
</pin_list>
<bind>
<opset="res_imag_data_stream "/>
</bind>
</comp>

<comp id="2401" class="1005" name="guard_variable_for_W_1_reg_2401">
<pin_list>
<pin id="2402" dir="0" index="0" bw="1" slack="3"/>
<pin id="2403" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="guard_variable_for_W_1 "/>
</bind>
</comp>

<comp id="2405" class="1005" name="p_sum_reg_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="8" slack="0"/>
<pin id="2407" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_sum "/>
</bind>
</comp>

<comp id="2413" class="1005" name="p_sum1_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="8" slack="0"/>
<pin id="2415" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_sum1 "/>
</bind>
</comp>

<comp id="2418" class="1005" name="tmp_53_reg_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="8" slack="0"/>
<pin id="2420" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="2423" class="1005" name="tmp_54_reg_2423">
<pin_list>
<pin id="2424" dir="0" index="0" bw="1" slack="1"/>
<pin id="2425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="2427" class="1005" name="tmp_55_reg_2427">
<pin_list>
<pin id="2428" dir="0" index="0" bw="1" slack="1"/>
<pin id="2429" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="2431" class="1005" name="col_packets_reg_2431">
<pin_list>
<pin id="2432" dir="0" index="0" bw="30" slack="24"/>
<pin id="2433" dir="1" index="1" bw="30" slack="24"/>
</pin_list>
<bind>
<opset="col_packets "/>
</bind>
</comp>

<comp id="2437" class="1005" name="col_packets_cast_reg_2437">
<pin_list>
<pin id="2438" dir="0" index="0" bw="31" slack="24"/>
<pin id="2439" dir="1" index="1" bw="31" slack="24"/>
</pin_list>
<bind>
<opset="col_packets_cast "/>
</bind>
</comp>

<comp id="2442" class="1005" name="packets_reg_2442">
<pin_list>
<pin id="2443" dir="0" index="0" bw="32" slack="1"/>
<pin id="2444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="packets "/>
</bind>
</comp>

<comp id="2447" class="1005" name="tmp_56_reg_2447">
<pin_list>
<pin id="2448" dir="0" index="0" bw="1" slack="1"/>
<pin id="2449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="2451" class="1005" name="r_4_reg_2451">
<pin_list>
<pin id="2452" dir="0" index="0" bw="31" slack="0"/>
<pin id="2453" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="r_4 "/>
</bind>
</comp>

<comp id="2456" class="1005" name="tmp_3_reg_2456">
<pin_list>
<pin id="2457" dir="0" index="0" bw="8" slack="1"/>
<pin id="2458" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2461" class="1005" name="tmp_5_reg_2461">
<pin_list>
<pin id="2462" dir="0" index="0" bw="8" slack="2"/>
<pin id="2463" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2466" class="1005" name="tmp_7_reg_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="8" slack="3"/>
<pin id="2468" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2474" class="1005" name="r_5_reg_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="32" slack="0"/>
<pin id="2476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_5 "/>
</bind>
</comp>

<comp id="2482" class="1005" name="c_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="32" slack="0"/>
<pin id="2484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="2487" class="1005" name="tmp_63_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="8" slack="1"/>
<pin id="2489" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="2492" class="1005" name="tmp_73_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="32" slack="1"/>
<pin id="2494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="2497" class="1005" name="tmp_64_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="32" slack="1"/>
<pin id="2499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="2505" class="1005" name="r_6_reg_2505">
<pin_list>
<pin id="2506" dir="0" index="0" bw="32" slack="0"/>
<pin id="2507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_6 "/>
</bind>
</comp>

<comp id="2513" class="1005" name="c_4_reg_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="32" slack="0"/>
<pin id="2515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_4 "/>
</bind>
</comp>

<comp id="2518" class="1005" name="xn1_M_real_read_reg_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="32" slack="1"/>
<pin id="2520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xn1_M_real_read "/>
</bind>
</comp>

<comp id="2523" class="1005" name="xn1_M_imag_read_reg_2523">
<pin_list>
<pin id="2524" dir="0" index="0" bw="32" slack="2"/>
<pin id="2525" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="xn1_M_imag_read "/>
</bind>
</comp>

<comp id="2531" class="1005" name="c_5_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="32" slack="0"/>
<pin id="2533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_5 "/>
</bind>
</comp>

<comp id="2536" class="1005" name="tmp_74_reg_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="32" slack="1"/>
<pin id="2538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="2541" class="1005" name="out1_M_real_load_reg_2541">
<pin_list>
<pin id="2542" dir="0" index="0" bw="32" slack="1"/>
<pin id="2543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out1_M_real_load "/>
</bind>
</comp>

<comp id="2546" class="1005" name="out1_M_imag_load_ne_reg_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="32" slack="1"/>
<pin id="2548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out1_M_imag_load_ne "/>
</bind>
</comp>

<comp id="2551" class="1005" name="out1_M_imag_load_reg_2551">
<pin_list>
<pin id="2552" dir="0" index="0" bw="32" slack="1"/>
<pin id="2553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out1_M_imag_load "/>
</bind>
</comp>

<comp id="2559" class="1005" name="c_7_reg_2559">
<pin_list>
<pin id="2560" dir="0" index="0" bw="9" slack="0"/>
<pin id="2561" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="c_7 "/>
</bind>
</comp>

<comp id="2567" class="1005" name="r_7_reg_2567">
<pin_list>
<pin id="2568" dir="0" index="0" bw="9" slack="0"/>
<pin id="2569" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="r_7 "/>
</bind>
</comp>

<comp id="2575" class="1005" name="r_8_reg_2575">
<pin_list>
<pin id="2576" dir="0" index="0" bw="9" slack="0"/>
<pin id="2577" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="r_8 "/>
</bind>
</comp>

<comp id="2580" class="1005" name="tmp_75_reg_2580">
<pin_list>
<pin id="2581" dir="0" index="0" bw="32" slack="1"/>
<pin id="2582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="2585" class="1005" name="out2_M_real_load_reg_2585">
<pin_list>
<pin id="2586" dir="0" index="0" bw="32" slack="1"/>
<pin id="2587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out2_M_real_load "/>
</bind>
</comp>

<comp id="2590" class="1005" name="out2_M_imag_load_ne_reg_2590">
<pin_list>
<pin id="2591" dir="0" index="0" bw="32" slack="1"/>
<pin id="2592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out2_M_imag_load_ne "/>
</bind>
</comp>

<comp id="2595" class="1005" name="out2_M_imag_load_reg_2595">
<pin_list>
<pin id="2596" dir="0" index="0" bw="32" slack="1"/>
<pin id="2597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out2_M_imag_load "/>
</bind>
</comp>

<comp id="2603" class="1005" name="r_10_reg_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="9" slack="0"/>
<pin id="2605" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="r_10 "/>
</bind>
</comp>

<comp id="2611" class="1005" name="c_6_reg_2611">
<pin_list>
<pin id="2612" dir="0" index="0" bw="9" slack="0"/>
<pin id="2613" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="c_6 "/>
</bind>
</comp>

<comp id="2616" class="1005" name="kernel_M_real_read_reg_2616">
<pin_list>
<pin id="2617" dir="0" index="0" bw="32" slack="1"/>
<pin id="2618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_M_real_read "/>
</bind>
</comp>

<comp id="2621" class="1005" name="kernel_M_imag_read_reg_2621">
<pin_list>
<pin id="2622" dir="0" index="0" bw="32" slack="2"/>
<pin id="2623" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_M_imag_read "/>
</bind>
</comp>

<comp id="2629" class="1005" name="c_8_reg_2629">
<pin_list>
<pin id="2630" dir="0" index="0" bw="32" slack="0"/>
<pin id="2631" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_8 "/>
</bind>
</comp>

<comp id="2634" class="1005" name="tmp_77_reg_2634">
<pin_list>
<pin id="2635" dir="0" index="0" bw="32" slack="1"/>
<pin id="2636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="2639" class="1005" name="out3_M_imag_load_ne_reg_2639">
<pin_list>
<pin id="2640" dir="0" index="0" bw="32" slack="1"/>
<pin id="2641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out3_M_imag_load_ne "/>
</bind>
</comp>

<comp id="2647" class="1005" name="c_9_reg_2647">
<pin_list>
<pin id="2648" dir="0" index="0" bw="9" slack="0"/>
<pin id="2649" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="c_9 "/>
</bind>
</comp>

<comp id="2655" class="1005" name="r_9_reg_2655">
<pin_list>
<pin id="2656" dir="0" index="0" bw="9" slack="0"/>
<pin id="2657" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="r_9 "/>
</bind>
</comp>

<comp id="2663" class="1005" name="r_14_reg_2663">
<pin_list>
<pin id="2664" dir="0" index="0" bw="32" slack="0"/>
<pin id="2665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_14 "/>
</bind>
</comp>

<comp id="2668" class="1005" name="tmp_80_reg_2668">
<pin_list>
<pin id="2669" dir="0" index="0" bw="32" slack="1"/>
<pin id="2670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="2673" class="1005" name="out4_M_real_load_reg_2673">
<pin_list>
<pin id="2674" dir="0" index="0" bw="32" slack="1"/>
<pin id="2675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out4_M_real_load "/>
</bind>
</comp>

<comp id="2678" class="1005" name="out4_M_imag_load_ne_reg_2678">
<pin_list>
<pin id="2679" dir="0" index="0" bw="32" slack="1"/>
<pin id="2680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out4_M_imag_load_ne "/>
</bind>
</comp>

<comp id="2683" class="1005" name="out4_M_imag_load_reg_2683">
<pin_list>
<pin id="2684" dir="0" index="0" bw="32" slack="1"/>
<pin id="2685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out4_M_imag_load "/>
</bind>
</comp>

<comp id="2691" class="1005" name="r_13_reg_2691">
<pin_list>
<pin id="2692" dir="0" index="0" bw="32" slack="0"/>
<pin id="2693" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_13 "/>
</bind>
</comp>

<comp id="2699" class="1005" name="c_13_reg_2699">
<pin_list>
<pin id="2700" dir="0" index="0" bw="32" slack="0"/>
<pin id="2701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_13 "/>
</bind>
</comp>

<comp id="2704" class="1005" name="xk1_M_real_read_reg_2704">
<pin_list>
<pin id="2705" dir="0" index="0" bw="32" slack="1"/>
<pin id="2706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xk1_M_real_read "/>
</bind>
</comp>

<comp id="2709" class="1005" name="xk1_M_imag_read_reg_2709">
<pin_list>
<pin id="2710" dir="0" index="0" bw="32" slack="2"/>
<pin id="2711" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="xk1_M_imag_read "/>
</bind>
</comp>

<comp id="2717" class="1005" name="c_16_reg_2717">
<pin_list>
<pin id="2718" dir="0" index="0" bw="32" slack="0"/>
<pin id="2719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_16 "/>
</bind>
</comp>

<comp id="2722" class="1005" name="tmp_87_reg_2722">
<pin_list>
<pin id="2723" dir="0" index="0" bw="32" slack="1"/>
<pin id="2724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="2727" class="1005" name="out5_M_imag_load_ne_reg_2727">
<pin_list>
<pin id="2728" dir="0" index="0" bw="32" slack="1"/>
<pin id="2729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out5_M_imag_load_ne "/>
</bind>
</comp>

<comp id="2735" class="1005" name="c_12_reg_2735">
<pin_list>
<pin id="2736" dir="0" index="0" bw="32" slack="0"/>
<pin id="2737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_12 "/>
</bind>
</comp>

<comp id="2743" class="1005" name="r_16_reg_2743">
<pin_list>
<pin id="2744" dir="0" index="0" bw="32" slack="0"/>
<pin id="2745" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_16 "/>
</bind>
</comp>

<comp id="2748" class="1005" name="middle2_M_real_read_reg_2748">
<pin_list>
<pin id="2749" dir="0" index="0" bw="32" slack="1"/>
<pin id="2750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="middle2_M_real_read "/>
</bind>
</comp>

<comp id="2753" class="1005" name="middle2_M_imag_read_reg_2753">
<pin_list>
<pin id="2754" dir="0" index="0" bw="32" slack="2"/>
<pin id="2755" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="middle2_M_imag_read "/>
</bind>
</comp>

<comp id="2761" class="1005" name="r_18_reg_2761">
<pin_list>
<pin id="2762" dir="0" index="0" bw="32" slack="0"/>
<pin id="2763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_18 "/>
</bind>
</comp>

<comp id="2766" class="1005" name="tmp_112_reg_2766">
<pin_list>
<pin id="2767" dir="0" index="0" bw="32" slack="1"/>
<pin id="2768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="2771" class="1005" name="out6_M_imag_load_ne_reg_2771">
<pin_list>
<pin id="2772" dir="0" index="0" bw="32" slack="1"/>
<pin id="2773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out6_M_imag_load_ne "/>
</bind>
</comp>

<comp id="2776" class="1005" name="exitcond15_reg_2776">
<pin_list>
<pin id="2777" dir="0" index="0" bw="1" slack="1"/>
<pin id="2778" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond15 "/>
</bind>
</comp>

<comp id="2780" class="1005" name="r_15_reg_2780">
<pin_list>
<pin id="2781" dir="0" index="0" bw="32" slack="0"/>
<pin id="2782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_15 "/>
</bind>
</comp>

<comp id="2785" class="1005" name="tmp_71_reg_2785">
<pin_list>
<pin id="2786" dir="0" index="0" bw="31" slack="1"/>
<pin id="2787" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="2790" class="1005" name="ret_V_reg_2790">
<pin_list>
<pin id="2791" dir="0" index="0" bw="33" slack="1"/>
<pin id="2792" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="2796" class="1005" name="bound_reg_2796">
<pin_list>
<pin id="2797" dir="0" index="0" bw="62" slack="1"/>
<pin id="2798" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="2804" class="1005" name="c_17_reg_2804">
<pin_list>
<pin id="2805" dir="0" index="0" bw="32" slack="0"/>
<pin id="2806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_17 "/>
</bind>
</comp>

<comp id="2809" class="1005" name="p_Result_s_reg_2809">
<pin_list>
<pin id="2810" dir="0" index="0" bw="1" slack="1"/>
<pin id="2811" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="2814" class="1005" name="tmp_V_8_reg_2814">
<pin_list>
<pin id="2815" dir="0" index="0" bw="23" slack="1"/>
<pin id="2816" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_8 "/>
</bind>
</comp>

<comp id="2819" class="1005" name="isNeg_reg_2819">
<pin_list>
<pin id="2820" dir="0" index="0" bw="1" slack="1"/>
<pin id="2821" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="2824" class="1005" name="ush_reg_2824">
<pin_list>
<pin id="2825" dir="0" index="0" bw="9" slack="1"/>
<pin id="2826" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="2830" class="1005" name="xk2_M_imag_read_reg_2830">
<pin_list>
<pin id="2831" dir="0" index="0" bw="32" slack="1"/>
<pin id="2832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xk2_M_imag_read "/>
</bind>
</comp>

<comp id="2835" class="1005" name="p_Val2_108_reg_2835">
<pin_list>
<pin id="2836" dir="0" index="0" bw="32" slack="1"/>
<pin id="2837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_108 "/>
</bind>
</comp>

<comp id="2840" class="1005" name="tmp_105_reg_2840">
<pin_list>
<pin id="2841" dir="0" index="0" bw="8" slack="1"/>
<pin id="2842" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

<comp id="2846" class="1005" name="p_Result_28_reg_2846">
<pin_list>
<pin id="2847" dir="0" index="0" bw="1" slack="1"/>
<pin id="2848" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_28 "/>
</bind>
</comp>

<comp id="2851" class="1005" name="p_Val2_109_reg_2851">
<pin_list>
<pin id="2852" dir="0" index="0" bw="32" slack="1"/>
<pin id="2853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_109 "/>
</bind>
</comp>

<comp id="2857" class="1005" name="exitcond_flatten_reg_2857">
<pin_list>
<pin id="2858" dir="0" index="0" bw="1" slack="1"/>
<pin id="2859" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="2861" class="1005" name="indvar_flatten_next_reg_2861">
<pin_list>
<pin id="2862" dir="0" index="0" bw="62" slack="0"/>
<pin id="2863" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="2866" class="1005" name="c14_mid2_reg_2866">
<pin_list>
<pin id="2867" dir="0" index="0" bw="30" slack="3"/>
<pin id="2868" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="c14_mid2 "/>
</bind>
</comp>

<comp id="2871" class="1005" name="tmp_87_mid2_v_reg_2871">
<pin_list>
<pin id="2872" dir="0" index="0" bw="32" slack="0"/>
<pin id="2873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_87_mid2_v "/>
</bind>
</comp>

<comp id="2876" class="1005" name="out_stream_user_V_tm_reg_2876">
<pin_list>
<pin id="2877" dir="0" index="0" bw="1" slack="4"/>
<pin id="2878" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="out_stream_user_V_tm "/>
</bind>
</comp>

<comp id="2881" class="1005" name="out_stream_last_V_tm_reg_2881">
<pin_list>
<pin id="2882" dir="0" index="0" bw="1" slack="4"/>
<pin id="2883" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="out_stream_last_V_tm "/>
</bind>
</comp>

<comp id="2886" class="1005" name="tmp_95_reg_2886">
<pin_list>
<pin id="2887" dir="0" index="0" bw="8" slack="3"/>
<pin id="2888" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="2891" class="1005" name="tmp_96_reg_2891">
<pin_list>
<pin id="2892" dir="0" index="0" bw="8" slack="2"/>
<pin id="2893" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="2896" class="1005" name="tmp_99_reg_2896">
<pin_list>
<pin id="2897" dir="0" index="0" bw="8" slack="1"/>
<pin id="2898" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="2901" class="1005" name="c_1_reg_2901">
<pin_list>
<pin id="2902" dir="0" index="0" bw="30" slack="1"/>
<pin id="2903" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="2906" class="1005" name="p_Result_29_reg_2906">
<pin_list>
<pin id="2907" dir="0" index="0" bw="32" slack="1"/>
<pin id="2908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="627"><net_src comp="288" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="288" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="288" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="158" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="14" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="158" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="12" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="350" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="18" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="352" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="661"><net_src comp="350" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="20" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="352" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="670"><net_src comp="486" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="0" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="2" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="4" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="679"><net_src comp="494" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="684"><net_src comp="518" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="524" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="22" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="524" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="24" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="534" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="32" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="524" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="34" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="524" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="36" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="534" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="40" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="524" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="18" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="524" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="20" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="534" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="48" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="534" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="52" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="524" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="42" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="524" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="44" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="534" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="104" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="524" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="106" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="524" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="108" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="534" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="112" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="524" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="114" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="524" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="116" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="798"><net_src comp="494" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="804"><net_src comp="606" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="809"><net_src comp="518" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="819"><net_src comp="622" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="820"><net_src comp="6" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="821"><net_src comp="8" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="822"><net_src comp="10" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="826"><net_src comp="354" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="833"><net_src comp="823" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="837"><net_src comp="354" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="844"><net_src comp="834" pin="1"/><net_sink comp="838" pin=2"/></net>

<net id="845"><net_src comp="838" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="849"><net_src comp="354" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="856"><net_src comp="846" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="860"><net_src comp="478" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="867"><net_src comp="857" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="871"><net_src comp="122" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="878"><net_src comp="868" pin="1"/><net_sink comp="872" pin=2"/></net>

<net id="882"><net_src comp="122" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="889"><net_src comp="879" pin="1"/><net_sink comp="883" pin=2"/></net>

<net id="893"><net_src comp="122" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="900"><net_src comp="890" pin="1"/><net_sink comp="894" pin=2"/></net>

<net id="904"><net_src comp="122" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="911"><net_src comp="901" pin="1"/><net_sink comp="905" pin=2"/></net>

<net id="915"><net_src comp="122" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="922"><net_src comp="912" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="926"><net_src comp="544" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="933"><net_src comp="923" pin="1"/><net_sink comp="927" pin=2"/></net>

<net id="937"><net_src comp="544" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="944"><net_src comp="934" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="948"><net_src comp="544" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="955"><net_src comp="945" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="959"><net_src comp="544" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="966"><net_src comp="956" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="970"><net_src comp="544" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="977"><net_src comp="967" pin="1"/><net_sink comp="971" pin=2"/></net>

<net id="981"><net_src comp="122" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="988"><net_src comp="978" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="992"><net_src comp="544" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="999"><net_src comp="989" pin="1"/><net_sink comp="993" pin=2"/></net>

<net id="1003"><net_src comp="544" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1010"><net_src comp="1000" pin="1"/><net_sink comp="1004" pin=2"/></net>

<net id="1014"><net_src comp="122" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1021"><net_src comp="1011" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1025"><net_src comp="122" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1032"><net_src comp="1022" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1036"><net_src comp="122" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1043"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=2"/></net>

<net id="1047"><net_src comp="122" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1054"><net_src comp="1044" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1058"><net_src comp="122" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1065"><net_src comp="1055" pin="1"/><net_sink comp="1059" pin=2"/></net>

<net id="1069"><net_src comp="122" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1076"><net_src comp="1066" pin="1"/><net_sink comp="1070" pin=2"/></net>

<net id="1080"><net_src comp="122" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1087"><net_src comp="1077" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1091"><net_src comp="122" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1098"><net_src comp="1088" pin="1"/><net_sink comp="1092" pin=2"/></net>

<net id="1102"><net_src comp="122" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1109"><net_src comp="1099" pin="1"/><net_sink comp="1103" pin=2"/></net>

<net id="1113"><net_src comp="608" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1120"><net_src comp="1110" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1124"><net_src comp="122" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1131"><net_src comp="1121" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1135"><net_src comp="610" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1142"><net_src comp="1132" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1162"><net_src comp="556" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1163"><net_src comp="54" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1164"><net_src comp="62" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1165"><net_src comp="64" pin="0"/><net_sink comp="1143" pin=3"/></net>

<net id="1166"><net_src comp="66" pin="0"/><net_sink comp="1143" pin=4"/></net>

<net id="1167"><net_src comp="68" pin="0"/><net_sink comp="1143" pin=5"/></net>

<net id="1168"><net_src comp="70" pin="0"/><net_sink comp="1143" pin=6"/></net>

<net id="1169"><net_src comp="72" pin="0"/><net_sink comp="1143" pin=7"/></net>

<net id="1170"><net_src comp="74" pin="0"/><net_sink comp="1143" pin=8"/></net>

<net id="1171"><net_src comp="76" pin="0"/><net_sink comp="1143" pin=9"/></net>

<net id="1172"><net_src comp="78" pin="0"/><net_sink comp="1143" pin=10"/></net>

<net id="1173"><net_src comp="80" pin="0"/><net_sink comp="1143" pin=11"/></net>

<net id="1174"><net_src comp="82" pin="0"/><net_sink comp="1143" pin=12"/></net>

<net id="1175"><net_src comp="84" pin="0"/><net_sink comp="1143" pin=13"/></net>

<net id="1176"><net_src comp="56" pin="0"/><net_sink comp="1143" pin=14"/></net>

<net id="1177"><net_src comp="86" pin="0"/><net_sink comp="1143" pin=15"/></net>

<net id="1178"><net_src comp="88" pin="0"/><net_sink comp="1143" pin=16"/></net>

<net id="1187"><net_src comp="526" pin="0"/><net_sink comp="1179" pin=0"/></net>

<net id="1188"><net_src comp="528" pin="0"/><net_sink comp="1179" pin=1"/></net>

<net id="1189"><net_src comp="26" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1190"><net_src comp="32" pin="0"/><net_sink comp="1179" pin=3"/></net>

<net id="1191"><net_src comp="28" pin="0"/><net_sink comp="1179" pin=4"/></net>

<net id="1192"><net_src comp="30" pin="0"/><net_sink comp="1179" pin=5"/></net>

<net id="1193"><net_src comp="38" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1194"><net_src comp="40" pin="0"/><net_sink comp="1179" pin=3"/></net>

<net id="1195"><net_src comp="46" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1196"><net_src comp="48" pin="0"/><net_sink comp="1179" pin=3"/></net>

<net id="1197"><net_src comp="50" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1198"><net_src comp="52" pin="0"/><net_sink comp="1179" pin=3"/></net>

<net id="1199"><net_src comp="368" pin="0"/><net_sink comp="1179" pin=1"/></net>

<net id="1200"><net_src comp="102" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1201"><net_src comp="104" pin="0"/><net_sink comp="1179" pin=3"/></net>

<net id="1202"><net_src comp="110" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1203"><net_src comp="112" pin="0"/><net_sink comp="1179" pin=3"/></net>

<net id="1211"><net_src comp="562" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1212"><net_src comp="90" pin="0"/><net_sink comp="1204" pin=1"/></net>

<net id="1213"><net_src comp="92" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1214"><net_src comp="94" pin="0"/><net_sink comp="1204" pin=3"/></net>

<net id="1215"><net_src comp="96" pin="0"/><net_sink comp="1204" pin=4"/></net>

<net id="1225"><net_src comp="564" pin="0"/><net_sink comp="1216" pin=0"/></net>

<net id="1226"><net_src comp="94" pin="0"/><net_sink comp="1216" pin=1"/></net>

<net id="1227"><net_src comp="96" pin="0"/><net_sink comp="1216" pin=2"/></net>

<net id="1228"><net_src comp="54" pin="0"/><net_sink comp="1216" pin=3"/></net>

<net id="1229"><net_src comp="56" pin="0"/><net_sink comp="1216" pin=4"/></net>

<net id="1230"><net_src comp="98" pin="0"/><net_sink comp="1216" pin=5"/></net>

<net id="1231"><net_src comp="100" pin="0"/><net_sink comp="1216" pin=6"/></net>

<net id="1237"><net_src comp="550" pin="0"/><net_sink comp="1232" pin=0"/></net>

<net id="1238"><net_src comp="18" pin="0"/><net_sink comp="1232" pin=1"/></net>

<net id="1239"><net_src comp="20" pin="0"/><net_sink comp="1232" pin=2"/></net>

<net id="1247"><net_src comp="558" pin="0"/><net_sink comp="1240" pin=0"/></net>

<net id="1248"><net_src comp="86" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1249"><net_src comp="88" pin="0"/><net_sink comp="1240" pin=2"/></net>

<net id="1250"><net_src comp="90" pin="0"/><net_sink comp="1240" pin=3"/></net>

<net id="1251"><net_src comp="92" pin="0"/><net_sink comp="1240" pin=4"/></net>

<net id="1261"><net_src comp="566" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1262"><net_src comp="58" pin="0"/><net_sink comp="1252" pin=1"/></net>

<net id="1263"><net_src comp="60" pin="0"/><net_sink comp="1252" pin=2"/></net>

<net id="1264"><net_src comp="98" pin="0"/><net_sink comp="1252" pin=3"/></net>

<net id="1265"><net_src comp="100" pin="0"/><net_sink comp="1252" pin=4"/></net>

<net id="1266"><net_src comp="42" pin="0"/><net_sink comp="1252" pin=5"/></net>

<net id="1267"><net_src comp="44" pin="0"/><net_sink comp="1252" pin=6"/></net>

<net id="1277"><net_src comp="552" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1278"><net_src comp="42" pin="0"/><net_sink comp="1268" pin=1"/></net>

<net id="1279"><net_src comp="44" pin="0"/><net_sink comp="1268" pin=2"/></net>

<net id="1280"><net_src comp="54" pin="0"/><net_sink comp="1268" pin=3"/></net>

<net id="1281"><net_src comp="56" pin="0"/><net_sink comp="1268" pin=4"/></net>

<net id="1282"><net_src comp="58" pin="0"/><net_sink comp="1268" pin=5"/></net>

<net id="1283"><net_src comp="60" pin="0"/><net_sink comp="1268" pin=6"/></net>

<net id="1291"><net_src comp="560" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1292"><net_src comp="90" pin="0"/><net_sink comp="1284" pin=1"/></net>

<net id="1293"><net_src comp="94" pin="0"/><net_sink comp="1284" pin=2"/></net>

<net id="1294"><net_src comp="92" pin="0"/><net_sink comp="1284" pin=3"/></net>

<net id="1295"><net_src comp="96" pin="0"/><net_sink comp="1284" pin=4"/></net>

<net id="1301"><net_src comp="530" pin="0"/><net_sink comp="1296" pin=0"/></net>

<net id="1302"><net_src comp="26" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1303"><net_src comp="38" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1304"><net_src comp="46" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1305"><net_src comp="50" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1306"><net_src comp="102" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1307"><net_src comp="110" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1313"><net_src comp="532" pin="0"/><net_sink comp="1308" pin=0"/></net>

<net id="1314"><net_src comp="26" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1315"><net_src comp="38" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1316"><net_src comp="46" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1317"><net_src comp="50" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1318"><net_src comp="102" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1319"><net_src comp="110" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1325"><net_src comp="520" pin="0"/><net_sink comp="1320" pin=0"/></net>

<net id="1326"><net_src comp="22" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1327"><net_src comp="34" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1328"><net_src comp="42" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1329"><net_src comp="54" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1330"><net_src comp="106" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1331"><net_src comp="114" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1337"><net_src comp="522" pin="0"/><net_sink comp="1332" pin=0"/></net>

<net id="1338"><net_src comp="24" pin="0"/><net_sink comp="1332" pin=1"/></net>

<net id="1339"><net_src comp="352" pin="0"/><net_sink comp="1332" pin=2"/></net>

<net id="1340"><net_src comp="36" pin="0"/><net_sink comp="1332" pin=1"/></net>

<net id="1341"><net_src comp="44" pin="0"/><net_sink comp="1332" pin=1"/></net>

<net id="1342"><net_src comp="56" pin="0"/><net_sink comp="1332" pin=1"/></net>

<net id="1343"><net_src comp="108" pin="0"/><net_sink comp="1332" pin=1"/></net>

<net id="1344"><net_src comp="116" pin="0"/><net_sink comp="1332" pin=1"/></net>

<net id="1349"><net_src comp="536" pin="0"/><net_sink comp="1345" pin=1"/></net>

<net id="1350"><net_src comp="554" pin="0"/><net_sink comp="1345" pin=1"/></net>

<net id="1357"><net_src comp="1345" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1320" pin=2"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="1332" pin=2"/></net>

<net id="1363"><net_src comp="703" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="1296" pin=2"/></net>

<net id="1368"><net_src comp="709" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="1308" pin=2"/></net>

<net id="1373"><net_src comp="16" pin="0"/><net_sink comp="1370" pin=0"/></net>

<net id="1378"><net_src comp="827" pin="4"/><net_sink comp="1374" pin=0"/></net>

<net id="1379"><net_src comp="356" pin="0"/><net_sink comp="1374" pin=1"/></net>

<net id="1384"><net_src comp="827" pin="4"/><net_sink comp="1380" pin=0"/></net>

<net id="1385"><net_src comp="358" pin="0"/><net_sink comp="1380" pin=1"/></net>

<net id="1390"><net_src comp="838" pin="4"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="356" pin="0"/><net_sink comp="1386" pin=1"/></net>

<net id="1396"><net_src comp="850" pin="4"/><net_sink comp="1392" pin=0"/></net>

<net id="1397"><net_src comp="356" pin="0"/><net_sink comp="1392" pin=1"/></net>

<net id="1402"><net_src comp="850" pin="4"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="364" pin="0"/><net_sink comp="1398" pin=1"/></net>

<net id="1408"><net_src comp="834" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1409"><net_src comp="358" pin="0"/><net_sink comp="1404" pin=1"/></net>

<net id="1414"><net_src comp="368" pin="0"/><net_sink comp="1410" pin=0"/></net>

<net id="1415"><net_src comp="16" pin="0"/><net_sink comp="1410" pin=1"/></net>

<net id="1422"><net_src comp="474" pin="0"/><net_sink comp="1416" pin=0"/></net>

<net id="1423"><net_src comp="306" pin="0"/><net_sink comp="1416" pin=2"/></net>

<net id="1424"><net_src comp="476" pin="0"/><net_sink comp="1416" pin=3"/></net>

<net id="1428"><net_src comp="1416" pin="4"/><net_sink comp="1425" pin=0"/></net>

<net id="1432"><net_src comp="1416" pin="4"/><net_sink comp="1429" pin=0"/></net>

<net id="1437"><net_src comp="1425" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1441"><net_src comp="861" pin="4"/><net_sink comp="1438" pin=0"/></net>

<net id="1446"><net_src comp="1438" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1451"><net_src comp="861" pin="4"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="484" pin="0"/><net_sink comp="1447" pin=1"/></net>

<net id="1456"><net_src comp="664" pin="4"/><net_sink comp="1453" pin=0"/></net>

<net id="1460"><net_src comp="1453" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="1468"><net_src comp="498" pin="0"/><net_sink comp="1462" pin=0"/></net>

<net id="1469"><net_src comp="1453" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="1470"><net_src comp="500" pin="0"/><net_sink comp="1462" pin=2"/></net>

<net id="1471"><net_src comp="502" pin="0"/><net_sink comp="1462" pin=3"/></net>

<net id="1478"><net_src comp="498" pin="0"/><net_sink comp="1472" pin=0"/></net>

<net id="1479"><net_src comp="1453" pin="1"/><net_sink comp="1472" pin=1"/></net>

<net id="1480"><net_src comp="308" pin="0"/><net_sink comp="1472" pin=2"/></net>

<net id="1481"><net_src comp="504" pin="0"/><net_sink comp="1472" pin=3"/></net>

<net id="1488"><net_src comp="498" pin="0"/><net_sink comp="1482" pin=0"/></net>

<net id="1489"><net_src comp="1453" pin="1"/><net_sink comp="1482" pin=1"/></net>

<net id="1490"><net_src comp="506" pin="0"/><net_sink comp="1482" pin=2"/></net>

<net id="1491"><net_src comp="476" pin="0"/><net_sink comp="1482" pin=3"/></net>

<net id="1496"><net_src comp="872" pin="4"/><net_sink comp="1492" pin=0"/></net>

<net id="1501"><net_src comp="872" pin="4"/><net_sink comp="1497" pin=0"/></net>

<net id="1502"><net_src comp="132" pin="0"/><net_sink comp="1497" pin=1"/></net>

<net id="1507"><net_src comp="883" pin="4"/><net_sink comp="1503" pin=0"/></net>

<net id="1512"><net_src comp="883" pin="4"/><net_sink comp="1508" pin=0"/></net>

<net id="1513"><net_src comp="132" pin="0"/><net_sink comp="1508" pin=1"/></net>

<net id="1517"><net_src comp="1514" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1522"><net_src comp="894" pin="4"/><net_sink comp="1518" pin=0"/></net>

<net id="1527"><net_src comp="894" pin="4"/><net_sink comp="1523" pin=0"/></net>

<net id="1528"><net_src comp="132" pin="0"/><net_sink comp="1523" pin=1"/></net>

<net id="1533"><net_src comp="905" pin="4"/><net_sink comp="1529" pin=0"/></net>

<net id="1538"><net_src comp="905" pin="4"/><net_sink comp="1534" pin=0"/></net>

<net id="1539"><net_src comp="132" pin="0"/><net_sink comp="1534" pin=1"/></net>

<net id="1544"><net_src comp="916" pin="4"/><net_sink comp="1540" pin=0"/></net>

<net id="1549"><net_src comp="916" pin="4"/><net_sink comp="1545" pin=0"/></net>

<net id="1550"><net_src comp="132" pin="0"/><net_sink comp="1545" pin=1"/></net>

<net id="1554"><net_src comp="697" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1558"><net_src comp="1555" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1565"><net_src comp="538" pin="0"/><net_sink comp="1559" pin=0"/></net>

<net id="1566"><net_src comp="697" pin="2"/><net_sink comp="1559" pin=1"/></net>

<net id="1567"><net_src comp="540" pin="0"/><net_sink comp="1559" pin=2"/></net>

<net id="1568"><net_src comp="542" pin="0"/><net_sink comp="1559" pin=3"/></net>

<net id="1572"><net_src comp="1569" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1577"><net_src comp="927" pin="4"/><net_sink comp="1573" pin=0"/></net>

<net id="1578"><net_src comp="546" pin="0"/><net_sink comp="1573" pin=1"/></net>

<net id="1583"><net_src comp="927" pin="4"/><net_sink comp="1579" pin=0"/></net>

<net id="1584"><net_src comp="548" pin="0"/><net_sink comp="1579" pin=1"/></net>

<net id="1589"><net_src comp="938" pin="4"/><net_sink comp="1585" pin=0"/></net>

<net id="1590"><net_src comp="546" pin="0"/><net_sink comp="1585" pin=1"/></net>

<net id="1595"><net_src comp="938" pin="4"/><net_sink comp="1591" pin=0"/></net>

<net id="1596"><net_src comp="548" pin="0"/><net_sink comp="1591" pin=1"/></net>

<net id="1601"><net_src comp="949" pin="4"/><net_sink comp="1597" pin=0"/></net>

<net id="1602"><net_src comp="546" pin="0"/><net_sink comp="1597" pin=1"/></net>

<net id="1607"><net_src comp="949" pin="4"/><net_sink comp="1603" pin=0"/></net>

<net id="1608"><net_src comp="548" pin="0"/><net_sink comp="1603" pin=1"/></net>

<net id="1612"><net_src comp="715" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1616"><net_src comp="1613" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1623"><net_src comp="538" pin="0"/><net_sink comp="1617" pin=0"/></net>

<net id="1624"><net_src comp="715" pin="2"/><net_sink comp="1617" pin=1"/></net>

<net id="1625"><net_src comp="540" pin="0"/><net_sink comp="1617" pin=2"/></net>

<net id="1626"><net_src comp="542" pin="0"/><net_sink comp="1617" pin=3"/></net>

<net id="1630"><net_src comp="1627" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1635"><net_src comp="960" pin="4"/><net_sink comp="1631" pin=0"/></net>

<net id="1636"><net_src comp="546" pin="0"/><net_sink comp="1631" pin=1"/></net>

<net id="1641"><net_src comp="960" pin="4"/><net_sink comp="1637" pin=0"/></net>

<net id="1642"><net_src comp="548" pin="0"/><net_sink comp="1637" pin=1"/></net>

<net id="1647"><net_src comp="971" pin="4"/><net_sink comp="1643" pin=0"/></net>

<net id="1648"><net_src comp="546" pin="0"/><net_sink comp="1643" pin=1"/></net>

<net id="1653"><net_src comp="971" pin="4"/><net_sink comp="1649" pin=0"/></net>

<net id="1654"><net_src comp="548" pin="0"/><net_sink comp="1649" pin=1"/></net>

<net id="1659"><net_src comp="982" pin="4"/><net_sink comp="1655" pin=0"/></net>

<net id="1664"><net_src comp="982" pin="4"/><net_sink comp="1660" pin=0"/></net>

<net id="1665"><net_src comp="132" pin="0"/><net_sink comp="1660" pin=1"/></net>

<net id="1669"><net_src comp="733" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1673"><net_src comp="1670" pin="1"/><net_sink comp="1320" pin=2"/></net>

<net id="1680"><net_src comp="538" pin="0"/><net_sink comp="1674" pin=0"/></net>

<net id="1681"><net_src comp="733" pin="2"/><net_sink comp="1674" pin=1"/></net>

<net id="1682"><net_src comp="540" pin="0"/><net_sink comp="1674" pin=2"/></net>

<net id="1683"><net_src comp="542" pin="0"/><net_sink comp="1674" pin=3"/></net>

<net id="1687"><net_src comp="1684" pin="1"/><net_sink comp="1332" pin=2"/></net>

<net id="1692"><net_src comp="993" pin="4"/><net_sink comp="1688" pin=0"/></net>

<net id="1693"><net_src comp="546" pin="0"/><net_sink comp="1688" pin=1"/></net>

<net id="1698"><net_src comp="993" pin="4"/><net_sink comp="1694" pin=0"/></net>

<net id="1699"><net_src comp="548" pin="0"/><net_sink comp="1694" pin=1"/></net>

<net id="1704"><net_src comp="1004" pin="4"/><net_sink comp="1700" pin=0"/></net>

<net id="1705"><net_src comp="546" pin="0"/><net_sink comp="1700" pin=1"/></net>

<net id="1710"><net_src comp="1004" pin="4"/><net_sink comp="1706" pin=0"/></net>

<net id="1711"><net_src comp="548" pin="0"/><net_sink comp="1706" pin=1"/></net>

<net id="1716"><net_src comp="1015" pin="4"/><net_sink comp="1712" pin=0"/></net>

<net id="1721"><net_src comp="1015" pin="4"/><net_sink comp="1717" pin=0"/></net>

<net id="1722"><net_src comp="132" pin="0"/><net_sink comp="1717" pin=1"/></net>

<net id="1726"><net_src comp="739" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1730"><net_src comp="1727" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1737"><net_src comp="538" pin="0"/><net_sink comp="1731" pin=0"/></net>

<net id="1738"><net_src comp="739" pin="2"/><net_sink comp="1731" pin=1"/></net>

<net id="1739"><net_src comp="540" pin="0"/><net_sink comp="1731" pin=2"/></net>

<net id="1740"><net_src comp="542" pin="0"/><net_sink comp="1731" pin=3"/></net>

<net id="1744"><net_src comp="1741" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1749"><net_src comp="1026" pin="4"/><net_sink comp="1745" pin=0"/></net>

<net id="1754"><net_src comp="1026" pin="4"/><net_sink comp="1750" pin=0"/></net>

<net id="1755"><net_src comp="132" pin="0"/><net_sink comp="1750" pin=1"/></net>

<net id="1760"><net_src comp="1037" pin="4"/><net_sink comp="1756" pin=0"/></net>

<net id="1765"><net_src comp="1037" pin="4"/><net_sink comp="1761" pin=0"/></net>

<net id="1766"><net_src comp="132" pin="0"/><net_sink comp="1761" pin=1"/></net>

<net id="1771"><net_src comp="1048" pin="4"/><net_sink comp="1767" pin=0"/></net>

<net id="1776"><net_src comp="1048" pin="4"/><net_sink comp="1772" pin=0"/></net>

<net id="1777"><net_src comp="132" pin="0"/><net_sink comp="1772" pin=1"/></net>

<net id="1781"><net_src comp="757" pin="2"/><net_sink comp="1778" pin=0"/></net>

<net id="1785"><net_src comp="1782" pin="1"/><net_sink comp="1320" pin=2"/></net>

<net id="1792"><net_src comp="538" pin="0"/><net_sink comp="1786" pin=0"/></net>

<net id="1793"><net_src comp="757" pin="2"/><net_sink comp="1786" pin=1"/></net>

<net id="1794"><net_src comp="540" pin="0"/><net_sink comp="1786" pin=2"/></net>

<net id="1795"><net_src comp="542" pin="0"/><net_sink comp="1786" pin=3"/></net>

<net id="1799"><net_src comp="1796" pin="1"/><net_sink comp="1332" pin=2"/></net>

<net id="1804"><net_src comp="1059" pin="4"/><net_sink comp="1800" pin=0"/></net>

<net id="1809"><net_src comp="1059" pin="4"/><net_sink comp="1805" pin=0"/></net>

<net id="1810"><net_src comp="132" pin="0"/><net_sink comp="1805" pin=1"/></net>

<net id="1815"><net_src comp="1070" pin="4"/><net_sink comp="1811" pin=0"/></net>

<net id="1820"><net_src comp="1070" pin="4"/><net_sink comp="1816" pin=0"/></net>

<net id="1821"><net_src comp="132" pin="0"/><net_sink comp="1816" pin=1"/></net>

<net id="1826"><net_src comp="1081" pin="4"/><net_sink comp="1822" pin=0"/></net>

<net id="1831"><net_src comp="1081" pin="4"/><net_sink comp="1827" pin=0"/></net>

<net id="1832"><net_src comp="132" pin="0"/><net_sink comp="1827" pin=1"/></net>

<net id="1836"><net_src comp="775" pin="2"/><net_sink comp="1833" pin=0"/></net>

<net id="1840"><net_src comp="1837" pin="1"/><net_sink comp="1320" pin=2"/></net>

<net id="1847"><net_src comp="538" pin="0"/><net_sink comp="1841" pin=0"/></net>

<net id="1848"><net_src comp="775" pin="2"/><net_sink comp="1841" pin=1"/></net>

<net id="1849"><net_src comp="540" pin="0"/><net_sink comp="1841" pin=2"/></net>

<net id="1850"><net_src comp="542" pin="0"/><net_sink comp="1841" pin=3"/></net>

<net id="1854"><net_src comp="1851" pin="1"/><net_sink comp="1332" pin=2"/></net>

<net id="1859"><net_src comp="1092" pin="4"/><net_sink comp="1855" pin=0"/></net>

<net id="1864"><net_src comp="1092" pin="4"/><net_sink comp="1860" pin=0"/></net>

<net id="1865"><net_src comp="132" pin="0"/><net_sink comp="1860" pin=1"/></net>

<net id="1870"><net_src comp="584" pin="0"/><net_sink comp="1866" pin=1"/></net>

<net id="1878"><net_src comp="1871" pin="1"/><net_sink comp="1874" pin=0"/></net>

<net id="1879"><net_src comp="586" pin="0"/><net_sink comp="1874" pin=1"/></net>

<net id="1890"><net_src comp="1880" pin="1"/><net_sink comp="1886" pin=0"/></net>

<net id="1891"><net_src comp="1883" pin="1"/><net_sink comp="1886" pin=1"/></net>

<net id="1896"><net_src comp="1103" pin="4"/><net_sink comp="1892" pin=0"/></net>

<net id="1901"><net_src comp="1103" pin="4"/><net_sink comp="1897" pin=0"/></net>

<net id="1902"><net_src comp="132" pin="0"/><net_sink comp="1897" pin=1"/></net>

<net id="1906"><net_src comp="781" pin="2"/><net_sink comp="1903" pin=0"/></net>

<net id="1912"><net_src comp="588" pin="0"/><net_sink comp="1907" pin=0"/></net>

<net id="1913"><net_src comp="1903" pin="1"/><net_sink comp="1907" pin=1"/></net>

<net id="1914"><net_src comp="476" pin="0"/><net_sink comp="1907" pin=2"/></net>

<net id="1921"><net_src comp="498" pin="0"/><net_sink comp="1915" pin=0"/></net>

<net id="1922"><net_src comp="1903" pin="1"/><net_sink comp="1915" pin=1"/></net>

<net id="1923"><net_src comp="504" pin="0"/><net_sink comp="1915" pin=2"/></net>

<net id="1924"><net_src comp="590" pin="0"/><net_sink comp="1915" pin=3"/></net>

<net id="1928"><net_src comp="1903" pin="1"/><net_sink comp="1925" pin=0"/></net>

<net id="1932"><net_src comp="1915" pin="4"/><net_sink comp="1929" pin=0"/></net>

<net id="1937"><net_src comp="592" pin="0"/><net_sink comp="1933" pin=0"/></net>

<net id="1938"><net_src comp="1929" pin="1"/><net_sink comp="1933" pin=1"/></net>

<net id="1944"><net_src comp="594" pin="0"/><net_sink comp="1939" pin=0"/></net>

<net id="1945"><net_src comp="1933" pin="2"/><net_sink comp="1939" pin=1"/></net>

<net id="1946"><net_src comp="500" pin="0"/><net_sink comp="1939" pin=2"/></net>

<net id="1951"><net_src comp="596" pin="0"/><net_sink comp="1947" pin=0"/></net>

<net id="1952"><net_src comp="1915" pin="4"/><net_sink comp="1947" pin=1"/></net>

<net id="1956"><net_src comp="1947" pin="2"/><net_sink comp="1953" pin=0"/></net>

<net id="1962"><net_src comp="1939" pin="3"/><net_sink comp="1957" pin=0"/></net>

<net id="1963"><net_src comp="1953" pin="1"/><net_sink comp="1957" pin=1"/></net>

<net id="1964"><net_src comp="1933" pin="2"/><net_sink comp="1957" pin=2"/></net>

<net id="1971"><net_src comp="598" pin="0"/><net_sink comp="1965" pin=0"/></net>

<net id="1972"><net_src comp="368" pin="0"/><net_sink comp="1965" pin=1"/></net>

<net id="1973"><net_src comp="528" pin="0"/><net_sink comp="1965" pin=3"/></net>

<net id="1977"><net_src comp="1965" pin="4"/><net_sink comp="1974" pin=0"/></net>

<net id="1987"><net_src comp="1978" pin="1"/><net_sink comp="1984" pin=0"/></net>

<net id="1992"><net_src comp="1965" pin="4"/><net_sink comp="1988" pin=0"/></net>

<net id="1993"><net_src comp="1981" pin="1"/><net_sink comp="1988" pin=1"/></net>

<net id="1998"><net_src comp="1974" pin="1"/><net_sink comp="1994" pin=0"/></net>

<net id="1999"><net_src comp="1984" pin="1"/><net_sink comp="1994" pin=1"/></net>

<net id="2005"><net_src comp="600" pin="0"/><net_sink comp="2000" pin=0"/></net>

<net id="2006"><net_src comp="1988" pin="2"/><net_sink comp="2000" pin=1"/></net>

<net id="2007"><net_src comp="506" pin="0"/><net_sink comp="2000" pin=2"/></net>

<net id="2011"><net_src comp="2000" pin="3"/><net_sink comp="2008" pin=0"/></net>

<net id="2018"><net_src comp="602" pin="0"/><net_sink comp="2012" pin=0"/></net>

<net id="2019"><net_src comp="1994" pin="2"/><net_sink comp="2012" pin=1"/></net>

<net id="2020"><net_src comp="506" pin="0"/><net_sink comp="2012" pin=2"/></net>

<net id="2021"><net_src comp="604" pin="0"/><net_sink comp="2012" pin=3"/></net>

<net id="2027"><net_src comp="2008" pin="1"/><net_sink comp="2022" pin=1"/></net>

<net id="2028"><net_src comp="2012" pin="4"/><net_sink comp="2022" pin=2"/></net>

<net id="2033"><net_src comp="122" pin="0"/><net_sink comp="2029" pin=0"/></net>

<net id="2034"><net_src comp="2022" pin="3"/><net_sink comp="2029" pin=1"/></net>

<net id="2040"><net_src comp="2029" pin="2"/><net_sink comp="2035" pin=1"/></net>

<net id="2041"><net_src comp="2022" pin="3"/><net_sink comp="2035" pin=2"/></net>

<net id="2045"><net_src comp="2035" pin="3"/><net_sink comp="2042" pin=0"/></net>

<net id="2054"><net_src comp="588" pin="0"/><net_sink comp="2049" pin=0"/></net>

<net id="2055"><net_src comp="2046" pin="1"/><net_sink comp="2049" pin=1"/></net>

<net id="2056"><net_src comp="476" pin="0"/><net_sink comp="2049" pin=2"/></net>

<net id="2063"><net_src comp="498" pin="0"/><net_sink comp="2057" pin=0"/></net>

<net id="2064"><net_src comp="2046" pin="1"/><net_sink comp="2057" pin=1"/></net>

<net id="2065"><net_src comp="504" pin="0"/><net_sink comp="2057" pin=2"/></net>

<net id="2066"><net_src comp="590" pin="0"/><net_sink comp="2057" pin=3"/></net>

<net id="2070"><net_src comp="2046" pin="1"/><net_sink comp="2067" pin=0"/></net>

<net id="2077"><net_src comp="598" pin="0"/><net_sink comp="2071" pin=0"/></net>

<net id="2078"><net_src comp="368" pin="0"/><net_sink comp="2071" pin=1"/></net>

<net id="2079"><net_src comp="2067" pin="1"/><net_sink comp="2071" pin=2"/></net>

<net id="2080"><net_src comp="528" pin="0"/><net_sink comp="2071" pin=3"/></net>

<net id="2084"><net_src comp="2071" pin="4"/><net_sink comp="2081" pin=0"/></net>

<net id="2088"><net_src comp="2057" pin="4"/><net_sink comp="2085" pin=0"/></net>

<net id="2093"><net_src comp="592" pin="0"/><net_sink comp="2089" pin=0"/></net>

<net id="2094"><net_src comp="2085" pin="1"/><net_sink comp="2089" pin=1"/></net>

<net id="2100"><net_src comp="594" pin="0"/><net_sink comp="2095" pin=0"/></net>

<net id="2101"><net_src comp="2089" pin="2"/><net_sink comp="2095" pin=1"/></net>

<net id="2102"><net_src comp="500" pin="0"/><net_sink comp="2095" pin=2"/></net>

<net id="2107"><net_src comp="596" pin="0"/><net_sink comp="2103" pin=0"/></net>

<net id="2108"><net_src comp="2057" pin="4"/><net_sink comp="2103" pin=1"/></net>

<net id="2112"><net_src comp="2103" pin="2"/><net_sink comp="2109" pin=0"/></net>

<net id="2118"><net_src comp="2095" pin="3"/><net_sink comp="2113" pin=0"/></net>

<net id="2119"><net_src comp="2109" pin="1"/><net_sink comp="2113" pin=1"/></net>

<net id="2120"><net_src comp="2089" pin="2"/><net_sink comp="2113" pin=2"/></net>

<net id="2124"><net_src comp="2113" pin="3"/><net_sink comp="2121" pin=0"/></net>

<net id="2128"><net_src comp="2113" pin="3"/><net_sink comp="2125" pin=0"/></net>

<net id="2132"><net_src comp="2121" pin="1"/><net_sink comp="2129" pin=0"/></net>

<net id="2137"><net_src comp="2071" pin="4"/><net_sink comp="2133" pin=0"/></net>

<net id="2138"><net_src comp="2125" pin="1"/><net_sink comp="2133" pin=1"/></net>

<net id="2143"><net_src comp="2081" pin="1"/><net_sink comp="2139" pin=0"/></net>

<net id="2144"><net_src comp="2129" pin="1"/><net_sink comp="2139" pin=1"/></net>

<net id="2150"><net_src comp="600" pin="0"/><net_sink comp="2145" pin=0"/></net>

<net id="2151"><net_src comp="2133" pin="2"/><net_sink comp="2145" pin=1"/></net>

<net id="2152"><net_src comp="506" pin="0"/><net_sink comp="2145" pin=2"/></net>

<net id="2156"><net_src comp="2145" pin="3"/><net_sink comp="2153" pin=0"/></net>

<net id="2163"><net_src comp="602" pin="0"/><net_sink comp="2157" pin=0"/></net>

<net id="2164"><net_src comp="2139" pin="2"/><net_sink comp="2157" pin=1"/></net>

<net id="2165"><net_src comp="506" pin="0"/><net_sink comp="2157" pin=2"/></net>

<net id="2166"><net_src comp="604" pin="0"/><net_sink comp="2157" pin=3"/></net>

<net id="2172"><net_src comp="2095" pin="3"/><net_sink comp="2167" pin=0"/></net>

<net id="2173"><net_src comp="2153" pin="1"/><net_sink comp="2167" pin=1"/></net>

<net id="2174"><net_src comp="2157" pin="4"/><net_sink comp="2167" pin=2"/></net>

<net id="2179"><net_src comp="122" pin="0"/><net_sink comp="2175" pin=1"/></net>

<net id="2184"><net_src comp="354" pin="0"/><net_sink comp="2180" pin=0"/></net>

<net id="2190"><net_src comp="2175" pin="2"/><net_sink comp="2185" pin=0"/></net>

<net id="2191"><net_src comp="2180" pin="2"/><net_sink comp="2185" pin=2"/></net>

<net id="2192"><net_src comp="2185" pin="3"/><net_sink comp="793" pin=2"/></net>

<net id="2197"><net_src comp="122" pin="0"/><net_sink comp="2193" pin=0"/></net>

<net id="2203"><net_src comp="2193" pin="2"/><net_sink comp="2198" pin=1"/></net>

<net id="2207"><net_src comp="2198" pin="3"/><net_sink comp="2204" pin=0"/></net>

<net id="2212"><net_src comp="2198" pin="3"/><net_sink comp="2208" pin=0"/></net>

<net id="2213"><net_src comp="122" pin="0"/><net_sink comp="2208" pin=1"/></net>

<net id="2218"><net_src comp="354" pin="0"/><net_sink comp="2214" pin=0"/></net>

<net id="2219"><net_src comp="2204" pin="1"/><net_sink comp="2214" pin=1"/></net>

<net id="2225"><net_src comp="2208" pin="2"/><net_sink comp="2220" pin=0"/></net>

<net id="2226"><net_src comp="2204" pin="1"/><net_sink comp="2220" pin=1"/></net>

<net id="2227"><net_src comp="2214" pin="2"/><net_sink comp="2220" pin=2"/></net>

<net id="2228"><net_src comp="2220" pin="3"/><net_sink comp="799" pin=2"/></net>

<net id="2232"><net_src comp="1125" pin="4"/><net_sink comp="2229" pin=0"/></net>

<net id="2237"><net_src comp="2229" pin="1"/><net_sink comp="2233" pin=0"/></net>

<net id="2242"><net_src comp="1114" pin="4"/><net_sink comp="2238" pin=0"/></net>

<net id="2247"><net_src comp="1114" pin="4"/><net_sink comp="2243" pin=0"/></net>

<net id="2248"><net_src comp="612" pin="0"/><net_sink comp="2243" pin=1"/></net>

<net id="2253"><net_src comp="132" pin="0"/><net_sink comp="2249" pin=0"/></net>

<net id="2254"><net_src comp="1125" pin="4"/><net_sink comp="2249" pin=1"/></net>

<net id="2259"><net_src comp="1136" pin="4"/><net_sink comp="2255" pin=0"/></net>

<net id="2265"><net_src comp="2255" pin="2"/><net_sink comp="2260" pin=0"/></net>

<net id="2266"><net_src comp="1136" pin="4"/><net_sink comp="2260" pin=1"/></net>

<net id="2267"><net_src comp="610" pin="0"/><net_sink comp="2260" pin=2"/></net>

<net id="2271"><net_src comp="2249" pin="2"/><net_sink comp="2268" pin=0"/></net>

<net id="2276"><net_src comp="2268" pin="1"/><net_sink comp="2272" pin=0"/></net>

<net id="2282"><net_src comp="2255" pin="2"/><net_sink comp="2277" pin=0"/></net>

<net id="2283"><net_src comp="2233" pin="2"/><net_sink comp="2277" pin=1"/></net>

<net id="2284"><net_src comp="2272" pin="2"/><net_sink comp="2277" pin=2"/></net>

<net id="2290"><net_src comp="2255" pin="2"/><net_sink comp="2285" pin=0"/></net>

<net id="2291"><net_src comp="1125" pin="4"/><net_sink comp="2285" pin=1"/></net>

<net id="2292"><net_src comp="2249" pin="2"/><net_sink comp="2285" pin=2"/></net>

<net id="2296"><net_src comp="2285" pin="3"/><net_sink comp="2293" pin=0"/></net>

<net id="2300"><net_src comp="2260" pin="3"/><net_sink comp="2297" pin=0"/></net>

<net id="2305"><net_src comp="2293" pin="1"/><net_sink comp="2301" pin=0"/></net>

<net id="2306"><net_src comp="2260" pin="3"/><net_sink comp="2301" pin=1"/></net>

<net id="2313"><net_src comp="614" pin="0"/><net_sink comp="2307" pin=0"/></net>

<net id="2314"><net_src comp="2285" pin="3"/><net_sink comp="2307" pin=1"/></net>

<net id="2315"><net_src comp="590" pin="0"/><net_sink comp="2307" pin=2"/></net>

<net id="2316"><net_src comp="476" pin="0"/><net_sink comp="2307" pin=3"/></net>

<net id="2322"><net_src comp="616" pin="0"/><net_sink comp="2317" pin=0"/></net>

<net id="2323"><net_src comp="2307" pin="4"/><net_sink comp="2317" pin=1"/></net>

<net id="2324"><net_src comp="2301" pin="2"/><net_sink comp="2317" pin=2"/></net>

<net id="2329"><net_src comp="2317" pin="3"/><net_sink comp="2325" pin=0"/></net>

<net id="2330"><net_src comp="122" pin="0"/><net_sink comp="2325" pin=1"/></net>

<net id="2335"><net_src comp="2297" pin="1"/><net_sink comp="2331" pin=0"/></net>

<net id="2340"><net_src comp="2277" pin="3"/><net_sink comp="2336" pin=0"/></net>

<net id="2341"><net_src comp="2331" pin="2"/><net_sink comp="2336" pin=1"/></net>

<net id="2346"><net_src comp="618" pin="0"/><net_sink comp="2342" pin=0"/></net>

<net id="2354"><net_src comp="620" pin="0"/><net_sink comp="2347" pin=0"/></net>

<net id="2355"><net_src comp="805" pin="2"/><net_sink comp="2347" pin=1"/></net>

<net id="2356"><net_src comp="2347" pin="5"/><net_sink comp="810" pin=4"/></net>

<net id="2360"><net_src comp="636" pin="2"/><net_sink comp="2357" pin=0"/></net>

<net id="2361"><net_src comp="2357" pin="1"/><net_sink comp="1416" pin=1"/></net>

<net id="2362"><net_src comp="2357" pin="1"/><net_sink comp="1503" pin=1"/></net>

<net id="2363"><net_src comp="2357" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="2364"><net_src comp="2357" pin="1"/><net_sink comp="1540" pin=1"/></net>

<net id="2365"><net_src comp="2357" pin="1"/><net_sink comp="1655" pin=1"/></net>

<net id="2366"><net_src comp="2357" pin="1"/><net_sink comp="1756" pin=1"/></net>

<net id="2367"><net_src comp="2357" pin="1"/><net_sink comp="1767" pin=1"/></net>

<net id="2368"><net_src comp="2357" pin="1"/><net_sink comp="1800" pin=1"/></net>

<net id="2369"><net_src comp="2357" pin="1"/><net_sink comp="1892" pin=1"/></net>

<net id="2373"><net_src comp="642" pin="2"/><net_sink comp="2370" pin=0"/></net>

<net id="2374"><net_src comp="2370" pin="1"/><net_sink comp="1433" pin=1"/></net>

<net id="2375"><net_src comp="2370" pin="1"/><net_sink comp="1492" pin=1"/></net>

<net id="2376"><net_src comp="2370" pin="1"/><net_sink comp="1518" pin=1"/></net>

<net id="2377"><net_src comp="2370" pin="1"/><net_sink comp="1712" pin=1"/></net>

<net id="2378"><net_src comp="2370" pin="1"/><net_sink comp="1745" pin=1"/></net>

<net id="2379"><net_src comp="2370" pin="1"/><net_sink comp="1811" pin=1"/></net>

<net id="2380"><net_src comp="2370" pin="1"/><net_sink comp="1822" pin=1"/></net>

<net id="2381"><net_src comp="2370" pin="1"/><net_sink comp="1855" pin=1"/></net>

<net id="2382"><net_src comp="2370" pin="1"/><net_sink comp="1871" pin=0"/></net>

<net id="2383"><net_src comp="2370" pin="1"/><net_sink comp="1880" pin=0"/></net>

<net id="2387"><net_src comp="624" pin="1"/><net_sink comp="2384" pin=0"/></net>

<net id="2388"><net_src comp="2384" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="2389"><net_src comp="2384" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="2393"><net_src comp="628" pin="1"/><net_sink comp="2390" pin=0"/></net>

<net id="2394"><net_src comp="2390" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="2395"><net_src comp="2390" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="2399"><net_src comp="632" pin="1"/><net_sink comp="2396" pin=0"/></net>

<net id="2400"><net_src comp="2396" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="2404"><net_src comp="1370" pin="1"/><net_sink comp="2401" pin=0"/></net>

<net id="2408"><net_src comp="1374" pin="2"/><net_sink comp="2405" pin=0"/></net>

<net id="2409"><net_src comp="2405" pin="1"/><net_sink comp="827" pin=2"/></net>

<net id="2416"><net_src comp="1386" pin="2"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="2421"><net_src comp="1392" pin="2"/><net_sink comp="2418" pin=0"/></net>

<net id="2422"><net_src comp="2418" pin="1"/><net_sink comp="850" pin=2"/></net>

<net id="2426"><net_src comp="1398" pin="2"/><net_sink comp="2423" pin=0"/></net>

<net id="2430"><net_src comp="1404" pin="2"/><net_sink comp="2427" pin=0"/></net>

<net id="2434"><net_src comp="1416" pin="4"/><net_sink comp="2431" pin=0"/></net>

<net id="2435"><net_src comp="2431" pin="1"/><net_sink comp="1883" pin=0"/></net>

<net id="2436"><net_src comp="2431" pin="1"/><net_sink comp="2255" pin=1"/></net>

<net id="2440"><net_src comp="1429" pin="1"/><net_sink comp="2437" pin=0"/></net>

<net id="2441"><net_src comp="2437" pin="1"/><net_sink comp="1866" pin=0"/></net>

<net id="2445"><net_src comp="1433" pin="2"/><net_sink comp="2442" pin=0"/></net>

<net id="2446"><net_src comp="2442" pin="1"/><net_sink comp="1442" pin=1"/></net>

<net id="2450"><net_src comp="1442" pin="2"/><net_sink comp="2447" pin=0"/></net>

<net id="2454"><net_src comp="1447" pin="2"/><net_sink comp="2451" pin=0"/></net>

<net id="2455"><net_src comp="2451" pin="1"/><net_sink comp="861" pin=2"/></net>

<net id="2459"><net_src comp="1462" pin="4"/><net_sink comp="2456" pin=0"/></net>

<net id="2460"><net_src comp="2456" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="2464"><net_src comp="1472" pin="4"/><net_sink comp="2461" pin=0"/></net>

<net id="2465"><net_src comp="2461" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="2469"><net_src comp="1482" pin="4"/><net_sink comp="2466" pin=0"/></net>

<net id="2470"><net_src comp="2466" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="2477"><net_src comp="1497" pin="2"/><net_sink comp="2474" pin=0"/></net>

<net id="2478"><net_src comp="2474" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="2485"><net_src comp="1508" pin="2"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="2490"><net_src comp="680" pin="2"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="2495"><net_src comp="1514" pin="1"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="2500"><net_src comp="1351" pin="1"/><net_sink comp="2497" pin=0"/></net>

<net id="2501"><net_src comp="2497" pin="1"/><net_sink comp="1320" pin=2"/></net>

<net id="2508"><net_src comp="1523" pin="2"/><net_sink comp="2505" pin=0"/></net>

<net id="2509"><net_src comp="2505" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="2516"><net_src comp="1534" pin="2"/><net_sink comp="2513" pin=0"/></net>

<net id="2517"><net_src comp="2513" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="2521"><net_src comp="685" pin="2"/><net_sink comp="2518" pin=0"/></net>

<net id="2522"><net_src comp="2518" pin="1"/><net_sink comp="1296" pin=2"/></net>

<net id="2526"><net_src comp="691" pin="2"/><net_sink comp="2523" pin=0"/></net>

<net id="2527"><net_src comp="2523" pin="1"/><net_sink comp="1308" pin=2"/></net>

<net id="2534"><net_src comp="1545" pin="2"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="916" pin=2"/></net>

<net id="2539"><net_src comp="1551" pin="1"/><net_sink comp="2536" pin=0"/></net>

<net id="2540"><net_src comp="2536" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="2544"><net_src comp="1555" pin="1"/><net_sink comp="2541" pin=0"/></net>

<net id="2545"><net_src comp="2541" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="2549"><net_src comp="1559" pin="4"/><net_sink comp="2546" pin=0"/></net>

<net id="2550"><net_src comp="2546" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="2554"><net_src comp="1569" pin="1"/><net_sink comp="2551" pin=0"/></net>

<net id="2555"><net_src comp="2551" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="2562"><net_src comp="1579" pin="2"/><net_sink comp="2559" pin=0"/></net>

<net id="2563"><net_src comp="2559" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="2570"><net_src comp="1591" pin="2"/><net_sink comp="2567" pin=0"/></net>

<net id="2571"><net_src comp="2567" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="2578"><net_src comp="1603" pin="2"/><net_sink comp="2575" pin=0"/></net>

<net id="2579"><net_src comp="2575" pin="1"/><net_sink comp="949" pin=2"/></net>

<net id="2583"><net_src comp="1609" pin="1"/><net_sink comp="2580" pin=0"/></net>

<net id="2584"><net_src comp="2580" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="2588"><net_src comp="1613" pin="1"/><net_sink comp="2585" pin=0"/></net>

<net id="2589"><net_src comp="2585" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="2593"><net_src comp="1617" pin="4"/><net_sink comp="2590" pin=0"/></net>

<net id="2594"><net_src comp="2590" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="2598"><net_src comp="1627" pin="1"/><net_sink comp="2595" pin=0"/></net>

<net id="2599"><net_src comp="2595" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="2606"><net_src comp="1637" pin="2"/><net_sink comp="2603" pin=0"/></net>

<net id="2607"><net_src comp="2603" pin="1"/><net_sink comp="960" pin=2"/></net>

<net id="2614"><net_src comp="1649" pin="2"/><net_sink comp="2611" pin=0"/></net>

<net id="2615"><net_src comp="2611" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="2619"><net_src comp="721" pin="2"/><net_sink comp="2616" pin=0"/></net>

<net id="2620"><net_src comp="2616" pin="1"/><net_sink comp="1296" pin=2"/></net>

<net id="2624"><net_src comp="727" pin="2"/><net_sink comp="2621" pin=0"/></net>

<net id="2625"><net_src comp="2621" pin="1"/><net_sink comp="1308" pin=2"/></net>

<net id="2632"><net_src comp="1660" pin="2"/><net_sink comp="2629" pin=0"/></net>

<net id="2633"><net_src comp="2629" pin="1"/><net_sink comp="982" pin=2"/></net>

<net id="2637"><net_src comp="1666" pin="1"/><net_sink comp="2634" pin=0"/></net>

<net id="2638"><net_src comp="2634" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="2642"><net_src comp="1674" pin="4"/><net_sink comp="2639" pin=0"/></net>

<net id="2643"><net_src comp="2639" pin="1"/><net_sink comp="1684" pin=0"/></net>

<net id="2650"><net_src comp="1694" pin="2"/><net_sink comp="2647" pin=0"/></net>

<net id="2651"><net_src comp="2647" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="2658"><net_src comp="1706" pin="2"/><net_sink comp="2655" pin=0"/></net>

<net id="2659"><net_src comp="2655" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="2666"><net_src comp="1717" pin="2"/><net_sink comp="2663" pin=0"/></net>

<net id="2667"><net_src comp="2663" pin="1"/><net_sink comp="1015" pin=2"/></net>

<net id="2671"><net_src comp="1723" pin="1"/><net_sink comp="2668" pin=0"/></net>

<net id="2672"><net_src comp="2668" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="2676"><net_src comp="1727" pin="1"/><net_sink comp="2673" pin=0"/></net>

<net id="2677"><net_src comp="2673" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="2681"><net_src comp="1731" pin="4"/><net_sink comp="2678" pin=0"/></net>

<net id="2682"><net_src comp="2678" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="2686"><net_src comp="1741" pin="1"/><net_sink comp="2683" pin=0"/></net>

<net id="2687"><net_src comp="2683" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="2694"><net_src comp="1750" pin="2"/><net_sink comp="2691" pin=0"/></net>

<net id="2695"><net_src comp="2691" pin="1"/><net_sink comp="1026" pin=2"/></net>

<net id="2702"><net_src comp="1761" pin="2"/><net_sink comp="2699" pin=0"/></net>

<net id="2703"><net_src comp="2699" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="2707"><net_src comp="745" pin="2"/><net_sink comp="2704" pin=0"/></net>

<net id="2708"><net_src comp="2704" pin="1"/><net_sink comp="1296" pin=2"/></net>

<net id="2712"><net_src comp="751" pin="2"/><net_sink comp="2709" pin=0"/></net>

<net id="2713"><net_src comp="2709" pin="1"/><net_sink comp="1308" pin=2"/></net>

<net id="2720"><net_src comp="1772" pin="2"/><net_sink comp="2717" pin=0"/></net>

<net id="2721"><net_src comp="2717" pin="1"/><net_sink comp="1048" pin=2"/></net>

<net id="2725"><net_src comp="1778" pin="1"/><net_sink comp="2722" pin=0"/></net>

<net id="2726"><net_src comp="2722" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="2730"><net_src comp="1786" pin="4"/><net_sink comp="2727" pin=0"/></net>

<net id="2731"><net_src comp="2727" pin="1"/><net_sink comp="1796" pin=0"/></net>

<net id="2738"><net_src comp="1805" pin="2"/><net_sink comp="2735" pin=0"/></net>

<net id="2739"><net_src comp="2735" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="2746"><net_src comp="1816" pin="2"/><net_sink comp="2743" pin=0"/></net>

<net id="2747"><net_src comp="2743" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="2751"><net_src comp="763" pin="2"/><net_sink comp="2748" pin=0"/></net>

<net id="2752"><net_src comp="2748" pin="1"/><net_sink comp="1296" pin=2"/></net>

<net id="2756"><net_src comp="769" pin="2"/><net_sink comp="2753" pin=0"/></net>

<net id="2757"><net_src comp="2753" pin="1"/><net_sink comp="1308" pin=2"/></net>

<net id="2764"><net_src comp="1827" pin="2"/><net_sink comp="2761" pin=0"/></net>

<net id="2765"><net_src comp="2761" pin="1"/><net_sink comp="1081" pin=2"/></net>

<net id="2769"><net_src comp="1833" pin="1"/><net_sink comp="2766" pin=0"/></net>

<net id="2770"><net_src comp="2766" pin="1"/><net_sink comp="1837" pin=0"/></net>

<net id="2774"><net_src comp="1841" pin="4"/><net_sink comp="2771" pin=0"/></net>

<net id="2775"><net_src comp="2771" pin="1"/><net_sink comp="1851" pin=0"/></net>

<net id="2779"><net_src comp="1855" pin="2"/><net_sink comp="2776" pin=0"/></net>

<net id="2783"><net_src comp="1860" pin="2"/><net_sink comp="2780" pin=0"/></net>

<net id="2784"><net_src comp="2780" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="2788"><net_src comp="1866" pin="2"/><net_sink comp="2785" pin=0"/></net>

<net id="2789"><net_src comp="2785" pin="1"/><net_sink comp="2331" pin=1"/></net>

<net id="2793"><net_src comp="1874" pin="2"/><net_sink comp="2790" pin=0"/></net>

<net id="2794"><net_src comp="2790" pin="1"/><net_sink comp="2233" pin=1"/></net>

<net id="2795"><net_src comp="2790" pin="1"/><net_sink comp="2272" pin=1"/></net>

<net id="2799"><net_src comp="1886" pin="2"/><net_sink comp="2796" pin=0"/></net>

<net id="2800"><net_src comp="2796" pin="1"/><net_sink comp="2238" pin=1"/></net>

<net id="2807"><net_src comp="1897" pin="2"/><net_sink comp="2804" pin=0"/></net>

<net id="2808"><net_src comp="2804" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="2812"><net_src comp="1907" pin="3"/><net_sink comp="2809" pin=0"/></net>

<net id="2813"><net_src comp="2809" pin="1"/><net_sink comp="2035" pin=0"/></net>

<net id="2817"><net_src comp="1925" pin="1"/><net_sink comp="2814" pin=0"/></net>

<net id="2818"><net_src comp="2814" pin="1"/><net_sink comp="1965" pin=2"/></net>

<net id="2822"><net_src comp="1939" pin="3"/><net_sink comp="2819" pin=0"/></net>

<net id="2823"><net_src comp="2819" pin="1"/><net_sink comp="2022" pin=0"/></net>

<net id="2827"><net_src comp="1957" pin="3"/><net_sink comp="2824" pin=0"/></net>

<net id="2828"><net_src comp="2824" pin="1"/><net_sink comp="1978" pin=0"/></net>

<net id="2829"><net_src comp="2824" pin="1"/><net_sink comp="1981" pin=0"/></net>

<net id="2833"><net_src comp="787" pin="2"/><net_sink comp="2830" pin=0"/></net>

<net id="2834"><net_src comp="2830" pin="1"/><net_sink comp="2046" pin=0"/></net>

<net id="2838"><net_src comp="2035" pin="3"/><net_sink comp="2835" pin=0"/></net>

<net id="2839"><net_src comp="2835" pin="1"/><net_sink comp="2175" pin=0"/></net>

<net id="2843"><net_src comp="2042" pin="1"/><net_sink comp="2840" pin=0"/></net>

<net id="2844"><net_src comp="2840" pin="1"/><net_sink comp="2180" pin=1"/></net>

<net id="2845"><net_src comp="2840" pin="1"/><net_sink comp="2185" pin=1"/></net>

<net id="2849"><net_src comp="2049" pin="3"/><net_sink comp="2846" pin=0"/></net>

<net id="2850"><net_src comp="2846" pin="1"/><net_sink comp="2198" pin=0"/></net>

<net id="2854"><net_src comp="2167" pin="3"/><net_sink comp="2851" pin=0"/></net>

<net id="2855"><net_src comp="2851" pin="1"/><net_sink comp="2193" pin=1"/></net>

<net id="2856"><net_src comp="2851" pin="1"/><net_sink comp="2198" pin=2"/></net>

<net id="2860"><net_src comp="2238" pin="2"/><net_sink comp="2857" pin=0"/></net>

<net id="2864"><net_src comp="2243" pin="2"/><net_sink comp="2861" pin=0"/></net>

<net id="2865"><net_src comp="2861" pin="1"/><net_sink comp="1114" pin=2"/></net>

<net id="2869"><net_src comp="2260" pin="3"/><net_sink comp="2866" pin=0"/></net>

<net id="2870"><net_src comp="2866" pin="1"/><net_sink comp="2342" pin=1"/></net>

<net id="2874"><net_src comp="2285" pin="3"/><net_sink comp="2871" pin=0"/></net>

<net id="2875"><net_src comp="2871" pin="1"/><net_sink comp="1125" pin=2"/></net>

<net id="2879"><net_src comp="2325" pin="2"/><net_sink comp="2876" pin=0"/></net>

<net id="2880"><net_src comp="2876" pin="1"/><net_sink comp="810" pin=5"/></net>

<net id="2884"><net_src comp="2336" pin="2"/><net_sink comp="2881" pin=0"/></net>

<net id="2885"><net_src comp="2881" pin="1"/><net_sink comp="810" pin=6"/></net>

<net id="2889"><net_src comp="805" pin="2"/><net_sink comp="2886" pin=0"/></net>

<net id="2890"><net_src comp="2886" pin="1"/><net_sink comp="2347" pin=4"/></net>

<net id="2894"><net_src comp="805" pin="2"/><net_sink comp="2891" pin=0"/></net>

<net id="2895"><net_src comp="2891" pin="1"/><net_sink comp="2347" pin=3"/></net>

<net id="2899"><net_src comp="805" pin="2"/><net_sink comp="2896" pin=0"/></net>

<net id="2900"><net_src comp="2896" pin="1"/><net_sink comp="2347" pin=2"/></net>

<net id="2904"><net_src comp="2342" pin="2"/><net_sink comp="2901" pin=0"/></net>

<net id="2905"><net_src comp="2901" pin="1"/><net_sink comp="1136" pin=2"/></net>

<net id="2909"><net_src comp="2347" pin="5"/><net_sink comp="2906" pin=0"/></net>

<net id="2910"><net_src comp="2906" pin="1"/><net_sink comp="810" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_data_V | {103 }
	Port: OUTPUT_user_V | {103 }
	Port: OUTPUT_last_V | {103 }
	Port: guard_variable_for_W | {4 }
	Port: kernel_M_real | {1 2 4 32 44 }
	Port: kernel_M_imag | {1 2 4 32 44 }
	Port: xn1_M_real | {19 }
	Port: xn1_M_imag | {19 }
	Port: in1 | {22 23 }
	Port: xn1 | {21 24 33 36 46 49 54 57 79 82 87 90 }
	Port: out1 | {21 24 }
	Port: middle_M_real | {30 51 }
	Port: middle_M_imag | {31 52 }
	Port: in2 | {34 35 }
	Port: out2 | {33 36 }
	Port: xk1_M_real | {42 76 77 }
	Port: xk1_M_imag | {43 76 77 }
	Port: in3 | {47 48 }
	Port: out3 | {46 49 }
	Port: in4 | {55 56 }
	Port: out4 | {54 57 }
	Port: fft_kernel_M_real | {63 }
	Port: fft_kernel_M_imag | {64 }
	Port: gauss_blur_M_real | {53 65 }
	Port: gauss_blur_M_imag | {53 65 }
	Port: fft_kernel_modu_M_r | {66 67 }
	Port: fft_kernel_modu_M_i | {66 67 }
	Port: fft_kernel_modu2_M_s | {68 69 }
	Port: fft_kernel_modu2_M_1 | {68 69 }
	Port: G1_M_real | {70 71 72 73 }
	Port: G1_M_imag | {70 71 72 73 }
	Port: G_M_real | {74 75 }
	Port: G_M_imag | {74 75 }
	Port: in5 | {80 81 }
	Port: out5 | {79 82 }
	Port: middle2_M_real | {84 }
	Port: middle2_M_imag | {85 }
	Port: in6 | {88 89 }
	Port: out6 | {87 90 }
	Port: xk2_M_real | {92 }
	Port: xk2_M_imag | {93 }
 - Input state : 
	Port: WienerDeblur : INPUT_data_V | {6 }
	Port: WienerDeblur : INPUT_user_V | {6 }
	Port: WienerDeblur : INPUT_last_V | {6 }
	Port: WienerDeblur : rows_V | {1 }
	Port: WienerDeblur : cols_V | {1 }
	Port: WienerDeblur : guard_variable_for_W | {1 }
	Port: WienerDeblur : kernel_M_real | {46 }
	Port: WienerDeblur : kernel_M_imag | {46 }
	Port: WienerDeblur : xn1_M_real | {21 }
	Port: WienerDeblur : xn1_M_imag | {21 }
	Port: WienerDeblur : in1 | {21 22 23 24 }
	Port: WienerDeblur : xk1 | {21 24 33 36 46 49 54 57 79 82 87 90 }
	Port: WienerDeblur : out1 | {25 26 }
	Port: WienerDeblur : middle_M_real | {33 54 }
	Port: WienerDeblur : middle_M_imag | {33 54 }
	Port: WienerDeblur : in2 | {33 34 35 36 }
	Port: WienerDeblur : out2 | {37 38 }
	Port: WienerDeblur : xk1_M_real | {53 65 79 }
	Port: WienerDeblur : xk1_M_imag | {53 65 79 }
	Port: WienerDeblur : in3 | {46 47 48 49 }
	Port: WienerDeblur : out3 | {50 51 }
	Port: WienerDeblur : in4 | {54 55 56 57 }
	Port: WienerDeblur : out4 | {58 59 }
	Port: WienerDeblur : fft_kernel_M_real | {53 65 66 67 74 75 }
	Port: WienerDeblur : fft_kernel_M_imag | {53 65 66 67 74 75 }
	Port: WienerDeblur : gauss_blur_M_real | {76 77 }
	Port: WienerDeblur : gauss_blur_M_imag | {76 77 }
	Port: WienerDeblur : pow_reduce_anonymo_20 | {66 67 }
	Port: WienerDeblur : pow_reduce_anonymo_19 | {66 67 }
	Port: WienerDeblur : pow_reduce_anonymo_16 | {66 67 }
	Port: WienerDeblur : pow_reduce_anonymo_17 | {66 67 }
	Port: WienerDeblur : pow_reduce_anonymo_9 | {66 67 }
	Port: WienerDeblur : pow_reduce_anonymo_12 | {66 67 }
	Port: WienerDeblur : pow_reduce_anonymo_13 | {66 67 }
	Port: WienerDeblur : pow_reduce_anonymo_14 | {66 67 }
	Port: WienerDeblur : pow_reduce_anonymo_15 | {66 67 }
	Port: WienerDeblur : pow_reduce_anonymo_18 | {66 67 }
	Port: WienerDeblur : pow_reduce_anonymo | {66 67 }
	Port: WienerDeblur : pow_reduce_anonymo_21 | {66 67 }
	Port: WienerDeblur : fft_kernel_modu_M_r | {68 69 }
	Port: WienerDeblur : fft_kernel_modu_M_i | {68 69 }
	Port: WienerDeblur : fft_kernel_modu2_M_s | {70 71 72 73 }
	Port: WienerDeblur : fft_kernel_modu2_M_1 | {70 71 72 73 }
	Port: WienerDeblur : G1_M_real | {72 73 74 75 }
	Port: WienerDeblur : G1_M_imag | {72 73 74 75 }
	Port: WienerDeblur : G_M_real | {76 77 }
	Port: WienerDeblur : G_M_imag | {76 77 }
	Port: WienerDeblur : in5 | {79 80 81 82 }
	Port: WienerDeblur : out5 | {83 84 }
	Port: WienerDeblur : middle2_M_real | {87 }
	Port: WienerDeblur : middle2_M_imag | {87 }
	Port: WienerDeblur : in6 | {87 88 89 90 }
	Port: WienerDeblur : out6 | {91 92 }
	Port: WienerDeblur : xk2_M_real | {95 }
	Port: WienerDeblur : xk2_M_imag | {95 }
  - Chain level:
	State 1
		empty_373 : 1
		StgValue_162 : 1
		empty_374 : 1
		StgValue_165 : 1
		StgValue_175 : 1
	State 2
		p_sum : 1
		tmp_s : 1
		StgValue_185 : 2
	State 3
		p_sum1 : 1
	State 4
		tmp_53 : 1
		tmp_54 : 1
		StgValue_197 : 2
		StgValue_199 : 1
		col_packets_1 : 1
		col_packets_cast : 1
		packets : 2
	State 5
		r_cast : 1
		tmp_56 : 2
		r_4 : 1
		StgValue_257 : 3
	State 6
		tmp_61 : 1
		StgValue_263 : 2
		empty_406 : 1
		tmp_3 : 1
		tmp_5 : 1
		tmp_7 : 1
	State 7
		empty_407 : 1
	State 8
		empty_408 : 1
	State 9
		empty_409 : 1
		empty_410 : 1
	State 10
	State 11
		exitcond7 : 1
		r_5 : 1
		StgValue_289 : 2
	State 12
		exitcond9 : 1
		c : 1
		StgValue_296 : 2
		empty_413 : 1
	State 13
		tmp_64 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		exitcond8 : 1
		r_6 : 1
		StgValue_316 : 2
	State 21
		exitcond10 : 1
		c_4 : 1
		StgValue_323 : 2
	State 22
	State 23
	State 24
	State 25
		exitcond11 : 1
		c_5 : 1
		StgValue_336 : 2
	State 26
		tmp_65 : 1
	State 27
		tmp_66 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
		exitcond1 : 1
		c_7 : 1
		StgValue_359 : 2
	State 33
		exitcond3 : 1
		r_7 : 1
		StgValue_366 : 2
	State 34
	State 35
	State 36
	State 37
		exitcond6 : 1
		r_8 : 1
		StgValue_379 : 2
	State 38
		tmp_67 : 1
	State 39
		tmp_68 : 1
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
		exitcond2 : 1
		r_10 : 1
		StgValue_404 : 2
	State 46
		exitcond5 : 1
		c_6 : 1
		StgValue_411 : 2
	State 47
	State 48
	State 49
	State 50
		exitcond14 : 1
		c_8 : 1
		StgValue_424 : 2
	State 51
		StgValue_429 : 1
	State 52
		StgValue_433 : 1
	State 53
		exitcond4 : 1
		c_9 : 1
		StgValue_439 : 2
	State 54
		exitcond : 1
		r_9 : 1
		StgValue_446 : 2
	State 55
	State 56
	State 57
	State 58
		exitcond17 : 1
		r_14 : 1
		StgValue_459 : 2
	State 59
		tmp_69 : 1
	State 60
		tmp_70 : 1
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
		exitcond12 : 1
		r_13 : 1
		StgValue_502 : 2
	State 79
		exitcond16 : 1
		c_13 : 1
		StgValue_509 : 2
	State 80
	State 81
	State 82
	State 83
		exitcond19 : 1
		c_16 : 1
		StgValue_522 : 2
	State 84
		StgValue_527 : 1
	State 85
		StgValue_531 : 1
	State 86
		exitcond13 : 1
		c_12 : 1
		StgValue_537 : 2
	State 87
		exitcond18 : 1
		r_16 : 1
		StgValue_544 : 2
	State 88
	State 89
	State 90
	State 91
		exitcond21 : 1
		r_18 : 1
		StgValue_557 : 2
	State 92
		StgValue_562 : 1
	State 93
		StgValue_566 : 1
	State 94
		exitcond15 : 1
		r_15 : 1
		StgValue_572 : 2
		ret_V : 1
		bound : 1
	State 95
		exitcond20 : 1
		c_17 : 1
		StgValue_585 : 2
		p_Result_s : 1
		tmp_V : 1
		tmp_V_8 : 1
		tmp_i_i_i_i_cast4 : 2
		sh_assign : 3
		isNeg : 4
		tmp_i_i_i : 2
		tmp_i_i_i_cast : 3
		ush : 5
	State 96
		mantissa_V_7_cast5 : 1
		tmp_i_i_i_438 : 1
		r_V : 1
		r_V_42 : 2
		tmp_104 : 2
		tmp_93 : 3
		tmp_94 : 3
		p_Val2_107 : 4
		result_V_4 : 5
		p_Val2_108 : 6
		tmp_105 : 7
		p_Result_28 : 1
		tmp_V_9 : 1
		tmp_V_10 : 1
		mantissa_V_2 : 2
		mantissa_V_9_cast3 : 3
		tmp_i_i_i_i1_cast2 : 2
		sh_assign_8 : 3
		isNeg_2 : 4
		tmp_i_i_i3 : 2
		tmp_i_i_i3_cast : 3
		ush_2 : 5
		sh_assign_19_cast : 6
		sh_assign_19_cast_ca : 6
		tmp_i_i_i3_439 : 7
		r_V_43 : 7
		r_V_44 : 8
		tmp_109 : 8
		tmp_97 : 9
		tmp_98 : 9
		p_Val2_109 : 10
	State 97
		element_pixel_val_0 : 1
		p_Val2_110 : 1
		tmp_110 : 2
		abscond1 : 2
		tmp_78 : 3
		tmp_12 : 4
		StgValue_645 : 2
		empty_440 : 1
		StgValue_649 : 5
		empty_441 : 1
	State 98
		tmp_127_cast : 1
		tmp_72 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_660 : 2
		r_1 : 1
		tmp_90 : 1
		c14_mid2 : 2
		tmp_127_cast_mid1 : 2
		tmp_74_mid1 : 3
		tmp_74_mid2 : 4
		tmp_87_mid2_v : 2
		tmp_92 : 3
		c14_cast_mid2_cast : 3
		tmp_86 : 4
		tmp_88 : 3
		tmp_89 : 4
		out_stream_user_V_tm : 5
		tmp_91 : 4
		out_stream_last_V_tm : 5
	State 99
		empty_442 : 1
	State 100
		empty_443 : 1
	State 101
		empty_444 : 1
	State 102
		empty_445 : 1
		StgValue_694 : 1
	State 103
	State 104


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |    grp_matrix_modulus_fu_1143   |    0    |    69   | 130.997 |  26557  |  18542  |
|          |       grp_fft_top_fu_1179       |    6    |    28   |  3.538  |  14313  |  13495  |
|          |     grp_matrix_div_1_fu_1204    |    0    |    24   |  7.076  |   3575  |   5176  |
|          |      grp_matrix_div_fu_1216     |    0    |    24   |  7.076  |   3575  |   5176  |
|          |     grp_KernelMaker_fu_1232     |    0    |    27   |  3.538  |   2326  |   3716  |
|          |     grp_InnerProd_1_fu_1240     |    0    |    16   |  3.538  |   1384  |   2099  |
|   call   |     grp_InnerProd381_fu_1252    |    0    |    16   |  3.538  |   1320  |   2099  |
|          |     grp_InnerProd382_fu_1268    |    0    |    16   |  1.769  |   1320  |   2090  |
|          |   grp_matrix_plus_SNR_fu_1284   |    0    |    2    |    0    |   305   |   446   |
|          |        grp_real_1_fu_1296       |    0    |    0    |    0    |    0    |    0    |
|          |        grp_imag_1_fu_1308       |    0    |    0    |    0    |    0    |    0    |
|          |       grp_real379_fu_1320       |    0    |    0    |    0    |    0    |    0    |
|          |       grp_imag380_fu_1332       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          p_sum_fu_1374          |    0    |    0    |    0    |    0    |    15   |
|          |          p_sum1_fu_1386         |    0    |    0    |    0    |    0    |    15   |
|          |          tmp_53_fu_1392         |    0    |    0    |    0    |    0    |    15   |
|          |           r_4_fu_1447           |    0    |    0    |    0    |    0    |    38   |
|          |           r_5_fu_1497           |    0    |    0    |    0    |    0    |    39   |
|          |            c_fu_1508            |    0    |    0    |    0    |    0    |    39   |
|          |           r_6_fu_1523           |    0    |    0    |    0    |    0    |    39   |
|          |           c_4_fu_1534           |    0    |    0    |    0    |    0    |    39   |
|          |           c_5_fu_1545           |    0    |    0    |    0    |    0    |    39   |
|          |           c_7_fu_1579           |    0    |    0    |    0    |    0    |    15   |
|          |           r_7_fu_1591           |    0    |    0    |    0    |    0    |    15   |
|          |           r_8_fu_1603           |    0    |    0    |    0    |    0    |    15   |
|          |           r_10_fu_1637          |    0    |    0    |    0    |    0    |    15   |
|          |           c_6_fu_1649           |    0    |    0    |    0    |    0    |    15   |
|          |           c_8_fu_1660           |    0    |    0    |    0    |    0    |    39   |
|          |           c_9_fu_1694           |    0    |    0    |    0    |    0    |    15   |
|    add   |           r_9_fu_1706           |    0    |    0    |    0    |    0    |    15   |
|          |           r_14_fu_1717          |    0    |    0    |    0    |    0    |    39   |
|          |           r_13_fu_1750          |    0    |    0    |    0    |    0    |    39   |
|          |           c_13_fu_1761          |    0    |    0    |    0    |    0    |    39   |
|          |           c_16_fu_1772          |    0    |    0    |    0    |    0    |    39   |
|          |           c_12_fu_1805          |    0    |    0    |    0    |    0    |    39   |
|          |           r_16_fu_1816          |    0    |    0    |    0    |    0    |    39   |
|          |           r_18_fu_1827          |    0    |    0    |    0    |    0    |    39   |
|          |           r_15_fu_1860          |    0    |    0    |    0    |    0    |    39   |
|          |          tmp_71_fu_1866         |    0    |    0    |    0    |    0    |    37   |
|          |          ret_V_fu_1874          |    0    |    0    |    0    |    0    |    39   |
|          |           c_17_fu_1897          |    0    |    0    |    0    |    0    |    39   |
|          |        sh_assign_fu_1933        |    0    |    0    |    0    |    0    |    15   |
|          |       sh_assign_8_fu_2089       |    0    |    0    |    0    |    0    |    15   |
|          |   indvar_flatten_next_fu_2243   |    0    |    0    |    0    |    0    |    69   |
|          |           r_1_fu_2249           |    0    |    0    |    0    |    0    |    39   |
|          |           c_1_fu_2342           |    0    |    0    |    0    |    0    |    37   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  uitofp  |           grp_fu_1351           |    0    |    0    |    0    |   340   |   554   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_s_fu_1380          |    0    |    0    |    0    |    0    |    11   |
|          |          tmp_54_fu_1398         |    0    |    0    |    0    |    0    |    11   |
|          |          tmp_55_fu_1404         |    0    |    0    |    0    |    0    |    11   |
|          |          tmp_56_fu_1442         |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond7_fu_1492        |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond9_fu_1503        |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond8_fu_1518        |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond10_fu_1529       |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond11_fu_1540       |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond1_fu_1573        |    0    |    0    |    0    |    0    |    13   |
|          |        exitcond3_fu_1585        |    0    |    0    |    0    |    0    |    13   |
|          |        exitcond6_fu_1597        |    0    |    0    |    0    |    0    |    13   |
|          |        exitcond2_fu_1631        |    0    |    0    |    0    |    0    |    13   |
|          |        exitcond5_fu_1643        |    0    |    0    |    0    |    0    |    13   |
|          |        exitcond14_fu_1655       |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond4_fu_1688        |    0    |    0    |    0    |    0    |    13   |
|   icmp   |         exitcond_fu_1700        |    0    |    0    |    0    |    0    |    13   |
|          |        exitcond17_fu_1712       |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond12_fu_1745       |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond16_fu_1756       |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond19_fu_1767       |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond13_fu_1800       |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond18_fu_1811       |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond21_fu_1822       |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond15_fu_1855       |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond20_fu_1892       |    0    |    0    |    0    |    0    |    18   |
|          |         abscond_fu_2175         |    0    |    0    |    0    |    0    |    18   |
|          |         abscond1_fu_2208        |    0    |    0    |    0    |    0    |    18   |
|          |          tmp_72_fu_2233         |    0    |    0    |    0    |    0    |    21   |
|          |     exitcond_flatten_fu_2238    |    0    |    0    |    0    |    0    |    29   |
|          |          tmp_90_fu_2255         |    0    |    0    |    0    |    0    |    18   |
|          |       tmp_74_mid1_fu_2272       |    0    |    0    |    0    |    0    |    21   |
|          |   out_stream_user_V_tm_fu_2325  |    0    |    0    |    0    |    0    |    18   |
|          |          tmp_91_fu_2331         |    0    |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fmul   |           grp_fu_1345           |    0    |    3    |    0    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           ush_fu_1957           |    0    |    0    |    0    |    0    |    9    |
|          |        p_Val2_107_fu_2022       |    0    |    0    |    0    |    0    |    32   |
|          |        p_Val2_108_fu_2035       |    0    |    0    |    0    |    0    |    32   |
|          |          ush_2_fu_2113          |    0    |    0    |    0    |    0    |    9    |
|          |        p_Val2_109_fu_2167       |    0    |    0    |    0    |    0    |    32   |
|  select  |   element_pixel_val_0_fu_2185   |    0    |    0    |    0    |    0    |    8    |
|          |        p_Val2_110_fu_2198       |    0    |    0    |    0    |    0    |    32   |
|          |          tmp_12_fu_2220         |    0    |    0    |    0    |    0    |    8    |
|          |         c14_mid2_fu_2260        |    0    |    0    |    0    |    0    |    30   |
|          |       tmp_74_mid2_fu_2277       |    0    |    0    |    0    |    0    |    2    |
|          |      tmp_87_mid2_v_fu_2285      |    0    |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    shl   |          r_V_42_fu_1994         |    0    |    0    |    0    |    0    |   101   |
|          |          r_V_44_fu_2139         |    0    |    0    |    0    |    0    |   101   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   lshr   |           r_V_fu_1988           |    0    |    0    |    0    |    0    |    73   |
|          |          r_V_43_fu_2133         |    0    |    0    |    0    |    0    |    73   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        tmp_i_i_i_fu_1947        |    0    |    0    |    0    |    0    |    15   |
|          |        result_V_4_fu_2029       |    0    |    0    |    0    |    0    |    39   |
|    sub   |        tmp_i_i_i3_fu_2103       |    0    |    0    |    0    |    0    |    15   |
|          |          tmp_76_fu_2180         |    0    |    0    |    0    |    0    |    15   |
|          |        result_V_6_fu_2193       |    0    |    0    |    0    |    0    |    39   |
|          |          tmp_78_fu_2214         |    0    |    0    |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    mul   |         packets_fu_1433         |    0    |    4    |    0    |    0    |    20   |
|          |          bound_fu_1886          |    0    |    4    |    0    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    or    |          tmp_86_fu_2301         |    0    |    0    |    0    |    0    |    30   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    and   |   out_stream_last_V_tm_fu_2336  |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |     cols_V_read_read_fu_636     |    0    |    0    |    0    |    0    |    0    |
|          |     rows_V_read_read_fu_642     |    0    |    0    |    0    |    0    |    0    |
|          |      empty_405_read_fu_664      |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_63_read_fu_680       |    0    |    0    |    0    |    0    |    0    |
|          |   xn1_M_real_read_read_fu_685   |    0    |    0    |    0    |    0    |    0    |
|          |   xn1_M_imag_read_read_fu_691   |    0    |    0    |    0    |    0    |    0    |
|          |         grp_read_fu_697         |    0    |    0    |    0    |    0    |    0    |
|          |         grp_read_fu_703         |    0    |    0    |    0    |    0    |    0    |
|          |         grp_read_fu_709         |    0    |    0    |    0    |    0    |    0    |
|          |         grp_read_fu_715         |    0    |    0    |    0    |    0    |    0    |
|          |  kernel_M_real_read_read_fu_721 |    0    |    0    |    0    |    0    |    0    |
|   read   |  kernel_M_imag_read_read_fu_727 |    0    |    0    |    0    |    0    |    0    |
|          |         grp_read_fu_733         |    0    |    0    |    0    |    0    |    0    |
|          |         grp_read_fu_739         |    0    |    0    |    0    |    0    |    0    |
|          |   xk1_M_real_read_read_fu_745   |    0    |    0    |    0    |    0    |    0    |
|          |   xk1_M_imag_read_read_fu_751   |    0    |    0    |    0    |    0    |    0    |
|          |         grp_read_fu_757         |    0    |    0    |    0    |    0    |    0    |
|          | middle2_M_real_read_read_fu_763 |    0    |    0    |    0    |    0    |    0    |
|          | middle2_M_imag_read_read_fu_769 |    0    |    0    |    0    |    0    |    0    |
|          |         grp_read_fu_775         |    0    |    0    |    0    |    0    |    0    |
|          |   xk2_M_real_read_read_fu_781   |    0    |    0    |    0    |    0    |    0    |
|          |   xk2_M_imag_read_read_fu_787   |    0    |    0    |    0    |    0    |    0    |
|          |         grp_read_fu_805         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         grp_write_fu_648        |    0    |    0    |    0    |    0    |    0    |
|          |         grp_write_fu_656        |    0    |    0    |    0    |    0    |    0    |
|   write  |         grp_write_fu_674        |    0    |    0    |    0    |    0    |    0    |
|          |    StgValue_645_write_fu_793    |    0    |    0    |    0    |    0    |    0    |
|          |    StgValue_649_write_fu_799    |    0    |    0    |    0    |    0    |    0    |
|          |         grp_write_fu_810        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |       col_packets_fu_1416       |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_1462          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_5_fu_1472          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_1482          |    0    |    0    |    0    |    0    |    0    |
|          |   out1_M_imag_load_ne_fu_1559   |    0    |    0    |    0    |    0    |    0    |
|          |   out2_M_imag_load_ne_fu_1617   |    0    |    0    |    0    |    0    |    0    |
|          |   out3_M_imag_load_ne_fu_1674   |    0    |    0    |    0    |    0    |    0    |
|partselect|   out4_M_imag_load_ne_fu_1731   |    0    |    0    |    0    |    0    |    0    |
|          |   out5_M_imag_load_ne_fu_1786   |    0    |    0    |    0    |    0    |    0    |
|          |   out6_M_imag_load_ne_fu_1841   |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_V_fu_1915          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_94_fu_2012         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_9_fu_2057         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_98_fu_2157         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_88_fu_2307         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |      col_packets_1_fu_1425      |    0    |    0    |    0    |    0    |    0    |
|          |     col_packets_cast_fu_1429    |    0    |    0    |    0    |    0    |    0    |
|          |          r_cast_fu_1438         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_73_fu_1514         |    0    |    0    |    0    |    0    |    0    |
|          |        lhs_V_cast_fu_1871       |    0    |    0    |    0    |    0    |    0    |
|          |           cast_fu_1880          |    0    |    0    |    0    |    0    |    0    |
|          |          cast1_fu_1883          |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_i_i_i_i_cast4_fu_1929    |    0    |    0    |    0    |    0    |    0    |
|   zext   |    mantissa_V_7_cast5_fu_1974   |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_i_i_i_438_fu_1984      |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_93_fu_2008         |    0    |    0    |    0    |    0    |    0    |
|          |    mantissa_V_9_cast3_fu_2081   |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_i_i_i_i1_cast2_fu_2085   |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_i_i_i3_439_fu_2129     |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_97_fu_2153         |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_127_cast_fu_2229      |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_127_cast_mid1_fu_2268    |    0    |    0    |    0    |    0    |    0    |
|          |    c14_cast_mid2_cast_fu_2297   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|extractvalue|         dat_V_1_fu_1453         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_61_fu_1457         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_74_fu_1551         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_75_fu_1609         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_77_fu_1666         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_80_fu_1723         |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_87_fu_1778         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_112_fu_1833         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_8_fu_1925         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_105_fu_2042         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_10_fu_2067        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_110_fu_2204         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_92_fu_2293         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        p_Result_s_fu_1907       |    0    |    0    |    0    |    0    |    0    |
|          |          isNeg_fu_1939          |    0    |    0    |    0    |    0    |    0    |
| bitselect|         tmp_104_fu_2000         |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_28_fu_2049       |    0    |    0    |    0    |    0    |    0    |
|          |         isNeg_2_fu_2095         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_109_fu_2145         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |      tmp_i_i_i_cast_fu_1953     |    0    |    0    |    0    |    0    |    0    |
|          |    sh_assign_16_cast_fu_1978    |    0    |    0    |    0    |    0    |    0    |
|   sext   |   sh_assign_16_cast_ca_fu_1981  |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_i_i_i3_cast_fu_2109     |    0    |    0    |    0    |    0    |    0    |
|          |    sh_assign_19_cast_fu_2121    |    0    |    0    |    0    |    0    |    0    |
|          |   sh_assign_19_cast_ca_fu_2125  |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        mantissa_V_fu_1965       |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|       mantissa_V_2_fu_2071      |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_89_fu_2317         |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_29_fu_2347       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    6    |   233   |  161.07 |  55158  |  56095  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|  pow_reduce_anonymo |    1   |    0   |    0   |
|pow_reduce_anonymo_12|    3   |    0   |    0   |
|pow_reduce_anonymo_13|    3   |    0   |    0   |
|pow_reduce_anonymo_14|    3   |    0   |    0   |
|pow_reduce_anonymo_15|    3   |    0   |    0   |
|pow_reduce_anonymo_16|    3   |    0   |    0   |
|pow_reduce_anonymo_17|    3   |    0   |    0   |
|pow_reduce_anonymo_18|    2   |    0   |    0   |
|pow_reduce_anonymo_19|    4   |    0   |    0   |
|pow_reduce_anonymo_20|    0   |    6   |    6   |
|pow_reduce_anonymo_21|    2   |    0   |    0   |
| pow_reduce_anonymo_9|    3   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   30   |    6   |    6   |
+---------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|         bound_reg_2796        |   62   |
|          c12_reg_1132         |   30   |
|       c14_mid2_reg_2866       |   30   |
|           c5_reg_923          |    9   |
|           c6_reg_989          |    9   |
|           c9_reg_967          |    9   |
|         c_12_reg_2735         |   32   |
|         c_13_reg_2699         |   32   |
|         c_16_reg_2717         |   32   |
|         c_17_reg_2804         |   32   |
|          c_1_reg_2901         |   30   |
|          c_4_reg_2513         |   32   |
|          c_5_reg_2531         |   32   |
|          c_6_reg_2611         |    9   |
|          c_7_reg_2559         |    9   |
|          c_8_reg_2629         |   32   |
|          c_9_reg_2647         |    9   |
|           c_reg_2482          |   32   |
|   col_packets_cast_reg_2437   |   31   |
|      col_packets_reg_2431     |   30   |
|      cols_V_read_reg_2357     |   32   |
|      exitcond15_reg_2776      |    1   |
|   exitcond_flatten_reg_2857   |    1   |
|guard_variable_for_W_1_reg_2401|    1   |
|    i_op_assign_10_reg_1044    |   32   |
|    i_op_assign_11_reg_1066    |   32   |
|    i_op_assign_12_reg_1121    |   32   |
|    i_op_assign_13_reg_1077    |   32   |
|    i_op_assign_14_reg_1099    |   32   |
|     i_op_assign_1_reg_1088    |   32   |
|     i_op_assign_2_reg_879     |   32   |
|     i_op_assign_3_reg_890     |   32   |
|     i_op_assign_4_reg_901     |   32   |
|     i_op_assign_5_reg_912     |   32   |
|     i_op_assign_6_reg_978     |   32   |
|     i_op_assign_7_reg_1011    |   32   |
|     i_op_assign_8_reg_1022    |   32   |
|     i_op_assign_9_reg_1033    |   32   |
|      i_op_assign_reg_868      |   32   |
|     i_op_assign_s_reg_1055    |   32   |
|  indvar_flatten_next_reg_2861 |   62   |
|    indvar_flatten_reg_1110    |   62   |
|         isNeg_reg_2819        |    1   |
|  kernel_M_imag_read_reg_2621  |   32   |
|  kernel_M_real_read_reg_2616  |   32   |
|  middle2_M_imag_read_reg_2753 |   32   |
|  middle2_M_real_read_reg_2748 |   32   |
|  out1_M_imag_load_ne_reg_2546 |   32   |
|   out1_M_imag_load_reg_2551   |   32   |
|   out1_M_real_load_reg_2541   |   32   |
|  out2_M_imag_load_ne_reg_2590 |   32   |
|   out2_M_imag_load_reg_2595   |   32   |
|   out2_M_real_load_reg_2585   |   32   |
|  out3_M_imag_load_ne_reg_2639 |   32   |
|  out4_M_imag_load_ne_reg_2678 |   32   |
|   out4_M_imag_load_reg_2683   |   32   |
|   out4_M_real_load_reg_2673   |   32   |
|  out5_M_imag_load_ne_reg_2727 |   32   |
|  out6_M_imag_load_ne_reg_2771 |   32   |
| out_stream_last_V_tm_reg_2881 |    1   |
| out_stream_user_V_tm_reg_2876 |    1   |
|      p_Result_28_reg_2846     |    1   |
|      p_Result_29_reg_2906     |   32   |
|      p_Result_s_reg_2809      |    1   |
|      p_Val2_108_reg_2835      |   32   |
|      p_Val2_109_reg_2851      |   32   |
|         p_rec1_reg_823        |    8   |
|         p_rec2_reg_834        |    8   |
|        p_sum1_reg_2413        |    8   |
|         p_sum_reg_2405        |    8   |
|        packets_reg_2442       |   32   |
|           r6_reg_934          |    9   |
|           r7_reg_945          |    9   |
|           r8_reg_956          |    9   |
|          r9_reg_1000          |    9   |
|         r_10_reg_2603         |    9   |
|         r_13_reg_2691         |   32   |
|         r_14_reg_2663         |   32   |
|         r_15_reg_2780         |   32   |
|         r_16_reg_2743         |   32   |
|         r_18_reg_2761         |   32   |
|          r_4_reg_2451         |   31   |
|          r_5_reg_2474         |   32   |
|          r_6_reg_2505         |   32   |
|          r_7_reg_2567         |    9   |
|          r_8_reg_2575         |    9   |
|          r_9_reg_2655         |    9   |
|           r_reg_857           |   31   |
|            reg_1354           |   32   |
|            reg_1360           |   32   |
|            reg_1365           |   32   |
|  res_data_stream_0_V_reg_2390 |    8   |
| res_imag_data_stream_reg_2396 |    8   |
|         ret_V_reg_2790        |   33   |
|      rows_V_read_reg_2370     |   32   |
| src_bw_data_stream_0_reg_2384 |    8   |
|        tmp_105_reg_2840       |    8   |
|        tmp_112_reg_2766       |   32   |
|         tmp_3_reg_2456        |    8   |
|         tmp_52_reg_846        |    8   |
|        tmp_53_reg_2418        |    8   |
|        tmp_54_reg_2423        |    1   |
|        tmp_55_reg_2427        |    1   |
|        tmp_56_reg_2447        |    1   |
|         tmp_5_reg_2461        |    8   |
|        tmp_63_reg_2487        |    8   |
|        tmp_64_reg_2497        |   32   |
|        tmp_71_reg_2785        |   31   |
|        tmp_73_reg_2492        |   32   |
|        tmp_74_reg_2536        |   32   |
|        tmp_75_reg_2580        |   32   |
|        tmp_77_reg_2634        |   32   |
|         tmp_7_reg_2466        |    8   |
|        tmp_80_reg_2668        |   32   |
|     tmp_87_mid2_v_reg_2871    |   32   |
|        tmp_87_reg_2722        |   32   |
|        tmp_95_reg_2886        |    8   |
|        tmp_96_reg_2891        |    8   |
|        tmp_99_reg_2896        |    8   |
|        tmp_V_8_reg_2814       |   23   |
|          ush_reg_2824         |    9   |
|    xk1_M_imag_read_reg_2709   |   32   |
|    xk1_M_real_read_reg_2704   |   32   |
|    xk2_M_imag_read_reg_2830   |   32   |
|    xn1_M_imag_read_reg_2523   |   32   |
|    xn1_M_real_read_reg_2518   |   32   |
+-------------------------------+--------+
|             Total             |  3008  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_674  |  p2  |   4  |   8  |   32   ||    21   |
|   grp_write_fu_810  |  p4  |   2  |  32  |   64   ||    9    |
|    p_rec2_reg_834   |  p0  |   2  |   8  |   16   ||    9    |
| grp_fft_top_fu_1179 |  p1  |   2  |   1  |    2   |
| grp_fft_top_fu_1179 |  p2  |   6  |  64  |   384  ||    33   |
| grp_fft_top_fu_1179 |  p3  |   6  |  64  |   384  ||    33   |
|  grp_real_1_fu_1296 |  p1  |   6  |  64  |   384  ||    33   |
|  grp_real_1_fu_1296 |  p2  |   5  |  32  |   160  ||    27   |
|  grp_imag_1_fu_1308 |  p1  |   6  |  64  |   384  ||    33   |
|  grp_imag_1_fu_1308 |  p2  |   5  |  32  |   160  ||    27   |
| grp_real379_fu_1320 |  p1  |   6  |  32  |   192  ||    33   |
| grp_real379_fu_1320 |  p2  |   5  |  32  |   160  ||    27   |
| grp_imag380_fu_1332 |  p1  |   6  |  32  |   192  ||    33   |
| grp_imag380_fu_1332 |  p2  |   5  |  32  |   160  ||    27   |
|     grp_fu_1345     |  p0  |  12  |  32  |   384  ||    53   |
|     grp_fu_1345     |  p1  |   2  |  32  |   64   |
|     grp_fu_1351     |  p0  |   2  |   8  |   16   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  3138  || 32.1427 ||   407   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    6   |   233  |   161  |  55158 |  56095 |
|   Memory  |   30   |    -   |    -   |    6   |    6   |
|Multiplexer|    -   |    -   |   32   |    -   |   407  |
|  Register |    -   |    -   |    -   |  3008  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   36   |   233  |   193  |  58172 |  56508 |
+-----------+--------+--------+--------+--------+--------+
