<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Clocks and Resets &mdash; RISC-V Lab  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/reg_html.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../_static/jquery.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/sphinx_highlight.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="DDR3 Memory" href="ddr3_memory.html" />
    <link rel="prev" title="Generated Registers" href="reggen.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            RISC-V Lab
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../exercises/index.html">Exercise Sheets &amp; Slides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../project/index.html">Project</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Design Reference</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="core_overview.html">Core Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="fpga_board.html">FPGA Board</a></li>
<li class="toctree-l2"><a class="reference internal" href="directory_structure.html">Directory Structure</a></li>
<li class="toctree-l2"><a class="reference internal" href="memory_map.html">Memory Map</a></li>
<li class="toctree-l2"><a class="reference internal" href="reggen.html">Generated Registers</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Clocks and Resets</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#multi-ff-synchronizers">Multi-FF Synchronizers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="ddr3_memory.html">DDR3 Memory</a></li>
<li class="toctree-l2"><a class="reference internal" href="flow_reference.html">Design Flow Reference</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../tutorials/index.html">Tutorials</a></li>
<li class="toctree-l1"><a class="reference internal" href="../resources/index.html">Resources</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">RISC-V Lab</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="index.html">Design Reference</a></li>
      <li class="breadcrumb-item active">Clocks and Resets</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/design_ref/clocks_resets.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="clocks-and-resets">
<span id="clocks-resets"></span><h1>Clocks and Resets<a class="headerlink" href="#clocks-and-resets" title="Permalink to this heading"></a></h1>
<p>The following diagram gives an overview over the clocks that resets that are present in the system.</p>
<figure class="align-default" id="id1">
<a class="reference internal image-reference" href="../_images/clocks_resets.svg"><img alt="../_images/clocks_resets.svg" src="../_images/clocks_resets.svg" width="90%" /></a>
<figcaption>
<p><span class="caption-text">rvlab_fpga_top clock &amp; reset diagram</span><a class="headerlink" href="#id1" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p><strong>The system’s main logic</strong> (CPU, TL-UL bus, student module) are clocked by the system clock (sys_clk connected to clk_i) and are reset asynchronously by the system reset (sys_rst_n connected to rst_ni). The system clock is generated by a on-chip multi-mode clock manager (MMCM) and has a frequency of <strong>50 MHz</strong>.</p>
<p>The MMCM is driven by an external 100 MHz crystal oscillator.</p>
<p>The RISC-V debug logic can reset the system clock domain using its <strong>ndmreset</strong> signal (non-debug-module reset). The RISC-V debug logic itself is reset by a separate signal <strong>dbg_rst_n</strong>, excluding itself from such an ndmreset.</p>
<p>Bitstream loading initializes the synchronization flip-flops in the system clock domain with asserted reset signals. sys_rst_n and dbg_rst_n are deasserted when the external system-reset signal <strong>jtag_srst_ni</strong> is deasserted and the MMCM clocks are ready (locked). Strictly speaking, jtag_srst_ni is not a JTAG signal, but it is connected to the FT2232H chip that also drives the JTAG signals. The mechanical reset button is not connected to any reset.</p>
<section id="multi-ff-synchronizers">
<h2>Multi-FF Synchronizers<a class="headerlink" href="#multi-ff-synchronizers" title="Permalink to this heading"></a></h2>
<p>Synchronizer flip-flops at clock domain crossings should be marked with <code class="code docutils literal notranslate"><span class="pre">(*</span> <span class="pre">ASYNC_REG</span> <span class="pre">=</span> <span class="pre">&quot;TRUE&quot;</span> <span class="pre">*)</span></code> in Verilog. This causes them to be treated differently during synthesis and simulation. Most importantly, timing violations at flip-flops marked as <em>ASYNC_REG</em> do not lead to X values in simulation. Vivado does this by setting the XON parameter of the flip-flop (e.g. FDCE) to FALSE. No additional XDC constations are needed. Details are described in UG912 (see <a class="reference internal" href="../resources/index.html#resources"><span class="std std-ref">Resources</span></a>).</p>
<p>The setup/hold violations are still printed by the simulator, even though they do not result in X values.</p>
<p>The <em>prim_flop_2sync</em> module uses the <em>ASYNC_TRUE</em> property as described.</p>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="reggen.html" class="btn btn-neutral float-left" title="Generated Registers" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="ddr3_memory.html" class="btn btn-neutral float-right" title="DDR3 Memory" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright .</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>