Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Nov  3 16:03:11 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_Echo_timing_summary_routed.rpt -pb uart_Echo_timing_summary_routed.pb -rpx uart_Echo_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_Echo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     21          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               18          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_tx_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_tx_present_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_tx_present_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rx_bit_index_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rx_bit_index_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rx_bit_index_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: rx_clk_baudrate_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rx_present_state_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tx_clk_baudrate_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.460        0.000                      0                   28        0.275        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.460        0.000                      0                   28        0.275        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 tx_clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.891ns (53.203%)  route 1.663ns (46.797%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  tx_clock_counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.643    tx_clock_counter_reg_n_0_[2]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.317 r  tx_clock_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.317    tx_clock_counter_reg[4]_i_2_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  tx_clock_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.431    tx_clock_counter_reg[8]_i_2_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.744 r  tx_clock_counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.803     8.547    data0[12]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.334     8.881 r  tx_clock_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.881    tx_clock_counter[12]
    SLICE_X5Y94          FDRE                                         r  tx_clock_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  tx_clock_counter_reg[12]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.075    15.341    tx_clock_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 1.027ns (28.799%)  route 2.539ns (71.201%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.823     6.628    rx_clock_timer_reg_n_0_[3]
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.301     6.929 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.661     7.590    rx_clock_timer[12]_i_5_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.714 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          1.054     8.769    rx_clock_timer[12]_i_3_n_0
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  rx_clock_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     8.893    rx_clock_timer[1]
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[1]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.081    15.372    rx_clock_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 1.055ns (29.354%)  route 2.539ns (70.646%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.823     6.628    rx_clock_timer_reg_n_0_[3]
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.301     6.929 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.661     7.590    rx_clock_timer[12]_i_5_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.714 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          1.054     8.769    rx_clock_timer[12]_i_3_n_0
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.152     8.921 r  rx_clock_timer[3]_i_1/O
                         net (fo=1, routed)           0.000     8.921    rx_clock_timer[3]
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[3]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.118    15.409    rx_clock_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.409    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 tx_clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 1.881ns (54.277%)  route 1.585ns (45.723%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  tx_clock_counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.643    tx_clock_counter_reg_n_0_[2]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.317 r  tx_clock_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.317    tx_clock_counter_reg[4]_i_2_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  tx_clock_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.431    tx_clock_counter_reg[8]_i_2_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  tx_clock_counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.724     8.489    data0[10]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.303     8.792 r  tx_clock_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.792    tx_clock_counter[10]
    SLICE_X5Y94          FDRE                                         r  tx_clock_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  tx_clock_counter_reg[10]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.029    15.295    tx_clock_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 tx_clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.490ns (43.032%)  route 1.973ns (56.968%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  tx_clock_counter_reg[2]/Q
                         net (fo=2, routed)           0.860     6.643    tx_clock_counter_reg_n_0_[2]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.347 r  tx_clock_counter_reg[4]_i_2/O[2]
                         net (fo=1, routed)           1.112     8.459    data0[3]
    SLICE_X5Y93          LUT2 (Prop_lut2_I0_O)        0.330     8.789 r  tx_clock_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.789    tx_clock_counter[3]
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[3]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)        0.075    15.366    tx_clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 1.027ns (30.593%)  route 2.330ns (69.407%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.823     6.628    rx_clock_timer_reg_n_0_[3]
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.301     6.929 f  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.661     7.590    rx_clock_timer[12]_i_5_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.714 r  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.845     8.560    rx_clock_timer[12]_i_3_n_0
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.124     8.684 r  rx_clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     8.684    rx_clk_baudrate_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  rx_clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  rx_clk_baudrate_reg/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.029    15.280    rx_clk_baudrate_reg
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  6.597    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.027ns (30.695%)  route 2.319ns (69.305%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.823     6.628    rx_clock_timer_reg_n_0_[3]
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.301     6.929 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.661     7.590    rx_clock_timer[12]_i_5_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.714 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.834     8.548    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     8.672 r  rx_clock_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     8.672    rx_clock_timer[5]
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[5]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)        0.029    15.295    rx_clock_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.055ns (31.271%)  route 2.319ns (68.729%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.823     6.628    rx_clock_timer_reg_n_0_[3]
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.301     6.929 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.661     7.590    rx_clock_timer[12]_i_5_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.714 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.834     8.548    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.152     8.700 r  rx_clock_timer[7]_i_1/O
                         net (fo=1, routed)           0.000     8.700    rx_clock_timer[7]
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[7]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)        0.075    15.341    rx_clock_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.027ns (30.640%)  route 2.325ns (69.360%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.823     6.628    rx_clock_timer_reg_n_0_[3]
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.301     6.929 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.661     7.590    rx_clock_timer[12]_i_5_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.714 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.840     8.554    rx_clock_timer[12]_i_3_n_0
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.124     8.678 r  rx_clock_timer[11]_i_1/O
                         net (fo=1, routed)           0.000     8.678    rx_clock_timer[11]
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[11]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y97          FDRE (Setup_fdre_C_D)        0.081    15.348    rx_clock_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 1.055ns (31.215%)  route 2.325ns (68.785%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.823     6.628    rx_clock_timer_reg_n_0_[3]
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.301     6.929 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.661     7.590    rx_clock_timer[12]_i_5_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.714 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.840     8.554    rx_clock_timer[12]_i_3_n_0
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.152     8.706 r  rx_clock_timer[9]_i_1/O
                         net (fo=1, routed)           0.000     8.706    rx_clock_timer[9]
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[9]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y97          FDRE (Setup_fdre_C_D)        0.118    15.385    rx_clock_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  6.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 rx_clk_baudrate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  rx_clk_baudrate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  rx_clk_baudrate_reg/Q
                         net (fo=6, routed)           0.180     1.845    rx_clk_baudrate_reg_n_0
    SLICE_X3Y96          LUT3 (Prop_lut3_I2_O)        0.045     1.890 r  rx_clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     1.890    rx_clk_baudrate_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  rx_clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  rx_clk_baudrate_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.091     1.614    rx_clk_baudrate_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.189ns (46.373%)  route 0.219ns (53.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X7Y95          FDSE                                         r  rx_clock_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDSE (Prop_fdse_C_Q)         0.141     1.663 f  rx_clock_timer_reg[0]/Q
                         net (fo=3, routed)           0.099     1.763    rx_clock_timer_reg_n_0_[0]
    SLICE_X6Y95          LUT1 (Prop_lut1_I0_O)        0.048     1.811 r  rx_clock_timer[0]_i_1/O
                         net (fo=1, routed)           0.119     1.930    rx_clock_timer[0]
    SLICE_X7Y95          FDSE                                         r  rx_clock_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X7Y95          FDSE                                         r  rx_clock_timer_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y95          FDSE (Hold_fdse_C_D)         0.004     1.526    rx_clock_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 tx_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.871%)  route 0.305ns (62.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y93          FDSE                                         r  tx_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDSE (Prop_fdse_C_Q)         0.141     1.663 f  tx_clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.148     1.811    tx_clock_counter_reg_n_0_[0]
    SLICE_X5Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.856 r  tx_clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.157     2.013    tx_clock_counter[0]
    SLICE_X4Y93          FDSE                                         r  tx_clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y93          FDSE                                         r  tx_clock_counter_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y93          FDSE (Hold_fdse_C_D)         0.061     1.583    tx_clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 tx_clock_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.237ns (41.469%)  route 0.335ns (58.531%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  tx_clock_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  tx_clock_counter_reg[5]/Q
                         net (fo=2, routed)           0.230     1.893    tx_clock_counter_reg_n_0_[5]
    SLICE_X5Y93          LUT5 (Prop_lut5_I3_O)        0.045     1.938 f  tx_clock_counter[12]_i_3/O
                         net (fo=13, routed)          0.105     2.043    tx_clock_counter[12]_i_3_n_0
    SLICE_X5Y93          LUT2 (Prop_lut2_I1_O)        0.051     2.094 r  tx_clock_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.094    tx_clock_counter[4]
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[4]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.107     1.645    tx_clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 tx_clock_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.231ns (40.848%)  route 0.335ns (59.152%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  tx_clock_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  tx_clock_counter_reg[5]/Q
                         net (fo=2, routed)           0.230     1.893    tx_clock_counter_reg_n_0_[5]
    SLICE_X5Y93          LUT5 (Prop_lut5_I3_O)        0.045     1.938 f  tx_clock_counter[12]_i_3/O
                         net (fo=13, routed)          0.105     2.043    tx_clock_counter[12]_i_3_n_0
    SLICE_X5Y93          LUT2 (Prop_lut2_I1_O)        0.045     2.088 r  tx_clock_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.088    tx_clock_counter[2]
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[2]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.092     1.630    tx_clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.235ns (40.005%)  route 0.352ns (59.995%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rx_clock_timer_reg[5]/Q
                         net (fo=2, routed)           0.166     1.829    rx_clock_timer_reg_n_0_[5]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.045     1.874 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.187     2.061    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.049     2.110 r  rx_clock_timer[8]_i_1/O
                         net (fo=1, routed)           0.000     2.110    rx_clock_timer[8]
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[8]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.107     1.629    rx_clock_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.232ns (36.326%)  route 0.407ns (63.674%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rx_clock_timer_reg[5]/Q
                         net (fo=2, routed)           0.166     1.829    rx_clock_timer_reg_n_0_[5]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.045     1.874 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.241     2.115    rx_clock_timer[12]_i_3_n_0
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.046     2.161 r  rx_clock_timer[12]_i_1/O
                         net (fo=1, routed)           0.000     2.161    rx_clock_timer[12]
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[12]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.131     1.670    rx_clock_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.231ns (39.594%)  route 0.352ns (60.406%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rx_clock_timer_reg[5]/Q
                         net (fo=2, routed)           0.166     1.829    rx_clock_timer_reg_n_0_[5]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.045     1.874 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.187     2.061    rx_clock_timer[12]_i_3_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     2.106 r  rx_clock_timer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.106    rx_clock_timer[6]
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[6]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.092     1.614    rx_clock_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.231ns (36.226%)  route 0.407ns (63.774%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rx_clock_timer_reg[5]/Q
                         net (fo=2, routed)           0.166     1.829    rx_clock_timer_reg_n_0_[5]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.045     1.874 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.241     2.115    rx_clock_timer[12]_i_3_n_0
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.045     2.160 r  rx_clock_timer[10]_i_1/O
                         net (fo=1, routed)           0.000     2.160    rx_clock_timer[10]
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[10]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.120     1.659    rx_clock_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 tx_clock_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.358ns (60.197%)  route 0.237ns (39.803%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  tx_clock_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  tx_clock_counter_reg[6]/Q
                         net (fo=2, routed)           0.070     1.733    tx_clock_counter_reg_n_0_[6]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.843 r  tx_clock_counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.167     2.010    data0[6]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.107     2.117 r  tx_clock_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.117    tx_clock_counter[6]
    SLICE_X5Y94          FDRE                                         r  tx_clock_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  tx_clock_counter_reg[6]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.092     1.614    tx_clock_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y96     rx_clk_baudrate_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y95     rx_clock_timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     rx_clock_timer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     rx_clock_timer_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     rx_clock_timer_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     rx_clock_timer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     rx_clock_timer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     rx_clock_timer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     rx_clock_timer_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     rx_clk_baudrate_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     rx_clk_baudrate_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     rx_clock_timer_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     rx_clock_timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     rx_clock_timer_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     rx_clock_timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     rx_clock_timer_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     rx_clock_timer_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     rx_clock_timer_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     rx_clock_timer_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     rx_clk_baudrate_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     rx_clk_baudrate_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     rx_clock_timer_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     rx_clock_timer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     rx_clock_timer_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     rx_clock_timer_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     rx_clock_timer_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     rx_clock_timer_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     rx_clock_timer_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     rx_clock_timer_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.441ns  (logic 4.496ns (39.298%)  route 6.945ns (60.702%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  tx_bit_index_reg[1]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.693     0.693 r  tx_bit_index_reg[1]/Q
                         net (fo=7, routed)           1.006     1.699    tx_bit_index[1]
    SLICE_X1Y97          LUT6 (Prop_lut6_I2_O)        0.124     1.823 r  tx_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.806     2.630    tx_OBUF_inst_i_2_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I1_O)        0.124     2.754 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.132     7.886    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.441 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.441    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            debug_rx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.549ns  (logic 5.055ns (47.918%)  route 5.494ns (52.082%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.494     6.984    debug_rx_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565    10.549 r  debug_rx_OBUF_inst/O
                         net (fo=0)                   0.000    10.549    debug_rx
    C17                                                               r  debug_rx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_present_state_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.286ns  (logic 1.614ns (22.147%)  route 5.673ns (77.853%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=10, routed)          5.673     7.162    debug_rx_OBUF
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     7.286 r  rx_present_state_i_1/O
                         net (fo=1, routed)           0.000     7.286    rx_present_state_i_1_n_0
    SLICE_X2Y96          FDRE                                         r  rx_present_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_reg/G
                            (positive level-sensitive latch)
  Destination:            tx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.274ns  (logic 4.128ns (56.752%)  route 3.146ns (43.248%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          LDCE                         0.000     0.000 r  tx_done_reg/G
    SLICE_X1Y98          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  tx_done_reg/Q
                         net (fo=1, routed)           3.146     3.705    tx_done_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.274 r  tx_done_OBUF_inst/O
                         net (fo=0)                   0.000     7.274    tx_done
    V11                                                               r  tx_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.974ns  (logic 1.490ns (21.360%)  route 5.485ns (78.640%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.485     6.974    debug_rx_OBUF
    SLICE_X2Y94          LDCE                                         r  rx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 1.490ns (21.740%)  route 5.363ns (78.260%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.363     6.852    debug_rx_OBUF
    SLICE_X1Y94          LDCE                                         r  rx_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 4.117ns (60.158%)  route 2.727ns (39.842%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          LDCE                         0.000     0.000 r  LED_reg[7]/G
    SLICE_X0Y94          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  LED_reg[7]/Q
                         net (fo=1, routed)           2.727     3.289    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     6.844 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.844    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 4.117ns (60.156%)  route 2.727ns (39.844%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          LDCE                         0.000     0.000 r  LED_reg[6]/G
    SLICE_X0Y96          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  LED_reg[6]/Q
                         net (fo=1, routed)           2.727     3.289    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.844 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.844    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.837ns  (logic 4.114ns (60.166%)  route 2.724ns (39.834%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          LDCE                         0.000     0.000 r  LED_reg[5]/G
    SLICE_X0Y94          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  LED_reg[5]/Q
                         net (fo=1, routed)           2.724     3.286    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     6.837 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.837    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.834ns  (logic 1.490ns (21.797%)  route 5.345ns (78.203%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.345     6.834    debug_rx_OBUF
    SLICE_X2Y95          LDCE                                         r  rx_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_buffer_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.178ns (61.617%)  route 0.111ns (38.383%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          LDCE                         0.000     0.000 r  rx_buffer_reg[4]/G
    SLICE_X2Y94          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rx_buffer_reg[4]/Q
                         net (fo=2, routed)           0.111     0.289    rx_buffer[4]
    SLICE_X0Y94          LDCE                                         r  LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.178ns (60.278%)  route 0.117ns (39.722%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          LDCE                         0.000     0.000 r  rx_buffer_reg[0]/G
    SLICE_X2Y97          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rx_buffer_reg[0]/Q
                         net (fo=2, routed)           0.117     0.295    rx_buffer[0]
    SLICE_X0Y96          LDCE                                         r  LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            data_to_send_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.158ns (48.668%)  route 0.167ns (51.332%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          LDCE                         0.000     0.000 r  rx_buffer_reg[1]/G
    SLICE_X4Y97          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rx_buffer_reg[1]/Q
                         net (fo=2, routed)           0.167     0.325    rx_buffer[1]
    SLICE_X1Y97          FDRE                                         r  data_to_send_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.227ns (66.221%)  route 0.116ns (33.779%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE                         0.000     0.000 r  rx_bit_index_reg[0]/C
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_bit_index_reg[0]/Q
                         net (fo=13, routed)          0.116     0.244    rx_bit_index[0]
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.099     0.343 r  rx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.343    rx_bit_index[1]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  rx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.158ns (45.922%)  route 0.186ns (54.078%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          LDCE                         0.000     0.000 r  rx_buffer_reg[3]/G
    SLICE_X1Y94          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rx_buffer_reg[3]/Q
                         net (fo=2, routed)           0.186     0.344    rx_buffer[3]
    SLICE_X0Y94          LDCE                                         r  LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            data_to_send_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.178ns (51.606%)  route 0.167ns (48.394%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          LDCE                         0.000     0.000 r  rx_buffer_reg[0]/G
    SLICE_X2Y97          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rx_buffer_reg[0]/Q
                         net (fo=2, routed)           0.167     0.345    rx_buffer[0]
    SLICE_X1Y97          FDRE                                         r  data_to_send_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            data_to_send_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.178ns (51.300%)  route 0.169ns (48.700%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          LDCE                         0.000     0.000 r  rx_buffer_reg[5]/G
    SLICE_X2Y95          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.169     0.347    rx_buffer[5]
    SLICE_X1Y97          FDRE                                         r  data_to_send_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.178ns (51.120%)  route 0.170ns (48.880%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          LDCE                         0.000     0.000 r  rx_buffer_reg[5]/G
    SLICE_X2Y95          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.170     0.348    rx_buffer[5]
    SLICE_X0Y94          LDCE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.220ns (62.511%)  route 0.132ns (37.489%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          LDCE                         0.000     0.000 r  rx_buffer_reg[2]/G
    SLICE_X0Y97          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  rx_buffer_reg[2]/Q
                         net (fo=2, routed)           0.132     0.352    rx_buffer[2]
    SLICE_X0Y96          LDCE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_tx_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.195ns (54.453%)  route 0.163ns (45.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  FSM_onehot_tx_present_state_reg[3]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  FSM_onehot_tx_present_state_reg[3]/Q
                         net (fo=8, routed)           0.163     0.358    FSM_onehot_tx_present_state_reg_n_0_[3]
    SLICE_X1Y98          LDCE                                         r  tx_done_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 1.630ns (46.890%)  route 1.846ns (53.110%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.846     3.323    rst_IBUF
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.152     3.475 r  tx_clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     3.475    tx_clk_baudrate_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  tx_clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605     5.028    clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  tx_clk_baudrate_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.447ns  (logic 1.602ns (46.459%)  route 1.846ns (53.541%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.846     3.323    rst_IBUF
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.124     3.447 r  rx_clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     3.447    rx_clk_baudrate_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  rx_clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605     5.028    clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  rx_clk_baudrate_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.120ns  (logic 1.478ns (47.353%)  route 1.643ns (52.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.643     3.120    rst_IBUF
    SLICE_X4Y93          FDSE                                         r  tx_clock_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X4Y93          FDSE                                         r  tx_clock_counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.116ns  (logic 1.478ns (47.419%)  route 1.638ns (52.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.638     3.116    rst_IBUF
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.116ns  (logic 1.478ns (47.419%)  route 1.638ns (52.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.638     3.116    rst_IBUF
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.116ns  (logic 1.478ns (47.419%)  route 1.638ns (52.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.638     3.116    rst_IBUF
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tx_clock_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.116ns  (logic 1.478ns (47.419%)  route 1.638ns (52.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.638     3.116    rst_IBUF
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  tx_clock_counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 1.478ns (49.791%)  route 1.490ns (50.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.490     2.968    rst_IBUF
    SLICE_X7Y95          FDSE                                         r  rx_clock_timer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X7Y95          FDSE                                         r  rx_clock_timer_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 1.478ns (49.791%)  route 1.490ns (50.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.490     2.968    rst_IBUF
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 1.478ns (49.791%)  route 1.490ns (50.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=42, routed)          1.490     2.968    rst_IBUF
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.245ns (31.859%)  route 0.525ns (68.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.525     0.770    rst_IBUF
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.245ns (31.859%)  route 0.525ns (68.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.525     0.770    rst_IBUF
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.245ns (31.859%)  route 0.525ns (68.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.525     0.770    rst_IBUF
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.245ns (31.859%)  route 0.525ns (68.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.525     0.770    rst_IBUF
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rx_clock_timer_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.245ns (29.428%)  route 0.589ns (70.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.589     0.834    rst_IBUF
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.245ns (29.428%)  route 0.589ns (70.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.589     0.834    rst_IBUF
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.245ns (29.428%)  route 0.589ns (70.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.589     0.834    rst_IBUF
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.245ns (29.428%)  route 0.589ns (70.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.589     0.834    rst_IBUF
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  rx_clock_timer_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.245ns (27.910%)  route 0.634ns (72.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.634     0.879    rst_IBUF
    SLICE_X7Y95          FDSE                                         r  rx_clock_timer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X7Y95          FDSE                                         r  rx_clock_timer_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.245ns (27.910%)  route 0.634ns (72.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=42, routed)          0.634     0.879    rst_IBUF
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  rx_clock_timer_reg[1]/C





