Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,446
design__inferred_latch__count,0
design__instance__count,1064
design__instance__area,8909.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0023116471711546183
power__switching__total,0.002198361326009035
power__leakage__total,9.7367811591198e-09
power__total,0.0045100185088813305
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.019784
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.019784
timing__hold__ws__corner:nom_tt_025C_1v80,0.341251
timing__setup__ws__corner:nom_tt_025C_1v80,2.542781
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.341251
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,2.542781
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.030791
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.030791
timing__hold__ws__corner:nom_ss_100C_1v60,0.912846
timing__setup__ws__corner:nom_ss_100C_1v60,-1.111778
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-13.726753
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.111778
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.912846
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,17
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-1.111778
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,17
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.017105
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.017105
timing__hold__ws__corner:nom_ff_n40C_1v95,0.122363
timing__setup__ws__corner:nom_ff_n40C_1v95,3.394098
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.122363
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,3.394098
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,0.034076
clock__skew__worst_setup,-0.029331
timing__hold__ws,0.11809
timing__setup__ws,-1.205142
timing__hold__tns,0.0
timing__setup__tns,-15.097738
timing__hold__wns,0.0
timing__setup__wns,-1.205142
timing__hold_vio__count,0
timing__hold_r2r__ws,0.11809
timing__hold_r2r_vio__count,0
timing__setup_vio__count,51
timing__setup_r2r__ws,-1.205142
timing__setup_r2r_vio__count,51
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1064
design__instance__area__stdcell,8909.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.540206
design__instance__utilization__stdcell,0.540206
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,19233.1
design__violations,0
design__instance__count__setup_buffer,9
design__instance__count__hold_buffer,52
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,858
route__net__special,2
route__drc_errors__iter:1,478
route__wirelength__iter:1,21774
route__drc_errors__iter:2,251
route__wirelength__iter:2,21635
route__drc_errors__iter:3,267
route__wirelength__iter:3,21539
route__drc_errors__iter:4,18
route__wirelength__iter:4,21497
route__drc_errors__iter:5,0
route__wirelength__iter:5,21498
route__drc_errors,0
route__wirelength,21498
route__vias,6077
route__vias__singlecut,6077
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,202.69
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.018339
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.018339
timing__hold__ws__corner:min_tt_025C_1v80,0.334808
timing__setup__ws__corner:min_tt_025C_1v80,2.564198
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.334808
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,2.564198
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.029331
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.029331
timing__hold__ws__corner:min_ss_100C_1v60,0.903092
timing__setup__ws__corner:min_ss_100C_1v60,-1.020817
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-12.362631
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-1.020817
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.903092
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,17
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.020817
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,17
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.015197
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.015197
timing__hold__ws__corner:min_ff_n40C_1v95,0.11809
timing__setup__ws__corner:min_ff_n40C_1v95,3.408333
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.11809
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,3.408333
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.022862
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.022862
timing__hold__ws__corner:max_tt_025C_1v80,0.345925
timing__setup__ws__corner:max_tt_025C_1v80,2.523417
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.345925
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,2.523417
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.034076
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.034076
timing__hold__ws__corner:max_ss_100C_1v60,0.92189
timing__setup__ws__corner:max_ss_100C_1v60,-1.205142
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-15.097738
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-1.205142
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.92189
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,17
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-1.205142
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,17
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.019625
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.019625
timing__hold__ws__corner:max_ff_n40C_1v95,0.126624
timing__setup__ws__corner:max_ff_n40C_1v95,3.380707
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.126624
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,3.380707
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79975
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000246987
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000254619
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000766912
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000254619
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00007689999999999999895534952276676676774513907730579376220703125
ir__drop__worst,0.0002469999999999999864934430160445799629087559878826141357421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
