---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

## Peer-Reviewed Conference Papers

* <strong>“Modular and Lean Architecture with Elasticity for Sparse Matrix Vector Multiplication on FPGAs"</strong>[[PDF]](https://people.ece.ubc.ca/hosseino/publications/fccm2023.pdf)<br> 
<u>Abhishek Kumar Jain</u>, Chirag Ravishankar, Hossein Omidian, Sharan Kumar, Maithilee Kulkarni, Aashish Tripathi, and Dinesh Gaitonde <br> 
<em>IEEE Symposium on Field-Programmable Custom Computing Machines (<strong>FCCM</strong>)</em>, May 2023.<br>

* <strong>“Sparse Deep Neural Network Acceleration on HBM-Enabled FPGA Platform”</strong>[[PDF]](http://www.ieee-hpec.org/prelimagenda2021.html)<br> 
<u>Abhishek Kumar Jain</u>, Sharan Kumar, Aashish Tripathi, and Dinesh Gaitonde <br> 
<em>IEEE High Performance Extreme Computing (<strong>HPEC</strong>)</em>, September 2021.<br>

* <strong>“A Domain-Specific Architecture for Accelerating Sparse Matrix Vector Multiplication on FPGAs”</strong>[[PDF]](http://www.ece.ubc.ca/~hosseino/publications/SpMV_FPL2020_published.pdf)[[Video]](https://www.youtube.com/watch?v=ascaEvDKpWM)<br> 
<u>Abhishek Kumar Jain</u>, Hossein Omidian, Henri Fraisse, Mansimran Benipal, Lisa Liu, and Dinesh Gaitonde <br> 
<em>IEEE International Conference on Field-Programmable Logic and Applications (<strong>FPL</strong>)</em>, August 2020.<br>

* <strong>“High Throughput Accelerator Interface Framework for a Linear Time-Multiplexed FPGA Overlay”</strong>[[PDF]](https://warwick.ac.uk/fac/sci/eng/staff/saf/publications/iscas2020-li.pdf)<br> 
Xiangwei Li, Kizheppatt Vipin, Douglas L Maskell, Suhaib A Fahmy, and <u>Abhishek Kumar Jain</u> <br> 
<em>International Symposium on Circuits and Systems (<strong>ISCAS</strong>)</em>, August 2020.<br>

* <strong>“Microscope on Memory: MPSoC-enabled Computer Memory System Assessments”</strong>[[PDF]](https://abhishekkumarjain.github.io/files/FCCM2018.pdf)[[Slides]](https://abhishekkumarjain.github.io/files/FCCM2018-slides.pdf)[[Poster]](https://abhishekkumarjain.github.io/files/FCCM2018-poster.pdf)<br> 
<u>Abhishek Kumar Jain</u>, Scott Lloyd, and Maya Gokhale <br> 
<em>IEEE Symposium on Field-Programmable Custom Computing Machines (<strong>FCCM</strong>)</em>, Boulder, CO, USA, May 2018. <br>

* <strong>“A Time-Multiplexed FPGA Overlay with Linear Interconnect”</strong>[[PDF]](https://abhishekkumarjain.github.io/files/DATE2018.pdf)[[Slides]](https://abhishekkumarjain.github.io/files/DATE2018-slides.pdf)<br> 
Xiangwei Li, <u>Abhishek Kumar Jain</u>, Douglas L Maskell, and Suhaib A Fahmy <br> 
<em>Design, Automation & Test in Europe Conference & Exhibition (<strong>DATE</strong>)</em>, Dresden, Germany, March 2018.<br>

* <strong>“Are Coarse-Grained Overlays Ready for General Purpose Application Acceleration on FPGAs?”</strong>[[PDF]](https://abhishekkumarjain.github.io/files/PICOM2016.pdf)[[Slides]](https://abhishekkumarjain.github.io/files/PICOM2016-slides.pdf)<br> 
<u>Abhishek Kumar Jain</u>, Douglas L Maskell, and Suhaib A Fahmy <br> 
<em>IEEE International Conference on Pervasive Intelligence and Computing</em>, Auckland, New Zealand, August 2016.<br>

* <strong>“DeCO: A DSP Block Based FPGA Accelerator Overlay With Low Overhead Interconnect”</strong>[[PDF]](https://abhishekkumarjain.github.io/files/FCCM2016.pdf)[[Slides]](https://abhishekkumarjain.github.io/files/FCCM2016-slides.pdf)<br> 
<u>Abhishek Kumar Jain</u>, Xiangwei Li, Pranjul Singhai, Douglas L Maskell, and Suhaib A Fahmy <br> 
<em>IEEE Symposium on Field-Programmable Custom Computing Machines (<strong>FCCM</strong>)</em>, Washington DC, USA, May 2016. <br>

* <strong>“Throughput Oriented FPGA Overlays Using DSP Blocks”</strong>[[PDF]](https://abhishekkumarjain.github.io/files/DATE2016.pdf)[[Slides]](https://abhishekkumarjain.github.io/files/DATE2016-slides.pdf)<br> 
<u>Abhishek Kumar Jain</u>, Douglas L Maskell, and Suhaib A Fahmy <br> 
<em>Design, Automation & Test in Europe Conference & Exhibition (<strong>DATE</strong>)</em>, Dresden, Germany, March 2016.<br>

* <strong>“Efficient Overlay Architecture Based on DSP Blocks”</strong>[[PDF]](https://abhishekkumarjain.github.io/files/FCCM2015.pdf)[[Slides]](https://abhishekkumarjain.github.io/files/FCCM2015-slides.pdf)[[Poster]](https://abhishekkumarjain.github.io/files/FCCM2015-poster.pdf)<br> 
<u>Abhishek Kumar Jain</u>, Suhaib A Fahmy, and Douglas L Maskell <br> 
<em>IEEE Symposium on Field-Programmable Custom Computing Machines (<strong>FCCM</strong>)</em>, Vancouver, Canada, May 2015. <br>

* <strong>“Microkernel Hypervisor for a Hybrid ARM-FPGA Platform”</strong>[[PDF]](https://abhishekkumarjain.github.io/files/ASAP2013.pdf)[[Slides]](https://abhishekkumarjain.github.io/files/ASAP2013-slides.pdf)<br> 
Khoa Dang Pham, <u>Abhishek Kumar Jain</u>, Jin Cui, Suhaib A Fahmy, and Douglas L Maskell <br> 
<em>IEEE International Conference on Application-specific Systems, Architectures and Processors (<strong>ASAP</strong>)</em>,  Washington, DC, June 2013. <br>


## Peer-Reviewed Journal and Magazine Articles

* <strong>“Coarse Grained FPGA Overlay for Rapid Just-In-Time Accelerator Compilation”</strong>[[PDF]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9555373) <br> 
<u>Abhishek Kumar Jain</u>, Douglas L Maskell, and Suhaib A Fahmy <br> 
<em>IEEE Transactions on Parallel and Distributed Systems (<strong>TPDS</strong>)</em>, 33(6):1478–1490, June 2022.<br>

* <strong>“The Evolution of Domain-Specific Computing for Deep Learning”</strong>[[PDF]](https://ieeexplore.ieee.org/document/9439420)<br> 
Stephen Neuendorffer, Alireza Khodamoradi, Kristof Denolf, <u>Abhishek Kumar Jain</u>, and Samuel Bayliss <br> 
<em>IEEE Circuits and Systems Magazine</em>, May 2021.<br>

* <strong>“Performance Assessment of Emerging Memories Through FPGA Emulation”</strong>[[PDF]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8527539) <br> 
<u>Abhishek Kumar Jain</u>, Scott Lloyd, and Maya Gokhale <br> 
<em>Special Issue on Emerging Memory Technologies, <strong>IEEE Micro</strong></em>, Jan 2019. <br>

* <strong>“Adapting the DySER Architecture with DSP Blocks as an Overlay for the Xilinx Zynq”</strong>[[PDF]](https://abhishekkumarjain.github.io/files/ACMCAN2015.pdf)[[Slides]](https://abhishekkumarjain.github.io/files/HEART2015-slides.pdf)<br> 
<u>Abhishek Kumar Jain</u>, Xiangwei Li, Suhaib A Fahmy, and Douglas L Maskell <br> 
<em>ACM SIGARCH Computer Architecture News (<strong>CAN</strong>)</em>, 43(4):28–33, September 2016.<br>

* <strong>“Virtualized Execution and Management of Hardware Tasks on a Hybrid ARM-FPGA Platform”</strong>[[PDF]](https://abhishekkumarjain.github.io/files/JSPS2014.pdf)<br> 
<u>Abhishek Kumar Jain</u>, Khoa Dang Pham, Jin Cui, Suhaib A Fahmy, and Douglas L Maskell <br> 
<em>Journal of Signal Processing Systems (<strong>JSPS</strong>)</em>,  vol. 77, no. 1-2, pp. 61–76, October 2014, Springer. <br>


## Peer-Reviewed Workshop Papers

* <strong>“Run-time Reconfiguration of NoC in Xilinx ACAP Architecture”</strong>[[PDF]](http://www.nocarc.org/home/program)<br> 
Aman Gupta, Sagheer Ahmed, <u>Abhishek Kumar Jain</u>, Ygal Arbel, Abbas Morshed, and David Schultz<br> 
<em> International Workshop on Network on Chip Architectures (<strong>NOCARC</strong>)</em>, October 2020.<br>

* <strong>“Role of on-chip networks in building domain-specific architectures (DSAs) for sparse computations (Invited)”</strong>[[Video]](https://www.youtube.com/watch?v=CrWcchvFJVM&t=19313s)<br> 
<u>Abhishek Kumar Jain</u> <br> 
<em>ACM/IEEE International Workshop on System Level Interconnect Prediction (<strong>SLIP</strong>)</em>, October 2020.<br>

* <strong>“LiME: An Open Source Memory System Emulation Platform”</strong>[[PDF]](https://abhishekkumarjain.github.io/files/OPENSU2017.pdf) <br> 
<u>Abhishek Kumar Jain</u>, Scott Lloyd, and Maya Gokhale <br> 
<em>Workshop for Open Source Supercomputing <strong>OpenSuCo</strong></em>, November 2017. <br>

* <strong>“Resource-Aware Just-in-Time OpenCL Compiler for Coarse-Grained FPGA Overlays”</strong>[[PDF]](https://abhishekkumarjain.github.io/files/OLAF2017.pdf)[[Slides]](https://abhishekkumarjain.github.io/files/OLAF2017-slides.pdf)<br> 
<u>Abhishek Kumar Jain</u>, Douglas L Maskell, and Suhaib A Fahmy <br> 
<em>Third International Workshop on Overlay Architectures for FPGAs (<strong>OLAF</strong>)</em>, February 2017.<br>

* <strong>“An Area-Efficient FPGA Overlay using DSP Block based Time-multiplexed Functional Units”</strong>[[PDF]](https://abhishekkumarjain.github.io/files/OLAF2016.pdf)[[Slides]](https://abhishekkumarjain.github.io/files/OLAF2016-slides.pdf)<br> 
Xiangwei Li, <u>Abhishek Kumar Jain</u>, Douglas L Maskell, and Suhaib A Fahmy <br> 
<em>Second International Workshop on Overlay Architectures for FPGAs (<strong>OLAF</strong>)</em>, February 2016.<br>

* <strong>“Coarse-Grained FPGA Overlays for On-demand Acceleration of Data Center Workloads”</strong>[[PDF]](https://abhishekkumarjain.github.io/files/H2RC2016.pdf)[[Poster]](https://abhishekkumarjain.github.io/files/H2RC2016-poster.pdf)<br> 
<u>Abhishek Kumar Jain</u>, Douglas L Maskell, and Suhaib A Fahmy <br> 
<em>Second International Workshop on
Heterogeneous High-performance Reconfigurable Computing (<strong>H2RC</strong>)</em>, November 2016.<br>



