ARGET_LINK_SPEED_OVERRIDE__SHIFT 0x3
#define D3F1_PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE_MASK 0x20
#define D3F1_PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE__SHIFT 0x5
#define D3F1_PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE_MASK 0x40
#define D3F1_PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE__SHIFT 0x6
#define D3F1_PCIE_LC_SPEED_CNTL__LC_FORCE_EN_HW_SPEED_CHANGE_MASK 0x80
#define D3F1_PCIE_LC_SPEED_CNTL__LC_FORCE_EN_HW_SPEED_CHANGE__SHIFT 0x7
#define D3F1_PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_HW_SPEED_CHANGE_MASK 0x100
#define D3F1_PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_HW_SPEED_CHANGE__SHIFT 0x8
#define D3F1_PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE_MASK 0x200
#define D3F1_PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE__SHIFT 0x9
#define D3F1_PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK 0xc00
#define D3F1_PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPTS_ALLOWED__SHIFT 0xa
#define D3F1_PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPT_FAILED_MASK 0x1000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPT_FAILED__SHIFT 0xc
#define D3F1_PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE_MASK 0x6000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE__SHIFT 0xd
#define D3F1_PCIE_LC_SPEED_CNTL__LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS_MASK 0x8000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS__SHIFT 0xf
#define D3F1_PCIE_LC_SPEED_CNTL__LC_CLR_FAILED_SPD_CHANGE_CNT_MASK 0x10000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_CLR_FAILED_SPD_CHANGE_CNT__SHIFT 0x10
#define D3F1_PCIE_LC_SPEED_CNTL__LC_1_OR_MORE_TS2_SPEED_ARC_EN_MASK 0x20000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_1_OR_MORE_TS2_SPEED_ARC_EN__SHIFT 0x11
#define D3F1_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN2_MASK 0x40000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN2__SHIFT 0x12
#define D3F1_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN2_MASK 0x80000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN2__SHIFT 0x13
#define D3F1_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN3_MASK 0x100000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN3__SHIFT 0x14
#define D3F1_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN3_MASK 0x200000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN3__SHIFT 0x15
#define D3F1_PCIE_LC_SPEED_CNTL__LC_AUTO_RECOVERY_DIS_MASK 0x400000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_AUTO_RECOVERY_DIS__SHIFT 0x16
#define D3F1_PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_STATUS_MASK 0x800000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_STATUS__SHIFT 0x17
#define D3F1_PCIE_LC_SPEED_CNTL__LC_DATA_RATE_ADVERTISED_MASK 0x3000000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_DATA_RATE_ADVERTISED__SHIFT 0x18
#define D3F1_PCIE_LC_SPEED_CNTL__LC_CHECK_DATA_RATE_MASK 0x4000000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_CHECK_DATA_RATE__SHIFT 0x1a
#define D3F1_PCIE_LC_SPEED_CNTL__LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN_MASK 0x8000000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN__SHIFT 0x1b
#define D3F1_PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L0s_EN_MASK 0x10000000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L0s_EN__SHIFT 0x1c
#define D3F1_PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L1_EN_MASK 0x20000000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L1_EN__SHIFT 0x1d
#define D3F1_PCIE_LC_SPEED_CNTL__LC_DONT_CHECK_EQTS_IN_RCFG_MASK 0x40000000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_DONT_CHECK_EQTS_IN_RCFG__SHIFT 0x1e
#define D3F1_PCIE_LC_SPEED_CNTL__LC_DELAY_COEFF_UPDATE_DIS_MASK 0x80000000
#define D3F1_PCIE_LC_SPEED_CNTL__LC_DELAY_COEFF_UPDATE_DIS__SHIFT 0x1f
#define D3F1_PCIE_LC_CDR_CNTL__LC_CDR_TEST_OFF_MASK 0xfff
#define D3F1_PCIE_LC_CDR_CNTL__LC_CDR_TEST_OFF__SHIFT 0x0
#define D3F1_PCIE_LC_CDR_CNTL__LC_CDR_TEST_SETS_MASK 0xfff000
#define D3F1_PCIE_LC_CDR_CNTL__LC_CDR_TEST_SETS__SHIFT 0xc
#define D3F1_PCIE_LC_CDR_CNTL__LC_CDR_SET_TYPE_MASK 0x3000000
#define D3F1_PCIE_LC_CDR_CNTL__LC_CDR_SET_TYPE__SHIFT 0x18
#define D3F1_PCIE_LC_LANE_CNTL__LC_CORRUPTED_LANES_MASK 0xffff
#define D3F1_PCIE_LC_LANE_CNTL__LC_CORRUPTED_LANES__SHIFT 0x0
#define D3F1_PCIE_LC_LANE_CNTL__LC_LANE_DIS_MASK 0xffff0000
#define D3F1_PCIE_LC_LANE_CNTL__LC_LANE_DIS__SHIFT 0x10
#define D3F1_PCIE_LC_FORCE_COEFF__LC_FORCE_COEFF_MASK 0x1
#define D3F1_PCIE_LC_FORCE_COEFF__LC_FORCE_COEFF__SHIFT 0x0
#define D3F1_PCIE_LC_FORCE_COEFF__LC_FORCE_PRE_CURSOR_MASK 0x7e
#define D3F1_PCIE_LC_FORCE_COEFF__LC_FORCE_PRE_CURSOR__SHIFT 0x1
#define D3F1_PCIE_LC_FORCE_COEFF__LC_FORCE_CURSOR_MASK 0x1f80
#define D3F1_PCIE_LC_FORCE_COEFF__LC_FORCE_CURSOR__SHIFT 0x7
#define D3F1_PCIE_LC_FORCE_COEFF__LC_FORCE_POST_CURSOR_MASK 0x7e000
#define D3F1_PCIE_LC_FORCE_COEFF__LC_FORCE_POST_CURSOR__SHIFT 0xd
#define D3F1_PCIE_LC_FORCE_COEFF__LC_3X3_COEFF_SEARCH_EN_MASK 0x80000
#define D3F1_PCIE_LC_FORCE_COEFF__LC_3X3_COEFF_SEARCH_EN__SHIFT 0x13
#define D3F1_PCIE_LC_FORCE_COEFF__LC_PRESET_10_EN_MASK 0x100000
#define D3F1_PCIE_LC_FORCE_COEFF__LC_PRESET_10_EN__SHIFT 0x14
#define D3F1_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRESET_MASK 0xf
#define D3F1_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRESET__SHIFT 0x0
#define D3F1_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRECURSOR_MASK 0x3f0
#define D3F1_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRECURSOR__SHIFT 0x4
#define D3F1_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_CURSOR_MASK 0xfc00
#define D3F1_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_CURSOR__SHIFT 0xa
#define D3F1_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_POSTCURSOR_MASK 0x3f0000
#define D3F1_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_POSTCURSOR__SHIFT 0x10
#define D3F1_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_FOM_MASK 0x3fc00000
#define D3F1_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_FOM__SHIFT 0x16
#define D3F1_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_COEFF_IN_EQ_REQ_PHASE_MASK 0x1
#define D3F1_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_COEFF_IN_EQ_REQ_PHASE__SHIFT 0x0
#define D3F1_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_PRE_CURSOR_REQ_MASK 0x7e
#define D3F1_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_PRE_CURSOR_REQ__SHIFT 0x1
#define D3F1_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_CURSOR_REQ_MASK 0x1f80
#define D3F1_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_CURSOR_REQ__SHIFT 0x7
#define D3F1_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_POST_CURSOR_REQ_MASK 0x7e000
#define D3F1_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_POST_CURSOR_REQ__SHIFT 0xd
#define D3F1_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FS_OTHER_END_MASK 0x1f80000
#define D3F1_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FS_OTHER_END__SHIFT 0x13
#define D3F1_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_LF_OTHER_END_MASK 0x7e000000
#define D3F1_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_LF_OTHER_END__SHIFT 0x19
#define D3F1_PCIE_LC_STATE0__LC_CURRENT_STATE_MASK 0x3f
#define D3F1_PCIE_LC_STATE0__LC_CURRENT_STATE__SHIFT 0x0
#define D3F1_PCIE_LC_STATE0__LC_PREV_STATE1_MASK 0x3f00
#define D3F1_PCIE_LC_STATE0__LC_PREV_STATE1__SHIFT 0x8
#define D3F1_PCIE_LC_STATE0__LC_PREV_STATE2_MASK 0x3f0000
#define D3F1_PCIE_LC_STATE0__LC_PREV_STATE2__SHIFT 0x10
#define D3F1_PCIE_LC_STATE0__LC_PREV_STATE3_MASK 0x3f000000
#define D3F1_PCIE_LC_STATE0__LC_PREV_STATE3__SHIFT 0x18
#define D3F1_PCIE_LC_STATE1__LC_PREV_STATE4_MASK 0x3f
#define D3F1_PCIE_LC_STATE1__LC_PREV_STATE4__SHIFT 0x0
#define D3F1_PCIE_LC_STATE1__LC_PREV_STATE5_MASK 0x3f00
#define D3F1_PCIE_LC_STATE1__LC_PREV_STATE5__SHIFT 0x8
#define D3F1_PCIE_LC_STATE1__LC_PREV_STATE6_MASK 0x3f0000
#define D3F1_PCIE_LC_STATE1__LC_PREV_STATE6__SHIFT 0x10
#define D3F1_PCIE_LC_STATE1__LC_PREV_STATE7_MASK 0x3f000000
#define D3F1_PCIE_LC_STATE1__LC_PREV_STATE7__SHIFT 0x18
#define D3F1_PCIE_LC_STATE2__LC_PREV_STATE8_MASK 0x3f
#define D3F1_PCIE_LC_STATE2__LC_PREV_STATE8__SHIFT 0x0
#define D3F1_PCIE_LC_STATE2__LC_PREV_STATE9_MASK 0x3f00
#define D3F1_PCIE_LC_STATE2__LC_PREV_STATE9__SHIFT 0x8
#define D3F1_PCIE_LC_STATE2__LC_PREV_STATE10_MASK 0x3f0000
#define D3F1_PCIE_LC_STATE2__LC_PREV_STATE10__SHIFT 0x10
#define D3F1_PCIE_LC_STATE2__LC_PREV_STATE11_MASK 0x3f000000
#define D3F1_PCIE_LC_STATE2__LC_PREV_STATE11__SHIFT 0x18
#define D3F1_PCIE_LC_STATE3__LC_PREV_STATE12_MASK 0x3f
#define D3F1_PCIE_LC_STATE3__LC_PREV_STATE12__SHIFT 0x0
#define D3F1_PCIE_LC_STATE3__LC_PREV_STATE13_MASK 0x3f00
#define D3F1_PCIE_LC_STATE3__LC_PREV_STATE13__SHIFT 0x8
#define D3F1_PCIE_LC_STATE3__LC_PREV_STATE14_MASK 0x3f0000
#define D3F1_PCIE_LC_STATE3__LC_PREV_STATE14__SHIFT 0x10
#define D3F1_PCIE_LC_STATE3__LC_PREV_STATE15_MASK 0x3f000000
#define D3F1_PCIE_LC_STATE3__LC_PREV_STATE15__SHIFT 0x18
#define D3F1_PCIE_LC_STATE4__LC_PREV_STATE16_MASK 0x3f
#define D3F1_PCIE_LC_STATE4__LC_PREV_STATE16__SHIFT 0x0
#define D3F1_PCIE_LC_STATE4__LC_PREV_STATE17_MASK 0x3f00
#define D3F1_PCIE_LC_STATE4__LC_PREV_STATE17__SHIFT 0x8
#define D3F1_PCIE_LC_STATE4__LC_PREV_STATE18_MASK 0x3f0000
#define D3F1_PCIE_LC_STATE4__LC_PREV_STATE18__SHIFT 0x10
#define D3F1_PCIE_LC_STATE4__LC_PREV_STATE19_MASK 0x3f000000
#define D3F1_PCIE_LC_STATE4__LC_PREV_STATE19__SHIFT 0x18
#define D3F1_PCIE_LC_STATE5__LC_PREV_STATE20_MASK 0x3f
#define D3F1_PCIE_LC_STATE5__LC_PREV_STATE20__SHIFT 0x0
#define D3F1_PCIE_LC_STATE5__LC_PREV_STATE21_MASK 0x3f00
#define D3F1_PCIE_LC_STATE5__LC_PREV_STATE21__SHIFT 0x8
#define D3F1_PCIE_LC_STATE5__LC_PREV_STATE22_MASK 0x3f0000
#define D3F1_PCIE_LC_STATE5__LC_PREV_STATE22__SHIFT 0x10
#define D3F1_PCIE_LC_STATE5__LC_PREV_STATE23_MASK 0x3f000000
#define D3F1_PCIE_LC_STATE5__LC_PREV_STATE23__SHIFT 0x18
#define D3F1_PCIEP_STRAP_LC__STRAP_FTS_yTSx_COUNT_MASK 0x3
#define D3F1_PCIEP_STRAP_LC__STRAP_FTS_yTSx_COUNT__SHIFT 0x0
#define D3F1_PCIEP_STRAP_LC__STRAP_LONG_yTSx_COUNT_MASK 0xc
#define D3F1_PCIEP_STRAP_LC__STRAP_LONG_yTSx_COUNT__SHIFT 0x2
#define D3F1_PCIEP_STRAP_LC__STRAP_MED_yTSx_COUNT_MASK 0x30
#define D3F1_PCIEP_STRAP_LC__STRAP_MED_yTSx_COUNT__SHIFT 0x4
#define D3F1_PCIEP_STRAP_LC__STRAP_SHORT_yTSx_COUNT_MASK 0xc0
#define D3F1_PCIEP_STRAP_LC__STRAP_SHORT_yTSx_COUNT__SHIFT 0x6
#define D3F1_PCIEP_STRAP_LC__STRAP_SKIP_INTERVAL_MASK 0x700
#define D3F1_PCIEP_STRAP_LC__STRAP_SKIP_INTERVAL__SHIFT 0x8
#define D3F1_PCIEP_STRAP_LC__STRAP_BYPASS_RCVR_DET_MASK 0x800
#define D3F1_PCIEP_STRAP_LC__STRAP_BYPASS_RCVR_DET__SHIFT 0xb
#define D3F1_PCIEP_STRAP_LC__STRAP_COMPLIANCE_DIS_MASK 0x1000
#define D3F1_PCIEP_STRAP_LC__STRAP_COMPLIANCE_DIS__SHIFT 0xc
#define D3F1_PCIEP_STRAP_LC__STRAP_FORCE_COMPLIANCE_MASK 0x2000
#define D3F1_PCIEP_STRAP_LC__STRAP_FORCE_COMPLIANCE__SHIFT 0xd
#define D3F1_PCIEP_STRAP_LC__STRAP_REVERSE_LC_LANES_MASK 0x4000
#define D3F1_PCIEP_STRAP_LC__STRAP_REVERSE_LC_LANES__SHIFT 0xe
#define D3F1_PCIEP_STRAP_LC__STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS_MASK 0x8000
#define D3F1_PCIEP_STRAP_LC__STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS__SHIFT 0xf
#define D3F1_PCIEP_STRAP_LC__STRAP_LANE_NEGOTIATION_MASK 0x70000
#define D3F1_PCIEP_STRAP_LC__STRAP_LANE_NEGOTIATION__SHIFT 0x10
#define D3F1_PCIEP_STRAP_MISC__STRAP_REVERSE_LANES_MASK 0x1
#define D3F1_PCIEP_STRAP_MISC__STRAP_REVERSE_LANES__SHIFT 0x0
#define D3F1_PCIEP_STRAP_MISC__STRAP_E2E_PREFIX_EN_MASK 0x2
#define D3F1_PCIEP_STRAP_MISC__STRAP_E2E_PREFIX_EN__SHIFT 0x1
#define D3F1_PCIEP_STRAP_MISC__STRAP_EXTENDED_FMT_SUPPORTED_MASK 0x4
#define D3F1_PCIEP_STRAP_MISC__STRAP_EXTENDED_FMT_SUPPORTED__SHIFT 0x2
#define D3F1_PCIEP_STRAP_MISC__STRAP_OBFF_SUPPORTED_MASK 0x18
#define D3F1_PCIEP_STRAP_MISC__STRAP_OBFF_SUPPORTED__SHIFT 0x3
#define D3F1_PCIEP_STRAP_MISC__STRAP_LTR_SUPPORTED_MASK 0x20
#define D3F1_PCIEP_STRAP_MISC__STRAP_LTR_SUPPORTED__SHIFT 0x5
#define D3F1_PCIEP_BCH_ECC_CNTL__STRAP_BCH_ECC_EN_MASK 0x1
#define D3F1_PCIEP_BCH_ECC_CNTL__STRAP_BCH_ECC_EN__SHIFT 0x0
#define D3F1_PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_THRESHOLD_MASK 0xff00
#define D3F1_PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_THRESHOLD__SHIFT 0x8
#define D3F1_PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_STATUS_MASK 0xffff0000
#define D3F1_PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_STATUS__SHIFT 0x10
#define D3F1_PCIEP_HPGI_PRIVATE__PRESENCE_DETECT_CHANGED_PRIVATE_MASK 0x8
#define D3F1_PCIEP_HPGI_PRIVATE__PRESENCE_DETECT_CHANGED_PRIVATE__SHIFT 0x3
#define D3F1_PCIEP_HPGI_PRIVATE__PRESENCE_DETECT_STATE_PRIVATE_MASK 0x40
#define D3F1_PCIEP_HPGI_PRIVATE__PRESENCE_DETECT_STATE_PRIVATE__SHIFT 0x6
#define D3F1_PCIEP_HPGI__REG_HPGI_ASSERT_TO_SMI_EN_MASK 0x1
#define D3F1_PCIEP_HPGI__REG_HPGI_ASSERT_TO_SMI_EN__SHIFT 0x0
#define D3F1_PCIEP_HPGI__REG_HPGI_ASSERT_TO_SCI_EN_MASK 0x2
#define D3F1_PCIEP_HPGI__REG_HPGI_ASSERT_TO_SCI_EN__SHIFT 0x1
#define D3F1_PCIEP_HPGI__REG_HPGI_DEASSERT_TO_SMI_EN_MASK 0x4
#define D3F1_PCIEP_HPGI__REG_HPGI_DEASSERT_TO_SMI_EN__SHIFT 0x2
#define D3F1_PCIEP_HPGI__REG_HPGI_DEASSERT_TO_SCI_EN_MASK 0x8
#define D3F1_PCIEP_HPGI__REG_HPGI_DEASSERT_TO_SCI_EN__SHIFT 0x3
#define D3F1_PCIEP_HPGI__REG_HPGI_HOOK_MASK 0x80
#define D3F1_PCIEP_HPGI__REG_HPGI_HOOK__SHIFT 0x7
#define D3F1_PCIEP_HPGI__HPGI_REG_ASSERT_TO_SMI_STATUS_MASK 0x100
#define D3F1_PCIEP_HPGI__HPGI_REG_ASSERT_TO_SMI_STATUS__SHIFT 0x8
#define D3F1_PCIEP_HPGI__HPGI_REG_ASSERT_TO_SCI_STATUS_MASK 0x200
#define D3F1_PCIEP_HPGI__HPGI_REG_ASSERT_TO_SCI_STATUS__SHIFT 0x9
#define D3F1_PCIEP_HPGI__HPGI_REG_DEASSERT_TO_SMI_STATUS_MASK 0x400
#define D3F1_PCIEP_HPGI__HPGI_REG_DEASSERT_TO_SMI_STATUS__SHIFT 0xa
#define D3F1_PCIEP_HPGI__HPGI_REG_DEASSERT_TO_SCI_STATUS_MASK 0x800
#define D3F1_PCIEP_HPGI__HPGI_REG_DEASSERT_TO_SCI_STATUS__SHIFT 0xb
#define D3F1_PCIEP_HPGI__HPGI_REG_PRESENCE_DETECT_STATE_CHANGE_STATUS_MASK 0x8000
#define D3F1_PCIEP_HPGI__HPGI_REG_PRESENCE_DETECT_STATE_CHANGE_STATUS__SHIFT 0xf
#define D3F1_PCIEP_HPGI__REG_HPGI_PRESENCE_DETECT_STATE_CHANGE_EN_MASK 0x10000
#define D3F1_PCIEP_HPGI__REG_HPGI_PRESENCE_DETECT_STATE_CHANGE_EN__SHIFT 0x10
#define D3F1_VENDOR_ID__VENDOR_ID_MASK 0xffff
#define D3F1_VENDOR_ID__VENDOR_ID__SHIFT 0x0
#define D3F1_DEVICE_ID__DEVICE_ID_MASK 0xffff0000
#define D3F1_DEVICE_ID__DEVICE_ID__SHIFT 0x10
#define D3F1_COMMAND__IO_ACCESS_EN_MASK 0x1
#define D3F1_COMMAND__IO_ACCESS_EN__SHIFT 0x0
#define D3F1_COMMAND__MEM_ACCESS_EN_MASK 0x2
#define D3F1_COMMAND__MEM_ACCESS_EN__SHIFT 0x1
#define D3F1_COMMAND__BUS_MASTER_EN_MASK 0x4
#define D3F1_COMMAND__BUS_MASTER_EN__SHIFT 0x2
#define D3F1_COMMAND__SPECIAL_CYCLE_EN_MASK 0x8
#define D3F1_COMMAND__SPECIAL_CYCLE_EN__SHIFT 0x3
#define D3F1_COMMAND__MEM_WRITE_INVALIDATE_EN_MASK 0x10
#define D3F1_COMMAND__MEM_WRITE_INVALIDATE_EN__SHIFT 0x4
#define D3F1_COMMAND__PAL_SNOOP_EN_MASK 0x20
#define D3F1_COMMAND__PAL_SNOOP_EN__SHIFT 0x5
#define D3F1_COMMAND__PARITY_ERROR_RESPONSE_MASK 0x40
#define D3F1_COMMAND__PARITY_ERROR_RESPONSE__SHIFT 0x6
#define D3F1_COMMAND__AD_STEPPING_MASK 0x80
#define D3F1_COMMAND__AD_STEPPING__SHIFT 0x7
#define D3F1_COMMAND__SERR_EN_MASK 0x100
#define D3F1_COMMAND__SERR_EN__SHIFT 0x8
#define D3F1_COMMAND__FAST_B2B_EN_MASK 0x200
#define D3F1_COMMAND__FAST_B2B_EN__SHIFT 0x9
#define D3F1_COMMAND__INT_DIS_MASK 0x400
#define D3F1_COMMAND__INT_DIS__SHIFT 0xa
#define D3F1_STATUS__INT_STATUS_MASK 0x80000
#define D3F1_STATUS__INT_STATUS__SHIFT 0x13
#define D3F1_STATUS__CAP_LIST_MASK 0x100000
#define D3F1_STATUS__CAP_LIST__SHIFT 0x14
#define D3F1_STATUS__PCI_66_EN_MASK 0x200000
#define D3F1_STATUS__PCI_66_EN__SHIFT 0x15
#define D3F1_STATUS__FAST_BACK_CAPABLE_MASK 0x800000
#define D3F1_STATUS__FAST_BACK_CAPABLE__SHIFT 0x17
#define D3F1_STATUS__MASTER_DATA_PARITY_ERROR_MASK 0x1000000
#define D3F1_STATUS__MASTER_DATA_PARITY_ERROR__SHIFT 0x18
#define D3F1_STATUS__DEVSEL_TIMING_MASK 0x6000000
#define D3F1_STATUS__DEVSEL_TIMING__SHIFT 0x19
#define D3F1_STATUS__SIGNAL_TARGET_ABORT_MASK 0x8000000
#define D3F1_STATUS__SIGNAL_TARGET_ABORT__SHIFT 0x1b
#define D3F1_STATUS__RECEIVED_TARGET_ABORT_MASK 0x10000000
#define D3F1_STATUS__RECEIVED_TARGET_ABORT__SHIFT 0x1c
#define D3F1_STATUS__RECEIVED_MASTER_ABORT_MASK 0x20000000
#define D3F1_STATUS__RECEIVED_MASTER_ABORT__SHIFT 0x1d
#define D3F1_STATUS__SIGNALED_SYSTEM_ERROR_MASK 0x40000000
#define D3F1_STATUS__SIGNALED_SYSTEM_ERROR__SHIFT 0x1e
#define D3F1_STATUS__PARITY_ERROR_DETECTED_MASK 0x80000000
#define D3F1_STATUS__PARITY_ERROR_DETECTED__SHIFT 0x1f
#define D3F1_REVISION_ID__MINOR_REV_ID_MASK 0xf
#define D3F1_REVISION_ID__MINOR_REV_ID__SHIFT 0x0
#define D3F1_REVISION_ID__MAJOR_REV_ID_MASK 0xf0
#define D3F1_REVISION_ID__MAJOR_REV_ID__SHIFT 0x4
#define D3F1_PROG_INTERFACE__PROG_INTERFACE_MASK 0xff00
#define D3F1_PROG_INTERFACE__PROG_INTERFACE__SHIFT 0x8
#define D3F1_SUB_CLASS__SUB_CLASS_MASK 0xff0000
#define D3F1_SUB_CLASS__SUB_CLASS__SHIFT 0x10
#define D3F1_BASE_CLASS__BASE_CLASS_MASK 0xff000000
#define D3F1_BASE_CLASS__BASE_CLASS__SHIFT 0x18
#define D3F1_CACHE_LINE__CACHE_LINE_SIZE_MASK 0xff
#define D3F1_CACHE_LINE__CACHE_LINE_SIZE__SHIFT 0x0
#define D3F1_LATENCY__LATENCY_TIMER_MASK 0xff00
#define D3F1_LATENCY__LATENCY_TIMER__SHIFT 0x8
#define D3F1_HEADER__HEADER_TYPE_MASK 0x7f0000
#define D3F1_HEADER__HEADER_TYPE__SHIFT 0x10
#define D3F1_HEADER__DEVICE_TYPE_MASK 0x800000
#define D3F1_HEADER__DEVICE_TYPE__SHIFT 0x17
#define D3F1_BIST__BIST_COMP_MASK 0xf000000
#define D3F1_BIST__BIST_COMP__SHIFT 0x18
#define D3F1_BIST__BIST_STRT_MASK 0x40000000
#define D3F1_BIST__BIST_STRT__SHIFT 0x1e
#define D3F1_BIST__BIST_CAP_MASK 0x80000000
#define D3F1_BIST__BIST_CAP__SHIFT 0x1f
#define D3F1_SUB_BUS_NUMBER_LATENCY__PRIMARY_BUS_MASK 0xff
#define D3F1_SUB_BUS_NUMBER_LATENCY__PRIMARY_BUS__SHIFT 0x0
#define D3F1_SUB_BUS_NUMBER_LATENCY__SECONDARY_BUS_MASK 0xff00
#define D3F1_SUB_BUS_NUMBER_LATENCY__SECONDARY_BUS__SHIFT 0x8
#define D3F1_SUB_BUS_NUMBER_LATENCY__SUB_BUS_NUM_MASK 0xff0000
#define D3F1_SUB_BUS_NUMBER_LATENCY__SUB_BUS_NUM__SHIFT 0x10
#define D3F1_SUB_BUS_NUMBER_LATENCY__SECONDARY_LATENCY_TIMER_MASK 0xff000000
#define D3F1_SUB_BUS_NUMBER_LATENCY__SECONDARY_LATENCY_TIMER__SHIFT 0x18
#define D3F1_IO_BASE_LIMIT__IO_BASE_TYPE_MASK 0xf
#define D3F1_IO_BASE_LIMIT__IO_BASE_TYPE__SHIFT 0x0
#define D3F1_IO_BASE_LIMIT__IO_BASE_MASK 0xf0
#define D3F1_IO_BASE_LIMIT__IO_BASE__SHIFT 0x4
#define D3F1_IO_BASE_LIMIT__IO_LIMIT_TYPE_MASK 0xf00
#define D3F1_IO_BASE_LIMIT__IO_LIMIT_TYPE__SHIFT 0x8
#define D3F1_IO_BASE_LIMIT__IO_LIMIT_MASK 0xf000
#define D3F1_IO_BASE_LIMIT__IO_LIMIT__SHIFT 0xc
#define D3F1_SECONDARY_STATUS__CAP_LIST_MASK 0x100000
#define D3F1_SECONDARY_STATUS__CAP_LIST__SHIFT 0x14
#define D3F1_SECONDARY_STATUS__PCI_66_EN_MASK 0x200000
#define D3F1_SECONDARY_STATUS__PCI_66_EN__SHIFT 0x15
#define D3F1_SECONDARY_STATUS__FAST_BACK_CAPABLE_MASK 0x800000
#define D3F1_SECONDARY_STATUS__FAST_BACK_CAPABLE__SHIFT 0x17
#define D3F1_SECONDARY_STATUS__MASTER_DATA_PARITY_ERROR_MASK 0x1000000
#define D3F1_SECONDARY_STATUS__MASTER_DATA_PARITY_ERROR__SHIFT 0x18
#define D3F1_SECONDARY_STATUS__DEVSEL_TIMING_MASK 0x6000000
#define D3F1_SECONDARY_STATUS__DEVSEL_TIMING__SHIFT 0x19
#define D3F1_SECONDARY_STATUS__SIGNAL_TARGET_ABORT_MASK 0x8000000
#define D3F1_SECONDARY_STATUS__SIGNAL_TARGET_ABORT__SHIFT 0x1b
#define D3F1_SECONDARY_STATUS__RECEIVED_TARGET_ABORT_MASK 0x10000000
#define D3F1_SECONDARY_STATUS__RECEIVED_TARGET_ABORT__SHIFT 0x1c
#define D3F1_SECONDARY_STATUS__RECEIVED_MASTER_ABORT_MASK 0x20000000
#define D3F1_SECONDARY_STATUS__RECEIVED_MASTER_ABORT__SHIFT 0x1d
#define D3F1_SECONDARY_STATUS__RECEIVED_SYSTEM_ERROR_MASK 0x40000000
#define D3F1_SECONDARY_STATUS__RECEIVED_SYSTEM_ERROR__SHIFT 0x1e
#define D3F1_SECONDARY_STATUS__PARITY_ERROR_DETECTED_MASK 0x80000000
#define D3F1_SECONDARY_STATUS__PARITY_ERROR_DETECTED__SHIFT 0x1f
#define D3F1_MEM_BASE_LIMIT__MEM_BASE_TYPE_MASK 0xf
#define D3F1_MEM_BASE_LIMIT__MEM_BASE_TYPE__SHIFT 0x0
#define D3F1_MEM_BASE_LIMIT__MEM_BASE_31_20_MASK 0xfff0
#define D3F1_MEM_BASE_LIMIT__MEM_BASE_31_20__SHIFT 0x4
#define D3F1_MEM_BASE_LIMIT__MEM_LIMIT_TYPE_MASK 0xf0000
#define D3F1_MEM_BASE_LIMIT__MEM_LIMIT_TYPE__SHIFT 0x10
#define D3F1_MEM_BASE_LIMIT__MEM_LIMIT_31_20_MASK 0xfff00000
#define D3F1_MEM_BASE_LIMIT__MEM_LIMIT_31_20__SHIFT 0x14
#define D3F1_PREF_BASE_LIMIT__PREF_MEM_BASE_TYPE_MASK 0xf
#define D3F1_PREF_BASE_LIMIT__PREF_MEM_BASE_TYPE__SHIFT 0x0
#define D3F1_PREF_BASE_LIMIT__PREF_MEM_BASE_31_20_MASK 0xfff0
#define D3F1_PREF_BASE_LIMIT__PREF_MEM_BASE_31_20__SHIFT 0x4
#define D3F1_PREF_BASE_LIMIT__PREF_MEM_LIMIT_TYPE_MASK 0xf0000
#define D3F1_PREF_BASE_LIMIT__PREF_MEM_LIMIT_TYPE__SHIFT 0x10
#define D3F1_PREF_BASE_LIMIT__PREF_MEM_LIMIT_31_20_MASK 0xfff00000
#define D3F1_PREF_BASE_LIMIT__PREF_MEM_LIMIT_31_20__SHIFT 0x14
#define D3F1_PREF_BASE_UPPER__PREF_BASE_UPPER_MASK 0xffffffff
#define D3F1_PREF_BASE_UPPER__PREF_BASE_UPPER__SHIFT 0x0
#define D3F1_PREF_LIMIT_UPPER__PREF_LIMIT_UPPER_MASK 0xffffffff
#define D3F1_PREF_LIMIT_UPPER__PREF_LIMIT_UPPER__SHIFT 0x0
#define D3F1_IO_BASE_LIMIT_HI__IO_BASE_31_16_MASK 0xffff
#define D3F1_IO_BASE_LIMIT_HI__IO_BASE_31_16__SHIFT 0x0
#define D3F1_IO_BASE_LIMIT_HI__IO_LIMIT_31_16_MASK 0xffff0000
#define D3F1_IO_BASE_LIMIT_HI__IO_LIMIT_31_16__SHIFT 0x10
#define D3F1_IRQ_BRIDGE_CNTL__PARITY_RESPONSE_EN_MASK 0x10000
#define D3F1_IRQ_BRIDGE_CNTL__PARITY_RESPONSE_EN__SHIFT 0x10
#define D3F1_IRQ_BRIDGE_CNTL__SERR_EN_MASK 0x20000
#define D3F1_IRQ_BRIDGE_CNTL__SERR_EN__SHIFT 0x11
#define D3F1_IRQ_BRIDGE_CNTL__ISA_EN_MASK 0x40000
#define D3F1_IRQ_BRIDGE_CNTL__ISA_EN__SHIFT 0x12
#define D3F1_IRQ_BRIDGE_CNTL__VGA_EN_MASK 0x80000
#define D3F1_IRQ_BRIDGE_CNTL__VGA_EN__SHIFT 0x13
#define D3F1_IRQ_BRIDGE_CNTL__VGA_DEC_MASK 0x100000
#define D3F1_IRQ_BRIDGE_CNTL__VGA_DEC__SHIFT 0x14
#define D3F1_IRQ_BRIDGE_CNTL__MASTER_ABORT_MODE_MASK 0x200000
#define D3F1_IRQ_BRIDGE_CNTL__MASTER_ABORT_MODE__SHIFT 0x15
#define D3F1_IRQ_BRIDGE_CNTL__SECONDARY_BUS_RESET_MASK 0x400000
#define D3F1_IRQ_BRIDGE_CNTL__SECONDARY_BUS_RESET__SHIFT 0x16
#define D3F1_IRQ_BRIDGE_CNTL__FAST_B2B_EN_MASK 0x800000
#define D3F1_IRQ_BRIDGE_CNTL__FAST_B2B_EN__SHIFT 0x17
#define D3F1_CAP_PTR__CAP_PTR_MASK 0xff
#define D3F1_CAP_PTR__CAP_PTR__SHIFT 0x0
#define D3F1_INTERRUPT_LINE__INTERRUPT_LINE_MASK 0xff
#define D3F1_INTERRUPT_LINE__INTERRUPT_LINE__SHIFT 0x0
#define D3F1_INTERRUPT_PIN__INTERRUPT_PIN_MASK 0xff00
#define D3F1_INTERRUPT_PIN__INTERRUPT_PIN__SHIFT 0x8
#define D3F1_EXT_BRIDGE_CNTL__IO_PORT_80_EN_MASK 0x1
#define D3F1_EXT_BRIDGE_CNTL__IO_PORT_80_EN__SHIFT 0x0
#define D3F1_PMI_CAP_LIST__CAP_ID_MASK 0xff
#define D3F1_PMI_CAP_LIST__CAP_ID__SHIFT 0x0
#define D3F1_PMI_CAP_LIST__NEXT_PTR_MASK 0xff00
#define D3F1_PMI_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define D3F1_PMI_CAP__VERSION_MASK 0x70000
#define D3F1_PMI_CAP__VERSION__SHIFT 0x10
#define D3F1_PMI_CAP__PME_CLOCK_MASK 0x80000
#define D3F1_PMI_CAP__PME_CLOCK__SHIFT 0x13
#define D3F1_PMI_CAP__DEV_SPECIFIC_INIT_MASK 0x200000
#define D3F1_PMI_CAP__DEV_SPECIFIC_INIT__SHIFT 0x15
#define D3F1_PMI_CAP__AUX_CURRENT_MASK 0x1c00000
#define D3F1_PMI_CAP__AUX_CURRENT__SHIFT 0x16
#define D3F1_PMI_CAP__D1_SUPPORT_MASK 0x2000000
#define D3F1_PMI_CAP__D1_SUPPORT__SHIFT 0x19
#define D3F1_PMI_CAP__D2_SUPPORT_MASK 0x4000000
#define D3F1_PMI_CAP__D2_SUPPORT__SHIFT 0x1a
#define D3F1_PMI_CAP__PME_SUPPORT_MASK 0xf8000000
#define D3F1_PMI_CAP__PME_SUPPORT__SHIFT 0x1b
#define D3F1_PMI_STATUS_CNTL__POWER_STATE_MASK 0x3
#define D3F1_PMI_STATUS_CNTL__POWER_STATE__SHIFT 0x0
#define D3F1_PMI_STATUS_CNTL__NO_SOFT_RESET_MASK 0x8
#define D3F1_PMI_STATUS_CNTL__NO_SOFT_RESET__SHIFT 0x3
#define D3F1_PMI_STATUS_CNTL__PME_EN_MASK 0x100
#define D3F1_PMI_STATUS_CNTL__PME_EN__SHIFT 0x8
#define D3F1_PMI_STATUS_CNTL__DATA_SELECT_MASK 0x1e00
#define D3F1_PMI_STATUS_CNTL__DATA_SELECT__SHIFT 0x9
#define D3F1_PMI_STATUS_CNTL__DATA_SCALE_MASK 0x6000
#define D3F1_PMI_STATUS_CNTL__DATA_SCALE__SHIFT 0xd
#define D3F1_PMI_STATUS_CNTL__PME_STATUS_MASK 0x8000
#define D3F1_PMI_STATUS_CNTL__PME_STATUS__SHIFT 0xf
#define D3F1_PMI_STATUS_CNTL__B2_B3_SUPPORT_MASK 0x400000
#define D3F1_PMI_STATUS_CNTL__B2_B3_SUPPORT__SHIFT 0x16
#define D3F1_PMI_STATUS_CNTL__BUS_PWR_EN_MASK 0x800000
#define D3F1_PMI_STATUS_CNTL__BUS_PWR_EN__SHIFT 0x17
#define D3F1_PMI_STATUS_CNTL__PMI_DATA_MASK 0xff000000
#define D3F1_PMI_STATUS_CNTL__PMI_DATA__SHIFT 0x18
#define D3F1_PCIE_CAP_LIST__CAP_ID_MASK 0xff
#define D3F1_PCIE_CAP_LIST__CAP_ID__SHIFT 0x0
#define D3F1_PCIE_CAP_LIST__NEXT_PTR_MASK 0xff00
#define D3F1_PCIE_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define D3F1_PCIE_CAP__VERSION_MASK 0xf0000
#define D3F1_PCIE_CAP__VERSION__SHIFT 0x10
#define D3F1_PCIE_CAP__DEVICE_TYPE_MASK 0xf00000
#define D3F1_PCIE_CAP__DEVICE_TYPE__SHIFT 0x14
#define D3F1_PCIE_CAP__SLOT_IMPLEMENTED_MASK 0x1000000
#define D3F1_PCIE_CAP__SLOT_IMPLEMENTED__SHIFT 0x18
#define D3F1_PCIE_CAP__INT_MESSAGE_NUM_MASK 0x3e000000
#define D3F1_PCIE_CAP__INT_MESSAGE_NUM__SHIFT 0x19
#define D3F1_DEVICE_CAP__MAX_PAYLOAD_SUPPORT_MASK 0x7
#define D3F1_DEVICE_CAP__MAX_PAYLOAD_SUPPORT__SHIFT 0x0
#define D3F1_DEVICE_CAP__PHANTOM_FUNC_MASK 0x18
#define D3F1_DEVICE_CAP__PHANTOM_FUNC__SHIFT 0x3
#define D3F1_DEVICE_CAP__EXTENDED_TAG_MASK 0x20
#define D3F1_DEVICE_CAP__EXTENDED_TAG__SHIFT 0x5
#define D3F1_DEVICE_CAP__L0S_ACCEPTABLE_LATENCY_MASK 0x1c0
#define D3F1_DEVICE_CAP__L0S_ACCEPTABLE_LATENCY__SHIFT 0x6
#define D3F1_DEVICE_CAP__L1_ACCEPTABLE_LATENCY_MASK 0xe00
#define D3F1_DEVICE_CAP__L1_ACCEPTABLE_LATENCY__SHIFT 0x9
#define D3F1_DEVICE_CAP__ROLE_BASED_ERR_REPORTING_MASK 0x8000
#define D3F1_DEVICE_CAP__ROLE_BASED_ERR_REPORTING__SHIFT 0xf
#define D3F1_DEVICE_CAP__CAPTURED_SLOT_POWER_LIMIT_MASK 0x3fc0000
#define D3F1_DEVICE_CAP__CAPTURED_SLOT_POWER_LIMIT__SHIFT 0x12
#define D3F1_DEVICE_CAP__CAPTURED_SLOT_POWER_SCALE_MASK 0xc000000
#define D3F1_DEVICE_CAP__CAPTURED_SLOT_POWER_SCALE__SHIFT 0x1a
#define D3F1_DEVICE_CAP__FLR_CAPABLE_MASK 0x10000000
#define D3F1_DEVICE_CAP__FLR_CAPABLE__SHIFT 0x1c
#define D3F1_DEVICE_CNTL__CORR_ERR_EN_MASK 0x1
#define D3F1_DEVICE_CNTL__CORR_ERR_EN__SHIFT 0x0
#define D3F1_DEVICE_CNTL__NON_FATAL_ERR_EN_MASK 0x2
#define D3F1_DEVICE_CNTL__NON_FATAL_ERR_EN__SHIFT 0x1
#define D3F1_DEVICE_CNTL__FATAL_ERR_EN_MASK 0x4
#define D3F1_DEVICE_CNTL__FATAL_ERR_EN__SHIFT 0x2
#define D3F1_DEVICE_CNTL__USR_REPORT_EN_MASK 0x8
#define D3F1_DEVICE_CNTL__USR_REPORT_EN__SHIFT 0x3
#define D3F1_DEVICE_CNTL__RELAXED_ORD_EN_MASK 0x10
#define D3F1_DEVICE_CNTL__RELAXED_ORD_EN__SHIFT 0x4
#define D3F1_DEVICE_CNTL__MAX_PAYLOAD_SIZE_MASK 0xe0
#define D3F1_DEVICE_CNTL__MAX_PAYLOAD_SIZE__SHIFT 0x5
#define D3F1_DEVICE_CNTL__EXTENDED_TAG_EN_MASK 0x100
#define D3F1_DEVICE_CNTL__EXTENDED_TAG_EN__SHIFT 0x8
#define D3F1_DEVICE_CNTL__PHANTOM_FUNC_EN_MASK 0x200
#define D3F1_DEVICE_CNTL__PHANTOM_FUNC_EN__SHIFT 0x9
#define D3F1_DEVICE_CNTL__AUX_POWER_PM_EN_MASK 0x400
#define D3F1_DEVICE_CNTL__AUX_POWER_PM_EN__SHIFT 0xa
#define D3F1_DEVICE_CNTL__NO_SNOOP_EN_MASK 0x800
#define D3F1_DEVICE_CNTL__NO_SNOOP_EN__SHIFT 0xb
#define D3F1_DEVICE_CNTL__MAX_READ_REQUEST_SIZE_MASK 0x7000
#define D3F1_DEVICE_CNTL__MAX_READ_REQUEST_SIZE__SHIFT 0xc
#define D3F1_DEVICE_CNTL__BRIDGE_CFG_RETRY_EN_MASK 0x8000
#define D3F1_DEVICE_CNTL__BRIDGE_CFG_RETRY_EN__SHIFT 0xf
#define D3F1_DEVICE_STATUS__CORR_ERR_MASK 0x10000
#define D3F1_DEVICE_STATUS__CORR_ERR__SHIFT 0x10
#define D3F1_DEVICE_STATUS__NON_FATAL_ERR_MASK 0x20000
#define D3F1_DEVICE_STATUS__NON_FATAL_ERR__SHIFT 0x11
#define D3F1_DEVICE_STATUS__FATAL_ERR_MASK 0x40000
#define D3F1_DEVICE_STATUS__FATAL_ERR__SHIFT 0x12
#define D3F1_DEVICE_STATUS__USR_DETECTED_MASK 0x80000
#define D3F1_DEVICE_STATUS__USR_DETECTED__SHIFT 0x13
#define D3F1_DEVICE_STATUS__AUX_PWR_MASK 0x100000
#define D3F1_DEVICE_STATUS__AUX_PWR__SHIFT 0x14
#define D3F1_DEVICE_STATUS__TRANSACTIONS_PEND_MASK 0x200000
#define D3F1_DEVICE_STATUS__TRANSACTIONS_PEND__SHIFT 0x15
#define D3F1_LINK_CAP__LINK_SPEED_MASK 0xf
#define D3F1_LINK_CAP__LINK_SPEED__SHIFT 0x0
#define D3F1_LINK_CAP__LINK_WIDTH_MASK 0x3f0
#define D3F1_LINK_CAP__LINK_WIDTH__SHIFT 0x4
#define D3F1_LINK_CAP__PM_SUPPORT_MASK 0xc00
#define D3F1_LINK_CAP__PM_SUPPORT__SHIFT 0xa
#define D3F1_LINK_CAP__L0S_EXIT_LATENCY_MASK 0x7000
#define D3F1_LINK_CAP__L0S_EXIT_LATENCY__SHIFT 0xc
#define D3F1_LINK_CAP__L1_EXIT_LATENCY_MASK 0x38000
#define D3F1_LINK_CAP__L1_EXIT_LATENCY__SHIFT 0xf
#define D3F1_LINK_CAP__CLOCK_POWER_MANAGEMENT_MASK 0x40000
#define D3F1_LINK_CAP__CLOCK_POWER_MANAGEMENT__SHIFT 0x12
#define D3F1_LINK_CAP__SURPRISE_DOWN_ERR_REPORTING_MASK 0x80000
#define D3F1_LINK_CAP__SURPRISE_DOWN_ERR_REPORTING__SHIFT 0x13
#define D3F1_LINK_CAP__DL_ACTIVE_REPORTING_CAPABLE_MASK 0x100000
#define D3F1_LINK_CAP__DL_ACTIVE_REPORTING_CAPABLE__SHIFT 0x14
#define D3F1_LINK_CAP__LINK_BW_NOTIFICATION_CAP_MASK 0x200000
#define D3F1_LINK_CAP__LINK_BW_NOTIFICATION_CAP__SHIFT 0x15
#define D3F1_LINK_CAP__ASPM_OPTIONALITY_COMPLIANCE_MASK 0x400000
#define D3F1_LINK_CAP__ASPM_OPTIONALITY_COMPLIANCE__SHIFT 0x16
#define D3F1_LINK_CAP__PORT_NUMBER_MASK 0xff000000
#define D3F1_LINK_CAP__PORT_NUMBER__SHIFT 0x18
#define D3F1_LINK_CNTL__PM_CONTROL_MASK 0x3
#define D3F1_LINK_CNTL__PM_CONTROL__SHIFT 0x0
#define D3F1_LINK_CNTL__READ_CPL_BOUNDARY_MASK 0x8
#define D3F1_LINK_CNTL__READ_CPL_BOUNDARY__SHIFT 0x3
#define D3F1_LINK_CNTL__LINK_DIS_MASK 0x10
#define D3F1_LINK_CNTL__LINK_DIS__SHIFT 0x4
#define D3F1_LINK_CNTL__RETRAIN_LINK_MASK 0x20
#define D3F1_LINK_CNTL__RETRAIN_LINK__SHIFT 0x5
#define D3F1_LINK_CNTL__COMMON_CLOCK_CFG_MASK 0x40
#define D3F1_LINK_CNTL__COMMON_CLOCK_CFG__SHIFT 0x6
#define D3F1_LINK_CNTL__EXTENDED_SYNC_MASK 0x80
#define D3F1_LINK_CNTL__EXTENDED_SYNC__SHIFT 0x7
#define D3F1_LINK_CNTL__CLOCK_POWER_MANAGEMENT_EN_MASK 0x100
#define D3F1_LINK_CNTL__CLOCK_POWER_MANAGEMENT_EN__SHIFT 0x8
#define D3F1_LINK_CNTL__HW_AUTONOMOUS_WIDTH_DISABLE_MASK 0x200
#define D3F1_LINK_CNTL__HW_AUTONOMOUS_WIDTH_DISABLE__SHIFT 0x9
#define D3F1_LINK_CNTL__LINK_BW_MANAGEMENT_INT_EN_MASK 0x400
#define D3F1_LINK_CNTL__LINK_BW_MANAGEMENT_INT_EN__SHIFT 0xa
#define D3F1_LINK_CNTL__LINK_AUTONOMOUS_BW_INT_EN_MASK 0x800
#define D3F1_LINK_CNTL__LINK_AUTONOMOUS_BW_INT_EN__SHIFT 0xb
#define D3F1_LINK_STATUS__CURRENT_LINK_SPEED_MASK 0xf0000
#define D3F1_LINK_STATUS__CURRENT_LINK_SPEED__SHIFT 0x10
#define D3F1_LINK_STATUS__NEGOTIATED_LINK_WIDTH_MASK 0x3f00000
#define D3F1_LINK_STATUS__NEGOTIATED_LINK_WIDTH__SHIFT 0x14
#define D3F1_LINK_STATUS__LINK_TRAINING_MASK 0x8000000
#define D3F1_LINK_STATUS__LINK_TRAINING__SHIFT 0x1b
#define D3F1_LINK_STATUS__SLOT_CLOCK_CFG_MASK 0x10000000
#define D3F1_LINK_STATUS__SLOT_CLOCK_CFG__SHIFT 0x1c
#define D3F1_LINK_STATUS__DL_ACTIVE_MASK 0x20000000
#define D3F1_LINK_STATUS__DL_ACTIVE__SHIFT 0x1d
#define D3F1_LINK_STATUS__LINK_BW_MANAGEMENT_STATUS_MASK 0x40000000
#define D3F1_LINK_STATUS__LINK_BW_MANAGEMENT_STATUS__SHIFT 0x1e
#define D3F1_LINK_STATUS__LINK_AUTONOMOUS_BW_STATUS_MASK 0x80000000
#define D3F1_LINK_STATUS__LINK_AUTONOMOUS_BW_STATUS__SHIFT 0x1f
#define D3F1_SLOT_CAP__ATTN_BUTTON_PRESENT_MASK 0x1
#define D3F1_SLOT_CAP__ATTN_BUTTON_PRESENT__SHIFT 0x0
#define D3F1_SLOT_CAP__PWR_CONTROLLER_PRESENT_MASK 0x2
#define D3F1_SLOT_CAP__PWR_CONTROLLER_PRESENT__SHIFT 0x1
#define D3F1_SLOT_CAP__MRL_SENSOR_PRESENT_MASK 0x4
#define D3F1_SLOT_CAP__MRL_SENSOR_PRESENT__SHIFT 0x2
#define D3F1_SLOT_CAP__ATTN_INDICATOR_PRESENT_MASK 0x8
#define D3F1_SLOT_CAP__ATTN_INDICATOR_PRESENT__SHIFT 0x3
#define D3F1_SLOT_CAP__PWR_INDICATOR_PRESENT_MASK 0x10
#define D3F1_SLOT_CAP__PWR_INDICATOR_PRESENT__SHIFT 0x4
#define D3F1_SLOT_CAP__HOTPLUG_SURPRISE_MASK 0x20
#define D3F1_SLOT_CAP__HOTPLUG_SURPRISE__SHIFT 0x5
#define D3F1_SLOT_CAP__HOTPLUG_CAPABLE_MASK 0x40
#define D3F1_SLOT_CAP__HOTPLUG_CAPABLE__SHIFT 0x6
#define D3F1_SLOT_CAP__SLOT_PWR_LIMIT_VALUE_MASK 0x7f80
#define D3F1_SLOT_CAP__SLOT_PWR_LIMIT_VALUE__SHIFT 0x7
#define D3F1_SLOT_CAP__SLOT_PWR_LIMIT_SCALE_MASK 0x18000
#define D3F1_SLOT_CAP__SLOT_PWR_LIMIT_SCALE__SHIFT 0xf
#define D3F1_SLOT_CAP__ELECTROMECH_INTERLOCK_PRESENT_MASK 0x20000
#define D3F1_SLOT_CAP__ELECTROMECH_INTERLOCK_PRESENT__SHIFT 0x11
#define D3F1_SLOT_CAP__NO_COMMAND_COMPLETED_SUPPORTED_MASK 0x40000
#define D3F1_SLOT_CAP__NO_COMMAND_COMPLETED_SUPPORTED__SHIFT 0x12
#define D3F1_SLOT_CAP__PHYSICAL_SLOT_NUM_MASK 0xfff80000
#define D3F1_SLOT_CAP__PHYSICAL_SLOT_NUM__SHIFT 0x13
#define D3F1_SLOT_CNTL__ATTN_BUTTON_PRESSED_EN_MASK 0x1
#define D3F1_SLOT_CNTL__ATTN_BUTTON_PRESSED_EN__SHIFT 0x0
#define D3F1_SLOT_CNTL__PWR_FAULT_DETECTED_EN_MASK 0x2
#define D3F1_SLOT_CNTL__PWR_FAULT_DETECTED_EN__SHIFT 0x1
#define D3F1_SLOT_CNTL__MRL_SENSOR_CHANGED_EN_MASK 0x4
#define D3F1_SLOT_CNTL__MRL_SENSOR_CHANGED_EN__SHIFT 0x2
#define D3F1_SLOT_CNTL__PRESENCE_DETECT_CHANGED_EN_MASK 0x8
#define D3F1_SLOT_CNTL__PRESENCE_DETECT_CHANGED_EN__SHIFT 0x3
#define D3F1_SLOT_CNTL__COMMAND_COMPLETED_INTR_EN_MASK 0x10
#define D3F1_SLOT_CNTL__COMMAND_COMPLETED_INTR_EN__SHIFT 0x4
#define D3F1_SLOT_CNTL__HOTPLUG_INTR_EN_MASK 0x20
#define D3F1_SLOT_CNTL__HOTPLUG_INTR_EN__SHIFT 0x5
#define D3F1_SLOT_CNTL__ATTN_INDICATOR_CNTL_MASK 0xc0
#define D3F1_SLOT_CNTL__ATTN_INDICATOR_CNTL__SHIFT 0x6
#define D3F1_SLOT_CNTL__PWR_INDICATOR_CNTL_MASK 0x300
#define D3F1_SLOT_CNTL__PWR_INDICATOR_CNTL__SHIFT 0x8
#define D3F1_SLOT_CNTL__PWR_CONTROLLER_CNTL_MASK 0x400
#define D3F1_SLOT_CNTL__PWR_CONTROLLER_CNTL__SHIFT 0xa
#define D3F1_SLOT_CNTL__ELECTROMECH_INTERLOCK_CNTL_MASK 0x800
#define D3F1_SLOT_CNTL__ELECTROMECH_INTERLOCK_CNTL__SHIFT 0xb
#define D3F1_SLOT_CNTL__DL_STATE_CHANGED_EN_MASK 0x1000
#define D3F1_SLOT_CNTL__DL_STATE_CHANGED_EN__SHIFT 0xc
#define D3F1_SLOT_STATUS__ATTN_BUTTON_PRESSED_MASK 0x10000
#define D3F1_SLOT_STATUS__ATTN_BUTTON_PRESSED__SHIFT 0x10
#define D3F1_SLOT_STATUS__PWR_FAULT_DETECTED_MASK 0x20000
#define D3F1_SLOT_STATUS__PWR_FAULT_DETECTED__SHIFT 0x11
#define D3F1_SLOT_STATUS__MRL_SENSOR_CHANGED_MASK 0x40000
#define D3F1_SLOT_STATUS__MRL_SENSOR_CHANGED__SHIFT 0x12
#define D3F1_SLOT_STATUS__PRESENCE_DETECT_CHANGED_MASK 0x80000
#define D3F1_SLOT_STATUS__PRESENCE_DETECT_CHANGED__SHIFT 0x13
#define D3F1_SLOT_STATUS__COMMAND_COMPLETED_MASK 0x100000
#define D3F1_SLOT_STATUS__COMMAND_COMPLETED__SHIFT 0x14
#define D3F1_SLOT_STATUS__MRL_SENSOR_STATE_MASK 0x200000
#define D3F1_SLOT_STATUS__MRL_SENSOR_STATE__SHIFT 0x15
#define D3F1_SLOT_STATUS__PRESENCE_DETECT_STATE_MASK 0x400000
#define D3F1_SLOT_STATUS__PRESENCE_DETECT_STATE__SHIFT 0x16
#define D3F1_SLOT_STATUS__ELECTROMECH_INTERLOCK_STATUS_MASK 0x800000
#define D3F1_SLOT_STATUS__ELECTROMECH_INTERLOCK_STATUS__SHIFT 0x17
#define D3F1_SLOT_STATUS__DL_STATE_CHANGED_MASK 0x1000000
#define D3F1_SLOT_STATUS__DL_STATE_CHANGED__SHIFT 0x18
#define D3F1_ROOT_CNTL__SERR_ON_CORR_ERR_EN_MASK 0x1
#define D3F1_ROOT_CNTL__SERR_ON_CORR_ERR_EN__SHIFT 0x0
#define D3F1_ROOT_CNTL__SERR_ON_NONFATAL_ERR_EN_MASK 0x2
#define D3F1_ROOT_CNTL__SERR_ON_NONFATAL_ERR_EN__SHIFT 0x1
#define D3F1_ROOT_CNTL__SERR_ON_FATAL_ERR_EN_MASK 0x4
#define D3F1_ROOT_CNTL__SERR_ON_FATAL_ERR_EN__SHIFT 0x2
#define D3F1_ROOT_CNTL__PM_INTERRUPT_EN_MASK 0x8
#define D3F1_ROOT_CNTL__PM_INTERRUPT_EN__SHIFT 0x3
#define D3F1_ROOT_CNTL__CRS_SOFTWARE_VISIBILITY_EN_MASK 0x10
#define D3F1_ROOT_CNTL__CRS_SOFTWARE_VISIBILITY_EN__SHIFT 0x4
#define D3F1_ROOT_CAP__CRS_SOFTWARE_VISIBILITY_MASK 0x10000
#define D3F1_ROOT_CAP__CRS_SOFTWARE_VISIBILITY__SHIFT 0x10
#define D3F1_ROOT_STATUS__PME_REQUESTOR_ID_MASK 0xffff
#define D3F1_ROOT_STATUS__PME_REQUESTOR_ID__SHIFT 0x0
#define D3F1_ROOT_STATUS__PME_STATUS_MASK 0x10000
#define D3F1_ROOT_STATUS__PME_STATUS__SHIFT 0x10
#define D3F1_ROOT_STATUS__PME_PENDING_MASK 0x20000
#define D3F1_ROOT_STATUS__PME_PENDING__SHIFT 0x11
#define D3F1_DEVICE_CAP2__CPL_TIMEOUT_RANGE_SUPPORTED_MASK 0xf
#define D3F1_DEVICE_CAP2__CPL_TIMEOUT_RANGE_SUPPORTED__SHIFT 0x0
#define D3F1_DEVICE_CAP2__CPL_TIMEOUT_DIS_SUPPORTED_MASK 0x10
#define D3F1_DEVICE_CAP2__CPL_TIMEOUT_DIS_SUPPORTED__SHIFT 0x4
#define D3F1_DEVICE_CAP2__ARI_FORWARDING_SUPPORTED_MASK 0x20
#define D3F1_DEVICE_CAP2__ARI_FORWARDING_SUPPORTED__SHIFT 0x5
#define D3F1_DEVICE_CAP2__ATOMICOP_ROUTING_SUPPORTED_MASK 0x40
#define D3F1_DEVICE_CAP2__ATOMICOP_ROUTING_SUPPORTED__SHIFT 0x6
#define D3F1_DEVICE_CAP2__ATOMICOP_32CMPLT_SUPPORTED_MASK 0x80
#define D3F1_DEVICE_CAP2__ATOMICOP_32CMPLT_SUPPORTED__SHIFT 0x7
#define D3F1_DEVICE_CAP2__ATOMICOP_64CMPLT_SUPPORTED_MASK 0x100
#define D3F1_DEVICE_CAP2__ATOMICOP_64CMPLT_SUPPORTED__SHIFT 0x8
#define D3F1_DEVICE_CAP2__CAS128_CMPLT_SUPPORTED_MASK 0x200
#define D3F1_DEVICE_CAP2__CAS128_CMPLT_SUPPORTED__SHIFT 0x9
#define D3F1_DEVICE_CAP2__NO_RO_ENABLED_P2P_PASSING_MASK 0x400
#define D3F1_DEVICE_CAP2__NO_RO_ENABLED_P2P_PASSING__SHIFT 0xa
#define D3F1_DEVICE_CAP2__LTR_SUPPORTED_MASK 0x800
#define D3F1_DEVICE_CAP2__LTR_SUPPORTED__SHIFT 0xb
#define D3F1_DEVICE_CAP2__TPH_CPLR_SUPPORTED_MASK 0x3000
#define D3F1_DEVICE_CAP2__TPH_CPLR_SUPPORTED__SHIFT 0xc
#define D3F1_DEVICE_CAP2__OBFF_SUPPORTED_MASK 0xc0000
#define D3F1_DEVICE_CAP2__OBFF_SUPPORTED__SHIFT 0x12
#define D3F1_DEVICE_CAP2__EXTENDED_FMT_FIELD_SUPPORTED_MASK 0x100000
#define D3F1_DEVICE_CAP2__EXTENDED_FMT_FIELD_SUPPORTED__SHIFT 0x14
#define D3F1_DEVICE_CAP2__END_END_TLP_PREFIX_SUPPORTED_MASK 0x200000
#define D3F1_DEVICE_CAP2__END_END_TLP_PREFIX_SUPPORTED__SHIFT 0x15
#define D3F1_DEVICE_CAP2__MAX_END_END_TLP_PREFIXES_MASK 0xc00000
#define D3F1_DEVICE_CAP2__MAX_END_END_TLP_PREFIXES__SHIFT 0x16
#define D3F1_DEVICE_CNTL2__CPL_TIMEOUT_VALUE_MASK 0xf
#define D3F1_DEVICE_CNTL2__CPL_TIMEOUT_VALUE__SHIFT 0x0
#define D3F1_DEVICE_CNTL2__CPL_TIMEOUT_DIS_MASK 0x10
#define D3F1_DEVICE_CNTL2__CPL_TIMEOUT_DIS__SHIFT 0x4
#define D3F1_DEVICE_CNTL2__ARI_FORWARDING_EN_MASK 0x20
#define D3F1_DEVICE_CNTL2__ARI_FORWARDING_EN__SHIFT 0x5
#define D3F1_DEVICE_CNTL2__ATOMICOP_REQUEST_EN_MASK 0x40
#define D3F1_DEVICE_CNTL2__ATOMICOP_REQUEST_EN__SHIFT 0x6
#define D3F1_DEVICE_CNTL2__ATOMICOP_EGRESS_BLOCKING_MASK 0x80
#define D3F1_DEVICE_CNTL2__ATOMICOP_EGRESS_BLOCKING__SHIFT 0x7
#define D3F1_DEVICE_CNTL2__IDO_REQUEST_ENABLE_MASK 0x100
#define D3F1_DEVICE_CNTL2__IDO_REQUEST_ENABLE__SHIFT 0x8
#define D3F1_DEVICE_CNTL2__IDO_COMPLETION_ENABLE_MASK 0x200
#define D3F1_DEVICE_CNTL2__IDO_COMPLETION_ENABLE__SHIFT 0x9
#define D3F1_DEVICE_CNTL2__LTR_EN_MASK 0x400
#define D3F1_DEVICE_CNTL2__LTR_EN__SHIFT 0xa
#define D3F1_DEVICE_CNTL2__OBFF_EN_MASK 0x6000
#define D3F1_DEVICE_CNTL2__OBFF_EN__SHIFT 0xd
#define D3F1_DEVICE_CNTL2__END_END_TLP_PREFIX_BLOCKING_MASK 0x8000
#define D3F1_DEVICE_CNTL2__END_END_TLP_PREFIX_BLOCKING__SHIFT 0xf
#define D3F1_DEVICE_STATUS2__RESERVED_MASK 0xffff0000
#define D3F1_DEVICE_STATUS2__RESERVED__SHIFT 0x10
#define D3F1_LINK_CAP2__SUPPORTED_LINK_SPEED_MASK 0xfe
#define D3F1_LINK_CAP2__SUPPORTED_LINK_SPEED__SHIFT 0x1
#define D3F1_LINK_CAP2__CROSSLINK_SUPPORTED_MASK 0x100
#define D3F1_LINK_CAP2__CROSSLINK_SUPPORTED__SHIFT 0x8
#define D3F1_LINK_CAP2__RESERVED_MASK 0xfffffe00
#define D3F1_LINK_CAP2__RESERVED__SHIFT 0x9
#define D3F1_LINK_CNTL2__TARGET_LINK_SPEED_MASK 0xf
#define D3F1_LINK_CNTL2__TARGET_LINK_SPEED__SHIFT 0x0
#define D3F1_LINK_CNTL2__ENTER_COMPLIANCE_MASK 0x10
#define D3F1_LINK_CNTL2__ENTER_COMPLIANCE__SHIFT 0x4
#define D3F1_LINK_CNTL2__HW_AUTONOMOUS_SPEED_DISABLE_MASK 0x20
#define D3F1_LINK_CNTL2__HW_AUTONOMOUS_SPEED_DISABLE__SHIFT 0x5
#define D3F1_LINK_CNTL2__SELECTABLE_DEEMPHASIS_MASK 0x40
#define D3F1_LINK_CNTL2__SELECTABLE_DEEMPHASIS__SHIFT 0x6
#define D3F1_LINK_CNTL2__XMIT_MARGIN_MASK 0x380
#define D3F1_LINK_CNTL2__XMIT_MARGIN__SHIFT 0x7
#define D3F1_LINK_CNTL2__ENTER_MOD_COMPLIANCE_MASK 0x400
#define D3F1_LINK_CNTL2__ENTER_MOD_COMPLIANCE__SHIFT 0xa
#define D3F1_LINK_CNTL2__COMPLIANCE_SOS_MASK 0x800
#define D3F1_LINK_CNTL2__COMPLIANCE_SOS__SHIFT 0xb
#define D3F1_LINK_CNTL2__COMPLIANCE_DEEMPHASIS_MASK 0xf000
#define D3F1_LINK_CNTL2__COMPLIANCE_DEEMPHASIS__SHIFT 0xc
#define D3F1_LINK_STATUS2__CUR_DEEMPHASIS_LEVEL_MASK 0x10000
#define D3F1_LINK_STATUS2__CUR_DEEMPHASIS_LEVEL__SHIFT 0x10
#define D3F1_LINK_STATUS2__EQUALIZATION_COMPLETE_MASK 0x20000
#define D3F1_LINK_STATUS2__EQUALIZATION_COMPLETE__SHIFT 0x11
#define D3F1_LINK_STATUS2__EQUALIZATION_PHASE1_SUCCESS_MASK 0x40000
#define D3F1_LINK_STATUS2__EQUALIZATION_PHASE1_SUCCESS__SHIFT 0x12
#define D3F1_LINK_STATUS2__EQUALIZATION_PHASE2_SUCCESS_MASK 0x80000
#define D3F1_LINK_STATUS2__EQUALIZATION_PHASE2_SUCCESS__SHIFT 0x13
#define D3F1_LINK_STATUS2__EQUALIZATION_PHASE3_SUCCESS_MASK 0x100000
#define D3F1_LINK_STATUS2__EQUALIZATION_PHASE3_SUCCESS__SHIFT 0x14
#define D3F1_LINK_STATUS2__LINK_EQUALIZATION_REQUEST_MASK 0x200000
#define D3F1_LINK_STATUS2__LINK_EQUALIZATION_REQUEST__SHIFT 0x15
#define D3F1_SLOT_CAP2__RESERVED_MASK 0xffffffff
#define D3F1_SLOT_CAP2__RESERVED__SHIFT 0x0
#define D3F1_SLOT_CNTL2__RESERVED_MASK 0xffff
#define D3F1_SLOT_CNTL2__RESERVED__SHIFT 0x0
#define D3F1_SLOT_STATUS2__RESERVED_MASK 0xffff0000
#define D3F1_SLOT_STATUS2__RESERVED__SHIFT 0x10
#define D3F1_MSI_CAP_LIST__CAP_ID_MASK 0xff
#define D3F1_MSI_CAP_LIST__CAP_ID__SHIFT 0x0
#define D3F1_MSI_CAP_LIST__NEXT_PTR_MASK 0xff00
#define D3F1_MSI_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define D3F1_MSI_MSG_CNTL__MSI_EN_MASK 0x10000
#define D3F1_MSI_MSG_CNTL__MSI_EN__SHIFT 0x10
#define D3F1_MSI_MSG_CNTL__MSI_MULTI_CAP_MASK 0xe0000
#define D3F1_MSI_MSG_CNTL__MSI_MULTI_CAP__SHIFT 0x11
#define D3F1_MSI_MSG_CNTL__MSI_MULTI_EN_MASK 0x700000
#define D3F1_MSI_MSG_CNTL__MSI_MULTI_EN__SHIFT 0x14
#define D3F1_MSI_MSG_CNTL__MSI_64BIT_MASK 0x800000
#define D3F1_MSI_MSG_CNTL__MSI_64BIT__SHIFT 0x17
#define D3F1_MSI_MSG_CNTL__MSI_PERVECTOR_MASKING_CAP_MASK 0x1000000
#define D3F1_MSI_MSG_CNTL__MSI_PERVECTOR_MASKING_CAP__SHIFT 0x18
#define D3F1_MSI_MSG_ADDR_LO__MSI_MSG_ADDR_LO_MASK 0xfffffffc
#define D3F1_MSI_MSG_ADDR_LO__MSI_MSG_ADDR_LO__SHIFT 0x2
#define D3F1_MSI_MSG_ADDR_HI__MSI_MSG_ADDR_HI_MASK 0xffffffff
#define D3F1_MSI_MSG_ADDR_HI__MSI_MSG_ADDR_HI__SHIFT 0x0
#define D3F1_MSI_MSG_DATA_64__MSI_DATA_64_MASK 0xffff
#define D3F1_MSI_MSG_DATA_64__MSI_DATA_64__SHIFT 0x0
#define D3F1_MSI_MSG_DATA__MSI_DATA_MASK 0xffff
#define D3F1_MSI_MSG_DATA__MSI_DATA__SHIFT 0x0
#define D3F1_SSID_CAP_LIST__CAP_ID_MASK 0xff
#define D3F1_SSID_CAP_LIST__CAP_ID__SHIFT 0x0
#define D3F1_SSID_CAP_LIST__NEXT_PTR_MASK 0xff00
#define D3F1_SSID_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define D3F1_SSID_CAP__SUBSYSTEM_VENDOR_ID_MASK 0xffff
#define D3F1_SSID_CAP__SUBSYSTEM_VENDOR_ID__SHIFT 0x0
#define D3F1_SSID_CAP__SUBSYSTEM_ID_MASK 0xffff0000
#define D3F1_SSID_CAP__SUBSYSTEM_ID__SHIFT 0x10
#define D3F1_MSI_MAP_CAP_LIST__CAP_ID_MASK 0xff
#define D3F1_MSI_MAP_CAP_LIST__CAP_ID__SHIFT 0x0
#define D3F1_MSI_MAP_CAP_LIST__NEXT_PTR_MASK 0xff00
#define D3F1_MSI_MAP_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define D3F1_MSI_MAP_CAP__EN_MASK 0x10000
#define D3F1_MSI_MAP_CAP__EN__SHIFT 0x10
#define D3F1_MSI_MAP_CAP__FIXD_MASK 0x20000
#define D3F1_MSI_MAP_CAP__FIXD__SHIFT 0x11
#define D3F1_MSI_MAP_CAP__CAP_TYPE_MASK 0xf8000000
#define D3F1_MSI_MAP_CAP__CAP_TYPE__SHIFT 0x1b
#define D3F1_MSI_MAP_ADDR_LO__MSI_MAP_ADDR_LO_MASK 0xfff00000
#define D3F1_MSI_MAP_ADDR_LO__MSI_MAP_ADDR_LO__SHIFT 0x14
#define D3F1_MSI_MAP_ADDR_HI__MSI_MAP_ADDR_HI_MASK 0xffffffff
#define D3F1_MSI_MAP_ADDR_HI__MSI_MAP_ADDR_HI__SHIFT 0x0
#define D3F1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define D3F1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define D3F1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define D3F1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define D3F1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define D3F1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define D3F1_PCIE_VENDOR_SPECIFIC_HDR__VSEC_ID_MASK 0xffff
#define D3F1_PCIE_VENDOR_SPECIFIC_HDR__VSEC_ID__SHIFT 0x0
#define D3F1_PCIE_VENDOR_SPECIFIC_HDR__VSEC_REV_MASK 0xf0000
#define D3F1_PCIE_VENDOR_SPECIFIC_HDR__VSEC_REV__SHIFT 0x10
#define D3F1_PCIE_VENDOR_SPECIFIC_HDR__VSEC_LENGTH_MASK 0xfff00000
#define D3F1_PCIE_VENDOR_SPECIFIC_HDR__VSEC_LENGTH__SHIFT 0x14
#define D3F1_PCIE_VENDOR_SPECIFIC1__SCRATCH_MASK 0xffffffff
#define D3F1_PCIE_VENDOR_SPECIFIC1__SCRATCH__SHIFT 0x0
#define D3F1_PCIE_VENDOR_SPECIFIC2__SCRATCH_MASK 0xffffffff
#define D3F1_PCIE_VENDOR_SPECIFIC2__SCRATCH__SHIFT 0x0
#define D3F1_PCIE_VC_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define D3F1_PCIE_VC_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define D3F1_PCIE_VC_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define D3F1_PCIE_VC_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define D3F1_PCIE_VC_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define D3F1_PCIE_VC_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define D3F1_PCIE_PORT_VC_CAP_REG1__EXT_VC_COUNT_MASK 0x7
#define D3F1_PCIE_PORT_VC_CAP_REG1__EXT_VC_COUNT__SHIFT 0x0
#define D3F1_PCIE_PORT_VC_CAP_REG1__LOW_PRIORITY_EXT_VC_COUNT_MASK 0x70