<profile>

<section name = "Vitis HLS Report for 'matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9'" level="0">
<item name = "Date">Mon Sep 15 23:20:11 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">matmul_hls</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.666 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16387, 16387, 0.164 ms, 0.164 ms, 16385, 16385, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_64_8_VITIS_LOOP_65_9">16385, 16385, 3, 1, 1, 16384, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 141, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 65, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 63, -</column>
<column name="Register">-, -, 41, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_33_4_32_1_1_U122">sparsemux_33_4_32_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln64_1_fu_402_p2">+, 0, 0, 20, 15, 1</column>
<column name="add_ln64_fu_419_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln65_fu_511_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="temp_last_fu_505_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp86_fu_451_p2">icmp, 0, 0, 15, 8, 7</column>
<column name="icmp_ln64_fu_396_p2">icmp, 0, 0, 23, 15, 16</column>
<column name="icmp_ln65_fu_425_p2">icmp, 0, 0, 14, 8, 9</column>
<column name="icmp_ln69_fu_499_p2">icmp, 0, 0, 15, 8, 7</column>
<column name="select_ln64_1_fu_439_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln64_fu_431_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten20_load">9, 2, 15, 30</column>
<column name="i_fu_144">9, 2, 8, 16</column>
<column name="indvar_flatten20_fu_148">9, 2, 15, 30</column>
<column name="j_fu_140">9, 2, 8, 16</column>
<column name="stream_out_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_144">8, 0, 8, 0</column>
<column name="indvar_flatten20_fu_148">15, 0, 15, 0</column>
<column name="j_fu_140">8, 0, 8, 0</column>
<column name="temp_last_reg_709">1, 0, 1, 0</column>
<column name="trunc_ln65_2_reg_704">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9, return value</column>
<column name="stream_out_TREADY">in, 1, axis, stream_out_V_data_V, pointer</column>
<column name="stream_out_TDATA">out, 32, axis, stream_out_V_data_V, pointer</column>
<column name="C_address0">out, 10, ap_memory, C, array</column>
<column name="C_ce0">out, 1, ap_memory, C, array</column>
<column name="C_q0">in, 32, ap_memory, C, array</column>
<column name="C_1_address0">out, 10, ap_memory, C_1, array</column>
<column name="C_1_ce0">out, 1, ap_memory, C_1, array</column>
<column name="C_1_q0">in, 32, ap_memory, C_1, array</column>
<column name="C_2_address0">out, 10, ap_memory, C_2, array</column>
<column name="C_2_ce0">out, 1, ap_memory, C_2, array</column>
<column name="C_2_q0">in, 32, ap_memory, C_2, array</column>
<column name="C_3_address0">out, 10, ap_memory, C_3, array</column>
<column name="C_3_ce0">out, 1, ap_memory, C_3, array</column>
<column name="C_3_q0">in, 32, ap_memory, C_3, array</column>
<column name="C_4_address0">out, 10, ap_memory, C_4, array</column>
<column name="C_4_ce0">out, 1, ap_memory, C_4, array</column>
<column name="C_4_q0">in, 32, ap_memory, C_4, array</column>
<column name="C_5_address0">out, 10, ap_memory, C_5, array</column>
<column name="C_5_ce0">out, 1, ap_memory, C_5, array</column>
<column name="C_5_q0">in, 32, ap_memory, C_5, array</column>
<column name="C_6_address0">out, 10, ap_memory, C_6, array</column>
<column name="C_6_ce0">out, 1, ap_memory, C_6, array</column>
<column name="C_6_q0">in, 32, ap_memory, C_6, array</column>
<column name="C_7_address0">out, 10, ap_memory, C_7, array</column>
<column name="C_7_ce0">out, 1, ap_memory, C_7, array</column>
<column name="C_7_q0">in, 32, ap_memory, C_7, array</column>
<column name="C_8_address0">out, 10, ap_memory, C_8, array</column>
<column name="C_8_ce0">out, 1, ap_memory, C_8, array</column>
<column name="C_8_q0">in, 32, ap_memory, C_8, array</column>
<column name="C_9_address0">out, 10, ap_memory, C_9, array</column>
<column name="C_9_ce0">out, 1, ap_memory, C_9, array</column>
<column name="C_9_q0">in, 32, ap_memory, C_9, array</column>
<column name="C_10_address0">out, 10, ap_memory, C_10, array</column>
<column name="C_10_ce0">out, 1, ap_memory, C_10, array</column>
<column name="C_10_q0">in, 32, ap_memory, C_10, array</column>
<column name="C_11_address0">out, 10, ap_memory, C_11, array</column>
<column name="C_11_ce0">out, 1, ap_memory, C_11, array</column>
<column name="C_11_q0">in, 32, ap_memory, C_11, array</column>
<column name="C_12_address0">out, 10, ap_memory, C_12, array</column>
<column name="C_12_ce0">out, 1, ap_memory, C_12, array</column>
<column name="C_12_q0">in, 32, ap_memory, C_12, array</column>
<column name="C_13_address0">out, 10, ap_memory, C_13, array</column>
<column name="C_13_ce0">out, 1, ap_memory, C_13, array</column>
<column name="C_13_q0">in, 32, ap_memory, C_13, array</column>
<column name="C_14_address0">out, 10, ap_memory, C_14, array</column>
<column name="C_14_ce0">out, 1, ap_memory, C_14, array</column>
<column name="C_14_q0">in, 32, ap_memory, C_14, array</column>
<column name="C_15_address0">out, 10, ap_memory, C_15, array</column>
<column name="C_15_ce0">out, 1, ap_memory, C_15, array</column>
<column name="C_15_q0">in, 32, ap_memory, C_15, array</column>
<column name="stream_out_TVALID">out, 1, axis, stream_out_V_last_V, pointer</column>
<column name="stream_out_TLAST">out, 1, axis, stream_out_V_last_V, pointer</column>
<column name="stream_out_TKEEP">out, 4, axis, stream_out_V_keep_V, pointer</column>
<column name="stream_out_TSTRB">out, 4, axis, stream_out_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
