name: OTG_FS
description: OTG_FS
groupName: OTG_FS
baseAddress: 1107558400
registers:
- name: GOTGCTL
  displayName: GOTGCTL
  description: The GOTGCTL register controls the behavior and reflects the status
    of the OTG function of the core.
  addressOffset: 0
  size: 32
  resetValue: 65536
  fields:
  - name: SRQSCS
    description: SRQSCS
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: SRQ
    description: SRQ
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: VBVALOEN
    description: VBVALOEN
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: VBVALOVAL
    description: VBVALOVAL
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: AVALOEN
    description: AVALOEN
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: AVALOVAL
    description: AVALOVAL
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: BVALOEN
    description: BVALOEN
    bitOffset: 6
    bitWidth: 1
    access: read-write
  - name: BVALOVAL
    description: BVALOVAL
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: HNGSCS
    description: HNGSCS
    bitOffset: 8
    bitWidth: 1
    access: read-only
  - name: HNPRQ
    description: HNPRQ
    bitOffset: 9
    bitWidth: 1
    access: read-write
  - name: HSHNPEN
    description: HSHNPEN
    bitOffset: 10
    bitWidth: 1
    access: read-write
  - name: DHNPEN
    description: DHNPEN
    bitOffset: 11
    bitWidth: 1
    access: read-write
  - name: EHEN
    description: EHEN
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: CIDSTS
    description: CIDSTS
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: DBCT
    description: DBCT
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: ASVLD
    description: ASVLD
    bitOffset: 18
    bitWidth: 1
    access: read-only
  - name: BSVLD
    description: BSVLD
    bitOffset: 19
    bitWidth: 1
    access: read-only
  - name: OTGVER
    description: OTGVER
    bitOffset: 20
    bitWidth: 1
    access: read-write
  - name: CURMOD
    description: CURMOD
    bitOffset: 21
    bitWidth: 1
    access: read-only
- name: GOTGINT
  displayName: GOTGINT
  description: The application reads this register whenever there is an OTG interrupt
    and clears the bits in this register to clear the OTG interrupt.
  addressOffset: 4
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SEDET
    description: SEDET
    bitOffset: 2
    bitWidth: 1
  - name: SRSSCHG
    description: SRSSCHG
    bitOffset: 8
    bitWidth: 1
  - name: HNSSCHG
    description: HNSSCHG
    bitOffset: 9
    bitWidth: 1
  - name: HNGDET
    description: HNGDET
    bitOffset: 17
    bitWidth: 1
  - name: ADTOCHG
    description: ADTOCHG
    bitOffset: 18
    bitWidth: 1
  - name: DBCDNE
    description: DBCDNE
    bitOffset: 19
    bitWidth: 1
- name: GAHBCFG
  displayName: GAHBCFG
  description: This register can be used to configure the core after power-on or a
    change in mode. This register mainly contains AHB system-related configuration
    parameters. Do not change this register after the initial programming. The application
    must program this register before starting any transactions on either the AHB
    or the USB.
  addressOffset: 8
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: GINTMSK
    description: GINTMSK
    bitOffset: 0
    bitWidth: 1
  - name: TXFELVL
    description: TXFELVL
    bitOffset: 7
    bitWidth: 1
  - name: PTXFELVL
    description: PTXFELVL
    bitOffset: 8
    bitWidth: 1
- name: GUSBCFG
  displayName: GUSBCFG
  description: This register can be used to configure the core after power-on or a
    changing to host mode or device mode. It contains USB and USB-PHY related configuration
    parameters. The application must program this register before starting any transactions
    on either the AHB or the USB. Do not make changes to this register after the initial
    programming.
  addressOffset: 12
  size: 32
  resetValue: 5184
  fields:
  - name: TOCAL
    description: TOCAL
    bitOffset: 0
    bitWidth: 3
    access: read-write
  - name: PHYSEL
    description: PHYSEL
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: SRPCAP
    description: SRPCAP
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: HNPCAP
    description: HNPCAP
    bitOffset: 9
    bitWidth: 1
    access: read-write
  - name: TRDT
    description: TRDT
    bitOffset: 10
    bitWidth: 4
    access: read-write
  - name: FHMOD
    description: FHMOD
    bitOffset: 29
    bitWidth: 1
    access: read-write
  - name: FDMOD
    description: FDMOD
    bitOffset: 30
    bitWidth: 1
    access: read-write
- name: GRSTCTL
  displayName: GRSTCTL
  description: The application uses this register to reset various hardware features
    inside the core.
  addressOffset: 16
  size: 32
  resetValue: 2147483648
  fields:
  - name: CSRST
    description: CSRST
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: PSRST
    description: PSRST
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: FSRST
    description: FSRST
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: RXFFLSH
    description: RXFFLSH
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TXFFLSH
    description: TXFFLSH
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: TXFNUM
    description: TXFNUM
    bitOffset: 6
    bitWidth: 5
    access: read-write
  - name: AHBIDL
    description: AHBIDL
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: GINTSTS
  displayName: GINTSTS
  description: This register interrupts the application for system-level events in
    the current mode (device mode or host mode). Some of the bits in this register
    are valid only in host mode, while others are valid in device mode only. This
    register also indicates the current mode. To clear the interrupt status bits of
    the rc_w1 type, the application must write 1 into the bit. The FIFO status interrupts
    are read-only; once software reads from or writes to the FIFO while servicing
    these interrupts, FIFO interrupt conditions are cleared automatically. The application
    must clear the GINTSTS register at initialization before unmasking the interrupt
    bit to avoid any interrupts generated prior to initialization.
  addressOffset: 20
  size: 32
  resetValue: 67108896
  fields:
  - name: CMOD
    description: CMOD
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: MMIS
    description: MMIS
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: OTGINT
    description: OTGINT
    bitOffset: 2
    bitWidth: 1
    access: read-only
  - name: SOF
    description: SOF
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: RXFLVL
    description: RXFLVL
    bitOffset: 4
    bitWidth: 1
    access: read-only
  - name: NPTXFE
    description: NPTXFE
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: GINAKEFF
    description: GINAKEFF
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: GONAKEFF
    description: GONAKEFF
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: ESUSP
    description: ESUSP
    bitOffset: 10
    bitWidth: 1
    access: read-write
  - name: USBSUSP
    description: USBSUSP
    bitOffset: 11
    bitWidth: 1
    access: read-write
  - name: USBRST
    description: USBRST
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: ENUMDNE
    description: ENUMDNE
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: ISOODRP
    description: ISOODRP
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: EOPF
    description: EOPF
    bitOffset: 15
    bitWidth: 1
    access: read-write
  - name: IEPINT
    description: IEPINT
    bitOffset: 18
    bitWidth: 1
    access: read-only
  - name: OEPINT
    description: OEPINT
    bitOffset: 19
    bitWidth: 1
    access: read-only
  - name: IISOIXFR
    description: IISOIXFR
    bitOffset: 20
    bitWidth: 1
    access: read-write
  - name: IPXFR
    description: IPXFR
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: RSTDET
    description: RSTDET
    bitOffset: 23
    bitWidth: 1
    access: read-write
  - name: HPRTINT
    description: HPRTINT
    bitOffset: 24
    bitWidth: 1
    access: read-only
  - name: HCINT
    description: HCINT
    bitOffset: 25
    bitWidth: 1
    access: read-only
  - name: PTXFE
    description: PTXFE
    bitOffset: 26
    bitWidth: 1
    access: read-only
  - name: LPMINT
    description: LPMINT
    bitOffset: 27
    bitWidth: 1
    access: read-write
  - name: CIDSCHG
    description: CIDSCHG
    bitOffset: 28
    bitWidth: 1
    access: read-write
  - name: DISCINT
    description: DISCINT
    bitOffset: 29
    bitWidth: 1
    access: read-write
  - name: SRQINT
    description: SRQINT
    bitOffset: 30
    bitWidth: 1
    access: read-write
  - name: WKUPINT
    description: WKUPINT
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: GINTMSK
  displayName: GINTMSK
  description: This register works with the core interrupt register to interrupt the
    application. When an interrupt bit is masked, the interrupt associated with that
    bit is not generated. However, the core interrupt (GINTSTS) register bit corresponding
    to that interrupt is still set.
  addressOffset: 24
  size: 32
  resetValue: 0
  fields:
  - name: MMISM
    description: MMISM
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: OTGINT
    description: OTGINT
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: SOFM
    description: SOFM
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: RXFLVLM
    description: RXFLVLM
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: NPTXFEM
    description: NPTXFEM
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: GINAKEFFM
    description: GINAKEFFM
    bitOffset: 6
    bitWidth: 1
    access: read-write
  - name: GONAKEFFM
    description: GONAKEFFM
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: ESUSPM
    description: ESUSPM
    bitOffset: 10
    bitWidth: 1
    access: read-write
  - name: USBSUSPM
    description: USBSUSPM
    bitOffset: 11
    bitWidth: 1
    access: read-write
  - name: USBRST
    description: USBRST
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: ENUMDNEM
    description: ENUMDNEM
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: ISOODRPM
    description: ISOODRPM
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: EOPFM
    description: EOPFM
    bitOffset: 15
    bitWidth: 1
    access: read-write
  - name: IEPINT
    description: IEPINT
    bitOffset: 18
    bitWidth: 1
    access: read-write
  - name: OEPINT
    description: OEPINT
    bitOffset: 19
    bitWidth: 1
    access: read-write
  - name: IISOIXFRM
    description: IISOIXFRM
    bitOffset: 20
    bitWidth: 1
    access: read-write
  - name: IPXFRM
    description: IPXFRM
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: RSTDETM
    description: RSTDETM
    bitOffset: 23
    bitWidth: 1
    access: read-write
  - name: PRTIM
    description: PRTIM
    bitOffset: 24
    bitWidth: 1
    access: read-write
  - name: HCIM
    description: HCIM
    bitOffset: 25
    bitWidth: 1
    access: read-write
  - name: PTXFEM
    description: PTXFEM
    bitOffset: 26
    bitWidth: 1
    access: read-write
  - name: LPMINTM
    description: LPMINTM
    bitOffset: 27
    bitWidth: 1
    access: read-write
  - name: CIDSCHGM
    description: CIDSCHGM
    bitOffset: 28
    bitWidth: 1
    access: read-write
  - name: DISCINT
    description: DISCINT
    bitOffset: 29
    bitWidth: 1
    access: read-write
  - name: SRQIM
    description: SRQIM
    bitOffset: 30
    bitWidth: 1
    access: read-write
  - name: WUIM
    description: WUIM
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: GRXSTSR_DEVICE
  displayName: GRXSTSR_DEVICE
  description: This description is for register GRXSTSR in Device mode. A read to
    the receive status debug read register returns the contents of the top of the
    receive FIFO. The core ignores the receive status read when the receive FIFO is
    empty and returns a value of 0x00000000.
  addressOffset: 28
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: EPNUM
    description: EPNUM
    bitOffset: 0
    bitWidth: 4
  - name: BCNT
    description: BCNT
    bitOffset: 4
    bitWidth: 11
  - name: DPID
    description: DPID
    bitOffset: 15
    bitWidth: 2
  - name: PKTSTS
    description: PKTSTS
    bitOffset: 17
    bitWidth: 4
  - name: FRMNUM
    description: FRMNUM
    bitOffset: 21
    bitWidth: 4
  - name: STSPHST
    description: STSPHST
    bitOffset: 27
    bitWidth: 1
- name: GRXSTSR_HOST
  displayName: GRXSTSR_HOST
  description: This description is for register GRXSTSR in Host mode
  alternateRegister: GRXSTSR_DEVICE
  addressOffset: 28
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: CHNUM
    description: CHNUM
    bitOffset: 0
    bitWidth: 4
  - name: BCNT
    description: BCNT
    bitOffset: 4
    bitWidth: 11
  - name: DPID
    description: DPID
    bitOffset: 15
    bitWidth: 2
  - name: PKTSTS
    description: PKTSTS
    bitOffset: 17
    bitWidth: 4
- name: GRXSTSP_DEVICE
  displayName: GRXSTSP__DEVICE
  description: This description is for register GRXSTSP in Device mode. Similarly
    to GRXSTSR (receive status debug read register) where a read returns the contents
    of the top of the receive FIFO, a read to GRXSTSP (receive status read and pop
    register) additionally pops the top data entry out of the Rx FIFO. The core ignores
    the receive status pop/read when the receive FIFO is empty and returns a value
    of 0x00000000. The application must only pop the receive status FIFO when the
    receive FIFO non-empty bit of the core interrupt register (RXFLVL bit in GINTSTS)
    is asserted.
  addressOffset: 32
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: EPNUM
    description: EPNUM
    bitOffset: 0
    bitWidth: 4
  - name: BCNT
    description: BCNT
    bitOffset: 4
    bitWidth: 11
  - name: DPID
    description: DPID
    bitOffset: 15
    bitWidth: 2
  - name: PKTSTS
    description: PKTSTS
    bitOffset: 17
    bitWidth: 4
  - name: FRMNUM
    description: FRMNUM
    bitOffset: 21
    bitWidth: 4
  - name: STSPHST
    description: STSPHST
    bitOffset: 27
    bitWidth: 1
- name: GRXSTSP_HOST
  displayName: GRXSTSP_HOST
  description: This description is for register GRXSTSP in HOST mode
  alternateRegister: GRXSTSP_DEVICE
  addressOffset: 32
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: CHNUM
    description: CHNUM
    bitOffset: 0
    bitWidth: 4
  - name: BCNT
    description: BCNT
    bitOffset: 4
    bitWidth: 11
  - name: DPID
    description: DPID
    bitOffset: 15
    bitWidth: 2
  - name: PKTSTS
    description: PKTSTS
    bitOffset: 17
    bitWidth: 4
- name: GRXFSIZ
  displayName: GRXFSIZ
  description: The application can program the RAM size that must be allocated to
    the Rx FIFO.
  addressOffset: 36
  size: 32
  access: read-write
  resetValue: 512
  fields:
  - name: RXFD
    description: RXFD
    bitOffset: 0
    bitWidth: 16
- name: HNPTXFSIZ
  displayName: HNPTXFSIZ
  description: Host mode
  addressOffset: 40
  size: 32
  access: read-write
  resetValue: 33554944
  fields:
  - name: NPTXFSA
    description: NPTXFSA
    bitOffset: 0
    bitWidth: 16
  - name: NPTXFD
    description: NPTXFD
    bitOffset: 16
    bitWidth: 16
- name: HNPTXSTS
  displayName: HNPTXSTS
  description: In device mode, this register is not valid. This read-only register
    contains the free space information for the non-periodic Tx FIFO and the non-periodic
    transmit request queue.
  addressOffset: 44
  size: 32
  access: read-only
  resetValue: 524800
  fields:
  - name: NPTXFSAV
    description: NPTXFSAV
    bitOffset: 0
    bitWidth: 16
  - name: NPTQXSAV
    description: NPTQXSAV
    bitOffset: 16
    bitWidth: 8
  - name: NPTXQTOP
    description: NPTXQTOP
    bitOffset: 24
    bitWidth: 7
- name: GCCFG
  displayName: GCCFG
  description: OTG general core configuration register
  addressOffset: 56
  size: 32
  resetValue: 0
  fields:
  - name: DCDET
    description: DCDET
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: PDET
    description: PDET
    bitOffset: 1
    bitWidth: 1
    access: read-only
  - name: SDET
    description: SDET
    bitOffset: 2
    bitWidth: 1
    access: read-only
  - name: PS2DET
    description: PS2DET
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: PWRDWN
    description: PWRDWN
    bitOffset: 16
    bitWidth: 1
    access: read-write
  - name: BCDEN
    description: BCDEN
    bitOffset: 17
    bitWidth: 1
    access: read-write
  - name: DCDEN
    description: DCDEN
    bitOffset: 18
    bitWidth: 1
    access: read-write
  - name: PDEN
    description: PDEN
    bitOffset: 19
    bitWidth: 1
    access: read-write
  - name: SDEN
    description: SDEN
    bitOffset: 20
    bitWidth: 1
    access: read-write
  - name: VBDEN
    description: VBDEN
    bitOffset: 21
    bitWidth: 1
    access: read-write
- name: CID
  displayName: CID
  description: This is a register containing the Product ID as reset value.
  addressOffset: 60
  size: 32
  access: read-write
  resetValue: 12288
  fields:
  - name: PRODUCT_ID
    description: PRODUCT_ID
    bitOffset: 0
    bitWidth: 32
- name: GLPMCFG
  displayName: GLPMCFG
  description: OTG core LPM configuration register
  addressOffset: 84
  size: 32
  resetValue: 0
  fields:
  - name: LPMEN
    description: LPMEN
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: LPMACK
    description: LPMACK
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: BESL
    description: BESL
    bitOffset: 2
    bitWidth: 4
    access: read-write
  - name: REMWAKE
    description: REMWAKE
    bitOffset: 6
    bitWidth: 1
    access: read-write
  - name: L1SSEN
    description: L1SSEN
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: BESLTHRS
    description: BESLTHRS
    bitOffset: 8
    bitWidth: 4
    access: read-write
  - name: L1DSEN
    description: L1DSEN
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: LPMRSP
    description: LPMRSP
    bitOffset: 13
    bitWidth: 2
    access: read-only
  - name: SLPSTS
    description: SLPSTS
    bitOffset: 15
    bitWidth: 1
    access: read-only
  - name: L1RSMOK
    description: L1RSMOK
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: LPMCHIDX
    description: LPMCHIDX
    bitOffset: 17
    bitWidth: 4
    access: read-write
  - name: LPMRCNT
    description: LPMRCNT
    bitOffset: 21
    bitWidth: 3
    access: read-write
  - name: SNDLPM
    description: SNDLPM
    bitOffset: 24
    bitWidth: 1
    access: read-write
  - name: LPMRCNTSTS
    description: LPMRCNTSTS
    bitOffset: 25
    bitWidth: 3
    access: read-only
  - name: ENBESL
    description: ENBESL
    bitOffset: 28
    bitWidth: 1
    access: read-write
- name: HPTXFSIZ
  displayName: HPTXFSIZ
  description: OTG host periodic transmit FIFO size register
  addressOffset: 256
  size: 32
  access: read-write
  resetValue: 33555456
  fields:
  - name: PTXSA
    description: PTXSA
    bitOffset: 0
    bitWidth: 16
  - name: PTXFSIZ
    description: PTXFSIZ
    bitOffset: 16
    bitWidth: 16
- name: DIEPTXF1
  displayName: DIEPTXF1
  description: OTG device IN endpoint transmit FIFO 1 size register
  addressOffset: 260
  size: 32
  access: read-write
  resetValue: 33555456
  fields:
  - name: INEPTXSA
    description: INEPTXSA
    bitOffset: 0
    bitWidth: 16
  - name: INEPTXFD
    description: INEPTXFD
    bitOffset: 16
    bitWidth: 16
- name: DIEPTXF2
  displayName: DIEPTXF2
  description: OTG device IN endpoint transmit FIFO 2 size register
  addressOffset: 264
  size: 32
  access: read-write
  resetValue: 33555968
  fields:
  - name: INEPTXSA
    description: INEPTXSA
    bitOffset: 0
    bitWidth: 16
  - name: INEPTXFD
    description: INEPTXFD
    bitOffset: 16
    bitWidth: 16
- name: DIEPTXF3
  displayName: DIEPTXF3
  description: OTG device IN endpoint transmit FIFO 3 size register
  addressOffset: 268
  size: 32
  access: read-write
  resetValue: 33556480
  fields:
  - name: INEPTXSA
    description: INEPTXSA
    bitOffset: 0
    bitWidth: 16
  - name: INEPTXFD
    description: INEPTXFD
    bitOffset: 16
    bitWidth: 16
- name: DIEPTXF4
  displayName: DIEPTXF4
  description: OTG device IN endpoint transmit FIFO 4 size register
  addressOffset: 272
  size: 32
  access: read-write
  resetValue: 33556992
  fields:
  - name: INEPTXSA
    description: INEPTXSA
    bitOffset: 0
    bitWidth: 16
  - name: INEPTXFD
    description: INEPTXFD
    bitOffset: 16
    bitWidth: 16
- name: DIEPTXF5
  displayName: DIEPTXF5
  description: OTG device IN endpoint transmit FIFO 5 size register
  addressOffset: 276
  size: 32
  access: read-write
  resetValue: 33557504
  fields:
  - name: INEPTXSA
    description: INEPTXSA
    bitOffset: 0
    bitWidth: 16
  - name: INEPTXFD
    description: INEPTXFD
    bitOffset: 16
    bitWidth: 16
- name: HCFG
  displayName: HCFG
  description: This register configures the core after power-on. Do not make changes
    to this register after initializing the host.
  addressOffset: 1024
  size: 32
  resetValue: 0
  fields:
  - name: FSLSPCS
    description: FSLSPCS
    bitOffset: 0
    bitWidth: 2
    access: read-write
  - name: FSLSS
    description: FSLSS
    bitOffset: 2
    bitWidth: 1
    access: read-only
- name: HFIR
  displayName: HFIR
  description: This register stores the frame interval information for the current
    speed to which the OTG controller has enumerated.
  addressOffset: 1028
  size: 32
  access: read-write
  resetValue: 60000
  fields:
  - name: FRIVL
    description: FRIVL
    bitOffset: 0
    bitWidth: 16
  - name: RLDCTRL
    description: RLDCTRL
    bitOffset: 16
    bitWidth: 1
- name: HFNUM
  displayName: HFNUM
  description: This register indicates the current frame number. It also indicates
    the time remaining (in terms of the number of PHY clocks) in the current frame.
  addressOffset: 1032
  size: 32
  access: read-only
  resetValue: 16383
  fields:
  - name: FRNUM
    description: FRNUM
    bitOffset: 0
    bitWidth: 16
  - name: FTREM
    description: FTREM
    bitOffset: 16
    bitWidth: 16
- name: HPTXSTS
  displayName: HPTXSTS
  description: This read-only register contains the free space information for the
    periodic Tx FIFO and the periodic transmit request queue.
  addressOffset: 1040
  size: 32
  access: read-only
  resetValue: 524544
  fields:
  - name: PTXFSAVL
    description: PTXFSAVL
    bitOffset: 0
    bitWidth: 16
  - name: PTXQSAV
    description: PTXQSAV
    bitOffset: 16
    bitWidth: 8
  - name: PTXQTOP
    description: PTXQTOP
    bitOffset: 24
    bitWidth: 8
- name: HAINT
  displayName: HAINT
  description: When a significant event occurs on a channel, the host all channels
    interrupt register interrupts the application using the host channels interrupt
    bit of the core interrupt register (HCINT bit in GINTSTS). This is shown in Figure724.
    There is one interrupt bit per channel, up to a maximum of 16 bits. Bits in this
    register are set and cleared when the application sets and clears bits in the
    corresponding host channel-x interrupt register.
  addressOffset: 1044
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: HAINT
    description: HAINT
    bitOffset: 0
    bitWidth: 16
- name: HAINTMSK
  displayName: HAINTMSK
  description: The host all channel interrupt mask register works with the host all
    channel interrupt register to interrupt the application when an event occurs on
    a channel. There is one interrupt mask bit per channel, up to a maximum of 16
    bits.
  addressOffset: 1048
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: HAINTM
    description: HAINTM
    bitOffset: 0
    bitWidth: 16
- name: HPRT
  displayName: HPRT
  description: This register is available only in host mode. Currently, the OTG host
    supports only one port. A single register holds USB port-related information such
    as USB reset, enable, suspend, resume, connect status, and test mode for each
    port. It is shown in Figure724. The rc_w1 bits in this register can trigger an
    interrupt to the application through the host port interrupt bit of the core interrupt
    register (HPRTINT bit in GINTSTS). On a port interrupt, the application must read
    this register and clear the bit that caused the interrupt. For the rc_w1 bits,
    the application must write a 1 to the bit to clear the interrupt.
  addressOffset: 1088
  size: 32
  resetValue: 0
  fields:
  - name: PCSTS
    description: PCSTS
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: PCDET
    description: PCDET
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: PENA
    description: PENA
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: PENCHNG
    description: PENCHNG
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: POCA
    description: POCA
    bitOffset: 4
    bitWidth: 1
    access: read-only
  - name: POCCHNG
    description: POCCHNG
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PRES
    description: PRES
    bitOffset: 6
    bitWidth: 1
    access: read-write
  - name: PSUSP
    description: PSUSP
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: PRST
    description: PRST
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: PLSTS
    description: PLSTS
    bitOffset: 10
    bitWidth: 2
    access: read-only
  - name: PPWR
    description: PPWR
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: PTCTL
    description: PTCTL
    bitOffset: 13
    bitWidth: 4
    access: read-write
  - name: PSPD
    description: PSPD
    bitOffset: 17
    bitWidth: 2
    access: read-only
- name: HCCHAR0
  displayName: HCCHAR0
  description: OTG host channel 0 characteristics register
  addressOffset: 1280
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
  - name: EPNUM
    description: EPNUM
    bitOffset: 11
    bitWidth: 4
  - name: EPDIR
    description: EPDIR
    bitOffset: 15
    bitWidth: 1
  - name: LSDEV
    description: LSDEV
    bitOffset: 17
    bitWidth: 1
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
  - name: MCNT
    description: MCNT
    bitOffset: 20
    bitWidth: 2
  - name: DAD
    description: DAD
    bitOffset: 22
    bitWidth: 7
  - name: ODDFRM
    description: ODDFRM
    bitOffset: 29
    bitWidth: 1
  - name: CHDIS
    description: CHDIS
    bitOffset: 30
    bitWidth: 1
  - name: CHENA
    description: CHENA
    bitOffset: 31
    bitWidth: 1
- name: HCINT0
  displayName: HCINT0
  description: This register indicates the status of a channel with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the host channels interrupt bit in the core interrupt register (HCINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the host all channels interrupt (HAINT) register to get the exact channel
    number for the host channel-x interrupt register. The application must clear the
    appropriate bit in this register to clear the corresponding bits in the HAINT
    and GINTSTS registers.
  addressOffset: 1288
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: CHH
    description: CHH
    bitOffset: 1
    bitWidth: 1
  - name: STALL
    description: STALL
    bitOffset: 3
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 4
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 5
    bitWidth: 1
  - name: TXERR
    description: TXERR
    bitOffset: 7
    bitWidth: 1
  - name: BBERR
    description: BBERR
    bitOffset: 8
    bitWidth: 1
  - name: FRMOR
    description: FRMOR
    bitOffset: 9
    bitWidth: 1
  - name: DTERR
    description: DTERR
    bitOffset: 10
    bitWidth: 1
- name: HCINTMSK0
  displayName: HCINTMSK0
  description: This register reflects the mask for each channel status described in
    the previous section.
  addressOffset: 1292
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: CHHM
    description: CHHM
    bitOffset: 1
    bitWidth: 1
  - name: STALLM
    description: STALLM
    bitOffset: 3
    bitWidth: 1
  - name: NAKM
    description: NAKM
    bitOffset: 4
    bitWidth: 1
  - name: ACKM
    description: ACKM
    bitOffset: 5
    bitWidth: 1
  - name: TXERRM
    description: TXERRM
    bitOffset: 7
    bitWidth: 1
  - name: BBERRM
    description: BBERRM
    bitOffset: 8
    bitWidth: 1
  - name: FRMORM
    description: FRMORM
    bitOffset: 9
    bitWidth: 1
  - name: DTERRM
    description: DTERRM
    bitOffset: 10
    bitWidth: 1
- name: HCTSIZ0
  displayName: HCTSIZ0
  description: OTG host channel 0 transfer size register
  addressOffset: 1296
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: DPID
    description: DPID
    bitOffset: 29
    bitWidth: 2
  - name: DOPNG
    description: DOPNG
    bitOffset: 31
    bitWidth: 1
- name: HCCHAR1
  displayName: HCCHAR1
  description: OTG host channel 1 characteristics register
  addressOffset: 1312
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
  - name: EPNUM
    description: EPNUM
    bitOffset: 11
    bitWidth: 4
  - name: EPDIR
    description: EPDIR
    bitOffset: 15
    bitWidth: 1
  - name: LSDEV
    description: LSDEV
    bitOffset: 17
    bitWidth: 1
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
  - name: MCNT
    description: MCNT
    bitOffset: 20
    bitWidth: 2
  - name: DAD
    description: DAD
    bitOffset: 22
    bitWidth: 7
  - name: ODDFRM
    description: ODDFRM
    bitOffset: 29
    bitWidth: 1
  - name: CHDIS
    description: CHDIS
    bitOffset: 30
    bitWidth: 1
  - name: CHENA
    description: CHENA
    bitOffset: 31
    bitWidth: 1
- name: HCINT1
  displayName: HCINT1
  description: This register indicates the status of a channel with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the host channels interrupt bit in the core interrupt register (HCINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the host all channels interrupt (HAINT) register to get the exact channel
    number for the host channel-x interrupt register. The application must clear the
    appropriate bit in this register to clear the corresponding bits in the HAINT
    and GINTSTS registers.
  addressOffset: 1320
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: CHH
    description: CHH
    bitOffset: 1
    bitWidth: 1
  - name: STALL
    description: STALL
    bitOffset: 3
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 4
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 5
    bitWidth: 1
  - name: TXERR
    description: TXERR
    bitOffset: 7
    bitWidth: 1
  - name: BBERR
    description: BBERR
    bitOffset: 8
    bitWidth: 1
  - name: FRMOR
    description: FRMOR
    bitOffset: 9
    bitWidth: 1
  - name: DTERR
    description: DTERR
    bitOffset: 10
    bitWidth: 1
- name: HCINTMSK1
  displayName: HCINTMSK1
  description: This register reflects the mask for each channel status described in
    the previous section.
  addressOffset: 1324
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: CHHM
    description: CHHM
    bitOffset: 1
    bitWidth: 1
  - name: STALLM
    description: STALLM
    bitOffset: 3
    bitWidth: 1
  - name: NAKM
    description: NAKM
    bitOffset: 4
    bitWidth: 1
  - name: ACKM
    description: ACKM
    bitOffset: 5
    bitWidth: 1
  - name: TXERRM
    description: TXERRM
    bitOffset: 7
    bitWidth: 1
  - name: BBERRM
    description: BBERRM
    bitOffset: 8
    bitWidth: 1
  - name: FRMORM
    description: FRMORM
    bitOffset: 9
    bitWidth: 1
  - name: DTERRM
    description: DTERRM
    bitOffset: 10
    bitWidth: 1
- name: HCTSIZ1
  displayName: HCTSIZ1
  description: OTG host channel 1 transfer size register
  addressOffset: 1328
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: DPID
    description: DPID
    bitOffset: 29
    bitWidth: 2
  - name: DOPNG
    description: DOPNG
    bitOffset: 31
    bitWidth: 1
- name: HCCHAR2
  displayName: HCCHAR2
  description: OTG host channel 2 characteristics register
  addressOffset: 1344
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
  - name: EPNUM
    description: EPNUM
    bitOffset: 11
    bitWidth: 4
  - name: EPDIR
    description: EPDIR
    bitOffset: 15
    bitWidth: 1
  - name: LSDEV
    description: LSDEV
    bitOffset: 17
    bitWidth: 1
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
  - name: MCNT
    description: MCNT
    bitOffset: 20
    bitWidth: 2
  - name: DAD
    description: DAD
    bitOffset: 22
    bitWidth: 7
  - name: ODDFRM
    description: ODDFRM
    bitOffset: 29
    bitWidth: 1
  - name: CHDIS
    description: CHDIS
    bitOffset: 30
    bitWidth: 1
  - name: CHENA
    description: CHENA
    bitOffset: 31
    bitWidth: 1
- name: HCINT2
  displayName: HCINT2
  description: This register indicates the status of a channel with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the host channels interrupt bit in the core interrupt register (HCINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the host all channels interrupt (HAINT) register to get the exact channel
    number for the host channel-x interrupt register. The application must clear the
    appropriate bit in this register to clear the corresponding bits in the HAINT
    and GINTSTS registers.
  addressOffset: 1352
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: CHH
    description: CHH
    bitOffset: 1
    bitWidth: 1
  - name: STALL
    description: STALL
    bitOffset: 3
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 4
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 5
    bitWidth: 1
  - name: TXERR
    description: TXERR
    bitOffset: 7
    bitWidth: 1
  - name: BBERR
    description: BBERR
    bitOffset: 8
    bitWidth: 1
  - name: FRMOR
    description: FRMOR
    bitOffset: 9
    bitWidth: 1
  - name: DTERR
    description: DTERR
    bitOffset: 10
    bitWidth: 1
- name: HCINTMSK2
  displayName: HCINTMSK2
  description: This register reflects the mask for each channel status described in
    the previous section.
  addressOffset: 1356
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: CHHM
    description: CHHM
    bitOffset: 1
    bitWidth: 1
  - name: STALLM
    description: STALLM
    bitOffset: 3
    bitWidth: 1
  - name: NAKM
    description: NAKM
    bitOffset: 4
    bitWidth: 1
  - name: ACKM
    description: ACKM
    bitOffset: 5
    bitWidth: 1
  - name: TXERRM
    description: TXERRM
    bitOffset: 7
    bitWidth: 1
  - name: BBERRM
    description: BBERRM
    bitOffset: 8
    bitWidth: 1
  - name: FRMORM
    description: FRMORM
    bitOffset: 9
    bitWidth: 1
  - name: DTERRM
    description: DTERRM
    bitOffset: 10
    bitWidth: 1
- name: HCTSIZ2
  displayName: HCTSIZ2
  description: OTG host channel 2 transfer size register
  addressOffset: 1360
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: DPID
    description: DPID
    bitOffset: 29
    bitWidth: 2
  - name: DOPNG
    description: DOPNG
    bitOffset: 31
    bitWidth: 1
- name: HCCHAR3
  displayName: HCCHAR3
  description: OTG host channel 3 characteristics register
  addressOffset: 1376
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
  - name: EPNUM
    description: EPNUM
    bitOffset: 11
    bitWidth: 4
  - name: EPDIR
    description: EPDIR
    bitOffset: 15
    bitWidth: 1
  - name: LSDEV
    description: LSDEV
    bitOffset: 17
    bitWidth: 1
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
  - name: MCNT
    description: MCNT
    bitOffset: 20
    bitWidth: 2
  - name: DAD
    description: DAD
    bitOffset: 22
    bitWidth: 7
  - name: ODDFRM
    description: ODDFRM
    bitOffset: 29
    bitWidth: 1
  - name: CHDIS
    description: CHDIS
    bitOffset: 30
    bitWidth: 1
  - name: CHENA
    description: CHENA
    bitOffset: 31
    bitWidth: 1
- name: HCINT3
  displayName: HCINT3
  description: This register indicates the status of a channel with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the host channels interrupt bit in the core interrupt register (HCINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the host all channels interrupt (HAINT) register to get the exact channel
    number for the host channel-x interrupt register. The application must clear the
    appropriate bit in this register to clear the corresponding bits in the HAINT
    and GINTSTS registers.
  addressOffset: 1384
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: CHH
    description: CHH
    bitOffset: 1
    bitWidth: 1
  - name: STALL
    description: STALL
    bitOffset: 3
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 4
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 5
    bitWidth: 1
  - name: TXERR
    description: TXERR
    bitOffset: 7
    bitWidth: 1
  - name: BBERR
    description: BBERR
    bitOffset: 8
    bitWidth: 1
  - name: FRMOR
    description: FRMOR
    bitOffset: 9
    bitWidth: 1
  - name: DTERR
    description: DTERR
    bitOffset: 10
    bitWidth: 1
- name: HCINTMSK3
  displayName: HCINTMSK3
  description: This register reflects the mask for each channel status described in
    the previous section.
  addressOffset: 1388
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: CHHM
    description: CHHM
    bitOffset: 1
    bitWidth: 1
  - name: STALLM
    description: STALLM
    bitOffset: 3
    bitWidth: 1
  - name: NAKM
    description: NAKM
    bitOffset: 4
    bitWidth: 1
  - name: ACKM
    description: ACKM
    bitOffset: 5
    bitWidth: 1
  - name: TXERRM
    description: TXERRM
    bitOffset: 7
    bitWidth: 1
  - name: BBERRM
    description: BBERRM
    bitOffset: 8
    bitWidth: 1
  - name: FRMORM
    description: FRMORM
    bitOffset: 9
    bitWidth: 1
  - name: DTERRM
    description: DTERRM
    bitOffset: 10
    bitWidth: 1
- name: HCTSIZ3
  displayName: HCTSIZ3
  description: OTG host channel 3 transfer size register
  addressOffset: 1392
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: DPID
    description: DPID
    bitOffset: 29
    bitWidth: 2
  - name: DOPNG
    description: DOPNG
    bitOffset: 31
    bitWidth: 1
- name: HCCHAR4
  displayName: HCCHAR4
  description: OTG host channel 4 characteristics register
  addressOffset: 1408
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
  - name: EPNUM
    description: EPNUM
    bitOffset: 11
    bitWidth: 4
  - name: EPDIR
    description: EPDIR
    bitOffset: 15
    bitWidth: 1
  - name: LSDEV
    description: LSDEV
    bitOffset: 17
    bitWidth: 1
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
  - name: MCNT
    description: MCNT
    bitOffset: 20
    bitWidth: 2
  - name: DAD
    description: DAD
    bitOffset: 22
    bitWidth: 7
  - name: ODDFRM
    description: ODDFRM
    bitOffset: 29
    bitWidth: 1
  - name: CHDIS
    description: CHDIS
    bitOffset: 30
    bitWidth: 1
  - name: CHENA
    description: CHENA
    bitOffset: 31
    bitWidth: 1
- name: HCINT4
  displayName: HCINT4
  description: This register indicates the status of a channel with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the host channels interrupt bit in the core interrupt register (HCINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the host all channels interrupt (HAINT) register to get the exact channel
    number for the host channel-x interrupt register. The application must clear the
    appropriate bit in this register to clear the corresponding bits in the HAINT
    and GINTSTS registers.
  addressOffset: 1416
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: CHH
    description: CHH
    bitOffset: 1
    bitWidth: 1
  - name: STALL
    description: STALL
    bitOffset: 3
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 4
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 5
    bitWidth: 1
  - name: TXERR
    description: TXERR
    bitOffset: 7
    bitWidth: 1
  - name: BBERR
    description: BBERR
    bitOffset: 8
    bitWidth: 1
  - name: FRMOR
    description: FRMOR
    bitOffset: 9
    bitWidth: 1
  - name: DTERR
    description: DTERR
    bitOffset: 10
    bitWidth: 1
- name: HCINTMSK4
  displayName: HCINTMSK4
  description: This register reflects the mask for each channel status described in
    the previous section.
  addressOffset: 1420
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: CHHM
    description: CHHM
    bitOffset: 1
    bitWidth: 1
  - name: STALLM
    description: STALLM
    bitOffset: 3
    bitWidth: 1
  - name: NAKM
    description: NAKM
    bitOffset: 4
    bitWidth: 1
  - name: ACKM
    description: ACKM
    bitOffset: 5
    bitWidth: 1
  - name: TXERRM
    description: TXERRM
    bitOffset: 7
    bitWidth: 1
  - name: BBERRM
    description: BBERRM
    bitOffset: 8
    bitWidth: 1
  - name: FRMORM
    description: FRMORM
    bitOffset: 9
    bitWidth: 1
  - name: DTERRM
    description: DTERRM
    bitOffset: 10
    bitWidth: 1
- name: HCTSIZ4
  displayName: HCTSIZ4
  description: OTG host channel 4 transfer size register
  addressOffset: 1424
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: DPID
    description: DPID
    bitOffset: 29
    bitWidth: 2
  - name: DOPNG
    description: DOPNG
    bitOffset: 31
    bitWidth: 1
- name: HCCHAR5
  displayName: HCCHAR5
  description: OTG host channel 5 characteristics register
  addressOffset: 1440
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
  - name: EPNUM
    description: EPNUM
    bitOffset: 11
    bitWidth: 4
  - name: EPDIR
    description: EPDIR
    bitOffset: 15
    bitWidth: 1
  - name: LSDEV
    description: LSDEV
    bitOffset: 17
    bitWidth: 1
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
  - name: MCNT
    description: MCNT
    bitOffset: 20
    bitWidth: 2
  - name: DAD
    description: DAD
    bitOffset: 22
    bitWidth: 7
  - name: ODDFRM
    description: ODDFRM
    bitOffset: 29
    bitWidth: 1
  - name: CHDIS
    description: CHDIS
    bitOffset: 30
    bitWidth: 1
  - name: CHENA
    description: CHENA
    bitOffset: 31
    bitWidth: 1
- name: HCINT5
  displayName: HCINT5
  description: This register indicates the status of a channel with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the host channels interrupt bit in the core interrupt register (HCINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the host all channels interrupt (HAINT) register to get the exact channel
    number for the host channel-x interrupt register. The application must clear the
    appropriate bit in this register to clear the corresponding bits in the HAINT
    and GINTSTS registers.
  addressOffset: 1448
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: CHH
    description: CHH
    bitOffset: 1
    bitWidth: 1
  - name: STALL
    description: STALL
    bitOffset: 3
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 4
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 5
    bitWidth: 1
  - name: TXERR
    description: TXERR
    bitOffset: 7
    bitWidth: 1
  - name: BBERR
    description: BBERR
    bitOffset: 8
    bitWidth: 1
  - name: FRMOR
    description: FRMOR
    bitOffset: 9
    bitWidth: 1
  - name: DTERR
    description: DTERR
    bitOffset: 10
    bitWidth: 1
- name: HCINTMSK5
  displayName: HCINTMSK5
  description: This register reflects the mask for each channel status described in
    the previous section.
  addressOffset: 1452
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: CHHM
    description: CHHM
    bitOffset: 1
    bitWidth: 1
  - name: STALLM
    description: STALLM
    bitOffset: 3
    bitWidth: 1
  - name: NAKM
    description: NAKM
    bitOffset: 4
    bitWidth: 1
  - name: ACKM
    description: ACKM
    bitOffset: 5
    bitWidth: 1
  - name: TXERRM
    description: TXERRM
    bitOffset: 7
    bitWidth: 1
  - name: BBERRM
    description: BBERRM
    bitOffset: 8
    bitWidth: 1
  - name: FRMORM
    description: FRMORM
    bitOffset: 9
    bitWidth: 1
  - name: DTERRM
    description: DTERRM
    bitOffset: 10
    bitWidth: 1
- name: HCTSIZ5
  displayName: HCTSIZ5
  description: OTG host channel 5 transfer size register
  addressOffset: 1456
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: DPID
    description: DPID
    bitOffset: 29
    bitWidth: 2
  - name: DOPNG
    description: DOPNG
    bitOffset: 31
    bitWidth: 1
- name: HCCHAR6
  displayName: HCCHAR6
  description: OTG host channel 6 characteristics register
  addressOffset: 1472
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
  - name: EPNUM
    description: EPNUM
    bitOffset: 11
    bitWidth: 4
  - name: EPDIR
    description: EPDIR
    bitOffset: 15
    bitWidth: 1
  - name: LSDEV
    description: LSDEV
    bitOffset: 17
    bitWidth: 1
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
  - name: MCNT
    description: MCNT
    bitOffset: 20
    bitWidth: 2
  - name: DAD
    description: DAD
    bitOffset: 22
    bitWidth: 7
  - name: ODDFRM
    description: ODDFRM
    bitOffset: 29
    bitWidth: 1
  - name: CHDIS
    description: CHDIS
    bitOffset: 30
    bitWidth: 1
  - name: CHENA
    description: CHENA
    bitOffset: 31
    bitWidth: 1
- name: HCINT6
  displayName: HCINT6
  description: This register indicates the status of a channel with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the host channels interrupt bit in the core interrupt register (HCINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the host all channels interrupt (HAINT) register to get the exact channel
    number for the host channel-x interrupt register. The application must clear the
    appropriate bit in this register to clear the corresponding bits in the HAINT
    and GINTSTS registers.
  addressOffset: 1480
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: CHH
    description: CHH
    bitOffset: 1
    bitWidth: 1
  - name: STALL
    description: STALL
    bitOffset: 3
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 4
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 5
    bitWidth: 1
  - name: TXERR
    description: TXERR
    bitOffset: 7
    bitWidth: 1
  - name: BBERR
    description: BBERR
    bitOffset: 8
    bitWidth: 1
  - name: FRMOR
    description: FRMOR
    bitOffset: 9
    bitWidth: 1
  - name: DTERR
    description: DTERR
    bitOffset: 10
    bitWidth: 1
- name: HCINTMSK6
  displayName: HCINTMSK6
  description: This register reflects the mask for each channel status described in
    the previous section.
  addressOffset: 1484
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: CHHM
    description: CHHM
    bitOffset: 1
    bitWidth: 1
  - name: STALLM
    description: STALLM
    bitOffset: 3
    bitWidth: 1
  - name: NAKM
    description: NAKM
    bitOffset: 4
    bitWidth: 1
  - name: ACKM
    description: ACKM
    bitOffset: 5
    bitWidth: 1
  - name: TXERRM
    description: TXERRM
    bitOffset: 7
    bitWidth: 1
  - name: BBERRM
    description: BBERRM
    bitOffset: 8
    bitWidth: 1
  - name: FRMORM
    description: FRMORM
    bitOffset: 9
    bitWidth: 1
  - name: DTERRM
    description: DTERRM
    bitOffset: 10
    bitWidth: 1
- name: HCTSIZ6
  displayName: HCTSIZ6
  description: OTG host channel 6 transfer size register
  addressOffset: 1488
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: DPID
    description: DPID
    bitOffset: 29
    bitWidth: 2
  - name: DOPNG
    description: DOPNG
    bitOffset: 31
    bitWidth: 1
- name: HCCHAR7
  displayName: HCCHAR7
  description: OTG host channel 7 characteristics register
  addressOffset: 1504
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
  - name: EPNUM
    description: EPNUM
    bitOffset: 11
    bitWidth: 4
  - name: EPDIR
    description: EPDIR
    bitOffset: 15
    bitWidth: 1
  - name: LSDEV
    description: LSDEV
    bitOffset: 17
    bitWidth: 1
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
  - name: MCNT
    description: MCNT
    bitOffset: 20
    bitWidth: 2
  - name: DAD
    description: DAD
    bitOffset: 22
    bitWidth: 7
  - name: ODDFRM
    description: ODDFRM
    bitOffset: 29
    bitWidth: 1
  - name: CHDIS
    description: CHDIS
    bitOffset: 30
    bitWidth: 1
  - name: CHENA
    description: CHENA
    bitOffset: 31
    bitWidth: 1
- name: HCINT7
  displayName: HCINT7
  description: This register indicates the status of a channel with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the host channels interrupt bit in the core interrupt register (HCINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the host all channels interrupt (HAINT) register to get the exact channel
    number for the host channel-x interrupt register. The application must clear the
    appropriate bit in this register to clear the corresponding bits in the HAINT
    and GINTSTS registers.
  addressOffset: 1512
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: CHH
    description: CHH
    bitOffset: 1
    bitWidth: 1
  - name: STALL
    description: STALL
    bitOffset: 3
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 4
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 5
    bitWidth: 1
  - name: TXERR
    description: TXERR
    bitOffset: 7
    bitWidth: 1
  - name: BBERR
    description: BBERR
    bitOffset: 8
    bitWidth: 1
  - name: FRMOR
    description: FRMOR
    bitOffset: 9
    bitWidth: 1
  - name: DTERR
    description: DTERR
    bitOffset: 10
    bitWidth: 1
- name: HCINTMSK7
  displayName: HCINTMSK7
  description: This register reflects the mask for each channel status described in
    the previous section.
  addressOffset: 1516
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: CHHM
    description: CHHM
    bitOffset: 1
    bitWidth: 1
  - name: STALLM
    description: STALLM
    bitOffset: 3
    bitWidth: 1
  - name: NAKM
    description: NAKM
    bitOffset: 4
    bitWidth: 1
  - name: ACKM
    description: ACKM
    bitOffset: 5
    bitWidth: 1
  - name: TXERRM
    description: TXERRM
    bitOffset: 7
    bitWidth: 1
  - name: BBERRM
    description: BBERRM
    bitOffset: 8
    bitWidth: 1
  - name: FRMORM
    description: FRMORM
    bitOffset: 9
    bitWidth: 1
  - name: DTERRM
    description: DTERRM
    bitOffset: 10
    bitWidth: 1
- name: HCTSIZ7
  displayName: HCTSIZ7
  description: OTG host channel 7 transfer size register
  addressOffset: 1520
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: DPID
    description: DPID
    bitOffset: 29
    bitWidth: 2
  - name: DOPNG
    description: DOPNG
    bitOffset: 31
    bitWidth: 1
- name: HCCHAR8
  displayName: HCCHAR8
  description: OTG host channel 8 characteristics register
  addressOffset: 1536
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
  - name: EPNUM
    description: EPNUM
    bitOffset: 11
    bitWidth: 4
  - name: EPDIR
    description: EPDIR
    bitOffset: 15
    bitWidth: 1
  - name: LSDEV
    description: LSDEV
    bitOffset: 17
    bitWidth: 1
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
  - name: MCNT
    description: MCNT
    bitOffset: 20
    bitWidth: 2
  - name: DAD
    description: DAD
    bitOffset: 22
    bitWidth: 7
  - name: ODDFRM
    description: ODDFRM
    bitOffset: 29
    bitWidth: 1
  - name: CHDIS
    description: CHDIS
    bitOffset: 30
    bitWidth: 1
  - name: CHENA
    description: CHENA
    bitOffset: 31
    bitWidth: 1
- name: HCINT8
  displayName: HCINT8
  description: This register indicates the status of a channel with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the host channels interrupt bit in the core interrupt register (HCINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the host all channels interrupt (HAINT) register to get the exact channel
    number for the host channel-x interrupt register. The application must clear the
    appropriate bit in this register to clear the corresponding bits in the HAINT
    and GINTSTS registers.
  addressOffset: 1544
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: CHH
    description: CHH
    bitOffset: 1
    bitWidth: 1
  - name: STALL
    description: STALL
    bitOffset: 3
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 4
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 5
    bitWidth: 1
  - name: TXERR
    description: TXERR
    bitOffset: 7
    bitWidth: 1
  - name: BBERR
    description: BBERR
    bitOffset: 8
    bitWidth: 1
  - name: FRMOR
    description: FRMOR
    bitOffset: 9
    bitWidth: 1
  - name: DTERR
    description: DTERR
    bitOffset: 10
    bitWidth: 1
- name: HCINTMSK8
  displayName: HCINTMSK8
  description: This register reflects the mask for each channel status described in
    the previous section.
  addressOffset: 1548
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: CHHM
    description: CHHM
    bitOffset: 1
    bitWidth: 1
  - name: STALLM
    description: STALLM
    bitOffset: 3
    bitWidth: 1
  - name: NAKM
    description: NAKM
    bitOffset: 4
    bitWidth: 1
  - name: ACKM
    description: ACKM
    bitOffset: 5
    bitWidth: 1
  - name: TXERRM
    description: TXERRM
    bitOffset: 7
    bitWidth: 1
  - name: BBERRM
    description: BBERRM
    bitOffset: 8
    bitWidth: 1
  - name: FRMORM
    description: FRMORM
    bitOffset: 9
    bitWidth: 1
  - name: DTERRM
    description: DTERRM
    bitOffset: 10
    bitWidth: 1
- name: HCTSIZ8
  displayName: HCTSIZ8
  description: OTG host channel 8 transfer size register
  addressOffset: 1552
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: DPID
    description: DPID
    bitOffset: 29
    bitWidth: 2
  - name: DOPNG
    description: DOPNG
    bitOffset: 31
    bitWidth: 1
- name: HCCHAR9
  displayName: HCCHAR9
  description: OTG host channel 9 characteristics register
  addressOffset: 1568
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
  - name: EPNUM
    description: EPNUM
    bitOffset: 11
    bitWidth: 4
  - name: EPDIR
    description: EPDIR
    bitOffset: 15
    bitWidth: 1
  - name: LSDEV
    description: LSDEV
    bitOffset: 17
    bitWidth: 1
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
  - name: MCNT
    description: MCNT
    bitOffset: 20
    bitWidth: 2
  - name: DAD
    description: DAD
    bitOffset: 22
    bitWidth: 7
  - name: ODDFRM
    description: ODDFRM
    bitOffset: 29
    bitWidth: 1
  - name: CHDIS
    description: CHDIS
    bitOffset: 30
    bitWidth: 1
  - name: CHENA
    description: CHENA
    bitOffset: 31
    bitWidth: 1
- name: HCINT9
  displayName: HCINT9
  description: This register indicates the status of a channel with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the host channels interrupt bit in the core interrupt register (HCINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the host all channels interrupt (HAINT) register to get the exact channel
    number for the host channel-x interrupt register. The application must clear the
    appropriate bit in this register to clear the corresponding bits in the HAINT
    and GINTSTS registers.
  addressOffset: 1576
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: CHH
    description: CHH
    bitOffset: 1
    bitWidth: 1
  - name: STALL
    description: STALL
    bitOffset: 3
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 4
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 5
    bitWidth: 1
  - name: TXERR
    description: TXERR
    bitOffset: 7
    bitWidth: 1
  - name: BBERR
    description: BBERR
    bitOffset: 8
    bitWidth: 1
  - name: FRMOR
    description: FRMOR
    bitOffset: 9
    bitWidth: 1
  - name: DTERR
    description: DTERR
    bitOffset: 10
    bitWidth: 1
- name: HCINTMSK9
  displayName: HCINTMSK9
  description: This register reflects the mask for each channel status described in
    the previous section.
  addressOffset: 1580
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: CHHM
    description: CHHM
    bitOffset: 1
    bitWidth: 1
  - name: STALLM
    description: STALLM
    bitOffset: 3
    bitWidth: 1
  - name: NAKM
    description: NAKM
    bitOffset: 4
    bitWidth: 1
  - name: ACKM
    description: ACKM
    bitOffset: 5
    bitWidth: 1
  - name: TXERRM
    description: TXERRM
    bitOffset: 7
    bitWidth: 1
  - name: BBERRM
    description: BBERRM
    bitOffset: 8
    bitWidth: 1
  - name: FRMORM
    description: FRMORM
    bitOffset: 9
    bitWidth: 1
  - name: DTERRM
    description: DTERRM
    bitOffset: 10
    bitWidth: 1
- name: HCTSIZ9
  displayName: HCTSIZ9
  description: OTG host channel 9 transfer size register
  addressOffset: 1584
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: DPID
    description: DPID
    bitOffset: 29
    bitWidth: 2
  - name: DOPNG
    description: DOPNG
    bitOffset: 31
    bitWidth: 1
- name: HCCHAR10
  displayName: HCCHAR10
  description: OTG host channel 10 characteristics register
  addressOffset: 1600
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
  - name: EPNUM
    description: EPNUM
    bitOffset: 11
    bitWidth: 4
  - name: EPDIR
    description: EPDIR
    bitOffset: 15
    bitWidth: 1
  - name: LSDEV
    description: LSDEV
    bitOffset: 17
    bitWidth: 1
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
  - name: MCNT
    description: MCNT
    bitOffset: 20
    bitWidth: 2
  - name: DAD
    description: DAD
    bitOffset: 22
    bitWidth: 7
  - name: ODDFRM
    description: ODDFRM
    bitOffset: 29
    bitWidth: 1
  - name: CHDIS
    description: CHDIS
    bitOffset: 30
    bitWidth: 1
  - name: CHENA
    description: CHENA
    bitOffset: 31
    bitWidth: 1
- name: HCINT10
  displayName: HCINT10
  description: This register indicates the status of a channel with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the host channels interrupt bit in the core interrupt register (HCINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the host all channels interrupt (HAINT) register to get the exact channel
    number for the host channel-x interrupt register. The application must clear the
    appropriate bit in this register to clear the corresponding bits in the HAINT
    and GINTSTS registers.
  addressOffset: 1608
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: CHH
    description: CHH
    bitOffset: 1
    bitWidth: 1
  - name: STALL
    description: STALL
    bitOffset: 3
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 4
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 5
    bitWidth: 1
  - name: TXERR
    description: TXERR
    bitOffset: 7
    bitWidth: 1
  - name: BBERR
    description: BBERR
    bitOffset: 8
    bitWidth: 1
  - name: FRMOR
    description: FRMOR
    bitOffset: 9
    bitWidth: 1
  - name: DTERR
    description: DTERR
    bitOffset: 10
    bitWidth: 1
- name: HCINTMSK10
  displayName: HCINTMSK10
  description: This register reflects the mask for each channel status described in
    the previous section.
  addressOffset: 1612
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: CHHM
    description: CHHM
    bitOffset: 1
    bitWidth: 1
  - name: STALLM
    description: STALLM
    bitOffset: 3
    bitWidth: 1
  - name: NAKM
    description: NAKM
    bitOffset: 4
    bitWidth: 1
  - name: ACKM
    description: ACKM
    bitOffset: 5
    bitWidth: 1
  - name: TXERRM
    description: TXERRM
    bitOffset: 7
    bitWidth: 1
  - name: BBERRM
    description: BBERRM
    bitOffset: 8
    bitWidth: 1
  - name: FRMORM
    description: FRMORM
    bitOffset: 9
    bitWidth: 1
  - name: DTERRM
    description: DTERRM
    bitOffset: 10
    bitWidth: 1
- name: HCTSIZ10
  displayName: HCTSIZ10
  description: OTG host channel 10 transfer size register
  addressOffset: 1616
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: DPID
    description: DPID
    bitOffset: 29
    bitWidth: 2
  - name: DOPNG
    description: DOPNG
    bitOffset: 31
    bitWidth: 1
- name: HCCHAR11
  displayName: HCCHAR11
  description: OTG host channel 11 characteristics register
  addressOffset: 1632
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
  - name: EPNUM
    description: EPNUM
    bitOffset: 11
    bitWidth: 4
  - name: EPDIR
    description: EPDIR
    bitOffset: 15
    bitWidth: 1
  - name: LSDEV
    description: LSDEV
    bitOffset: 17
    bitWidth: 1
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
  - name: MCNT
    description: MCNT
    bitOffset: 20
    bitWidth: 2
  - name: DAD
    description: DAD
    bitOffset: 22
    bitWidth: 7
  - name: ODDFRM
    description: ODDFRM
    bitOffset: 29
    bitWidth: 1
  - name: CHDIS
    description: CHDIS
    bitOffset: 30
    bitWidth: 1
  - name: CHENA
    description: CHENA
    bitOffset: 31
    bitWidth: 1
- name: HCINT11
  displayName: HCINT11
  description: This register indicates the status of a channel with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the host channels interrupt bit in the core interrupt register (HCINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the host all channels interrupt (HAINT) register to get the exact channel
    number for the host channel-x interrupt register. The application must clear the
    appropriate bit in this register to clear the corresponding bits in the HAINT
    and GINTSTS registers.
  addressOffset: 1640
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: CHH
    description: CHH
    bitOffset: 1
    bitWidth: 1
  - name: STALL
    description: STALL
    bitOffset: 3
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 4
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 5
    bitWidth: 1
  - name: TXERR
    description: TXERR
    bitOffset: 7
    bitWidth: 1
  - name: BBERR
    description: BBERR
    bitOffset: 8
    bitWidth: 1
  - name: FRMOR
    description: FRMOR
    bitOffset: 9
    bitWidth: 1
  - name: DTERR
    description: DTERR
    bitOffset: 10
    bitWidth: 1
- name: HCINTMSK11
  displayName: HCINTMSK11
  description: This register reflects the mask for each channel status described in
    the previous section.
  addressOffset: 1644
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: CHHM
    description: CHHM
    bitOffset: 1
    bitWidth: 1
  - name: STALLM
    description: STALLM
    bitOffset: 3
    bitWidth: 1
  - name: NAKM
    description: NAKM
    bitOffset: 4
    bitWidth: 1
  - name: ACKM
    description: ACKM
    bitOffset: 5
    bitWidth: 1
  - name: TXERRM
    description: TXERRM
    bitOffset: 7
    bitWidth: 1
  - name: BBERRM
    description: BBERRM
    bitOffset: 8
    bitWidth: 1
  - name: FRMORM
    description: FRMORM
    bitOffset: 9
    bitWidth: 1
  - name: DTERRM
    description: DTERRM
    bitOffset: 10
    bitWidth: 1
- name: HCTSIZ11
  displayName: HCTSIZ11
  description: OTG host channel 11 transfer size register
  addressOffset: 1648
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: DPID
    description: DPID
    bitOffset: 29
    bitWidth: 2
  - name: DOPNG
    description: DOPNG
    bitOffset: 31
    bitWidth: 1
- name: DCFG
  displayName: DCFG
  description: This register configures the core in device mode after power-on or
    after certain control commands or enumeration. Do not make changes to this register
    after initial programming.
  addressOffset: 2048
  size: 32
  access: read-write
  resetValue: 35651584
  fields:
  - name: DSPD
    description: DSPD
    bitOffset: 0
    bitWidth: 2
  - name: NZLSOHSK
    description: NZLSOHSK
    bitOffset: 2
    bitWidth: 1
  - name: DAD
    description: DAD
    bitOffset: 4
    bitWidth: 7
  - name: PFIVL
    description: PFIVL
    bitOffset: 11
    bitWidth: 2
  - name: ERRATIM
    description: ERRATIM
    bitOffset: 15
    bitWidth: 1
- name: DCTL
  displayName: DCTL
  description: OTG device control register
  addressOffset: 2052
  size: 32
  resetValue: 2
  fields:
  - name: RWUSIG
    description: RWUSIG
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: SDIS
    description: SDIS
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: GINSTS
    description: GINSTS
    bitOffset: 2
    bitWidth: 1
    access: read-only
  - name: GONSTS
    description: GONSTS
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: TCTL
    description: TCTL
    bitOffset: 4
    bitWidth: 3
    access: read-write
  - name: SGINAK
    description: SGINAK
    bitOffset: 7
    bitWidth: 1
    access: write-only
  - name: CGINAK
    description: CGINAK
    bitOffset: 8
    bitWidth: 1
    access: write-only
  - name: SGONAK
    description: SGONAK
    bitOffset: 9
    bitWidth: 1
    access: write-only
  - name: CGONAK
    description: CGONAK
    bitOffset: 10
    bitWidth: 1
    access: write-only
  - name: POPRGDNE
    description: POPRGDNE
    bitOffset: 11
    bitWidth: 1
    access: read-write
  - name: DSBESLRJCT
    description: DSBESLRJCT
    bitOffset: 18
    bitWidth: 1
    access: read-write
- name: DSTS
  displayName: DSTS
  description: This register indicates the status of the core with respect to USB-related
    events. It must be read on interrupts from the device all interrupts (DAINT) register.
  addressOffset: 2056
  size: 32
  access: read-only
  resetValue: 16
  fields:
  - name: SUSPSTS
    description: SUSPSTS
    bitOffset: 0
    bitWidth: 1
  - name: ENUMSPD
    description: ENUMSPD
    bitOffset: 1
    bitWidth: 2
  - name: EERR
    description: EERR
    bitOffset: 3
    bitWidth: 1
  - name: FNSOF
    description: FNSOF
    bitOffset: 8
    bitWidth: 14
  - name: DEVLNSTS
    description: DEVLNSTS
    bitOffset: 22
    bitWidth: 2
- name: DIEPMSK
  displayName: DIEPMSK
  description: This register works with each of the DIEPINTx registers for all endpoints
    to generate an interrupt per IN endpoint. The IN endpoint interrupt for a specific
    status in the DIEPINTx register can be masked by writing to the corresponding
    bit in this register. Status bits are masked by default.
  addressOffset: 2064
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: EPDM
    description: EPDM
    bitOffset: 1
    bitWidth: 1
  - name: TOM
    description: TOM
    bitOffset: 3
    bitWidth: 1
  - name: ITTXFEMSK
    description: ITTXFEMSK
    bitOffset: 4
    bitWidth: 1
  - name: INEPNMM
    description: INEPNMM
    bitOffset: 5
    bitWidth: 1
  - name: INEPNEM
    description: INEPNEM
    bitOffset: 6
    bitWidth: 1
  - name: NAKM
    description: NAKM
    bitOffset: 13
    bitWidth: 1
- name: DOEPMSK
  displayName: DOEPMSK
  description: This register works with each of the DOEPINTx registers for all endpoints
    to generate an interrupt per OUT endpoint. The OUT endpoint interrupt for a specific
    status in the DOEPINTx register can be masked by writing into the corresponding
    bit in this register. Status bits are masked by default.
  addressOffset: 2068
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRCM
    description: XFRCM
    bitOffset: 0
    bitWidth: 1
  - name: EPDM
    description: EPDM
    bitOffset: 1
    bitWidth: 1
  - name: STUPM
    description: STUPM
    bitOffset: 3
    bitWidth: 1
  - name: OTEPDM
    description: OTEPDM
    bitOffset: 4
    bitWidth: 1
  - name: STSPHSRXM
    description: STSPHSRXM
    bitOffset: 5
    bitWidth: 1
  - name: OUTPKTERRM
    description: OUTPKTERRM
    bitOffset: 8
    bitWidth: 1
  - name: BERRM
    description: BERRM
    bitOffset: 12
    bitWidth: 1
  - name: NAKMSK
    description: NAKMSK
    bitOffset: 13
    bitWidth: 1
- name: DAINT
  displayName: DAINT
  description: When a significant event occurs on an endpoint, a DAINT register interrupts
    the application using the device OUT endpoints interrupt bit or device IN endpoints
    interrupt bit of the GINTSTS register (OEPINT or IEPINT in GINTSTS, respectively).
    There is one interrupt bit per endpoint, up to a maximum of 16 bits for OUT endpoints
    and 16 bits for IN endpoints. For a bidirectional endpoint, the corresponding
    IN and OUT interrupt bits are used. Bits in this register are set and cleared
    when the application sets and clears bits in the corresponding device endpoint-x
    interrupt register (DIEPINTx/DOEPINTx).
  addressOffset: 2072
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: IEPINT
    description: IEPINT
    bitOffset: 0
    bitWidth: 16
  - name: OEPINT
    description: OEPINT
    bitOffset: 16
    bitWidth: 16
- name: DAINTMSK
  displayName: DAINTMSK
  description: The DAINTMSK register works with the device endpoint interrupt register
    to interrupt the application when an event occurs on a device endpoint. However,
    the DAINT register bit corresponding to that interrupt is still set.
  addressOffset: 2076
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: IEPM
    description: IEPM
    bitOffset: 0
    bitWidth: 16
  - name: OEPM
    description: OEPM
    bitOffset: 16
    bitWidth: 16
- name: DVBUSDIS
  displayName: DVBUSDIS
  description: This register specifies the VBUS discharge time after VBUS pulsing
    during SRP.
  addressOffset: 2088
  size: 32
  access: read-write
  resetValue: 6103
  fields:
  - name: VBUSDT
    description: VBUSDT
    bitOffset: 0
    bitWidth: 16
- name: DVBUSPULSE
  displayName: DVBUSPULSE
  description: This register specifies the VBUS pulsing time during SRP.
  addressOffset: 2092
  size: 32
  access: read-write
  resetValue: 1464
  fields:
  - name: DVBUSP
    description: DVBUSP
    bitOffset: 0
    bitWidth: 16
- name: DIEPEMPMSK
  displayName: DIEPEMPMSK
  description: This register is used to control the IN endpoint FIFO empty interrupt
    generation (TXFE_DIEPINTx).
  addressOffset: 2100
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: INEPTXFEM
    description: INEPTXFEM
    bitOffset: 0
    bitWidth: 16
- name: DIEPCTL0
  displayName: DIEPCTL0
  description: The application uses this register to control the behavior of each
    logical endpoint other than endpoint 0.
  addressOffset: 2304
  size: 32
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 2
    access: read-write
  - name: USBAEP
    description: USBAEP
    bitOffset: 15
    bitWidth: 1
    access: read-only
  - name: NAKSTS
    description: NAKSTS
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
    access: read-write
  - name: STALL
    description: STALL
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: TXFNUM
    description: TXFNUM
    bitOffset: 22
    bitWidth: 4
    access: read-write
  - name: CNAK
    description: CNAK
    bitOffset: 26
    bitWidth: 1
    access: write-only
  - name: SNAK
    description: SNAK
    bitOffset: 27
    bitWidth: 1
    access: write-only
  - name: EPDIS
    description: EPDIS
    bitOffset: 30
    bitWidth: 1
    access: read-write
  - name: EPENA
    description: EPENA
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: DIEPINT0
  displayName: DIEPINT0
  description: This register indicates the status of an endpoint with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the IN endpoints interrupt bit of the core interrupt register (IEPINT
    in GINTSTS) is set. Before the application can read this register, it must first
    read the device all endpoints interrupt (DAINT) register to get the exact endpoint
    number for the device endpoint-x interrupt register. The application must clear
    the appropriate bit in this register to clear the corresponding bits in the DAINT
    and GINTSTS registers.
  addressOffset: 2312
  size: 32
  resetValue: 128
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: EPDISD
    description: EPDISD
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: TOC
    description: TOC
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: ITTXFE
    description: ITTXFE
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: INEPNM
    description: INEPNM
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: INEPNE
    description: INEPNE
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: TXFE
    description: TXFE
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: PKTDRPSTS
    description: PKTDRPSTS
    bitOffset: 11
    bitWidth: 1
    access: read-write
  - name: NAK
    description: NAK
    bitOffset: 13
    bitWidth: 1
    access: read-write
- name: DIEPTSIZ0
  displayName: DIEPTSIZ0
  description: The application must modify this register before enabling endpoint
    0.
  addressOffset: 2320
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 7
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 2
- name: DTXFSTS0
  displayName: DTXFSTS0
  description: This read-only register contains the free space information for the
    device IN endpoint Tx FIFO.
  addressOffset: 2328
  size: 32
  access: read-only
  resetValue: 512
  fields:
  - name: INEPTFSAV
    description: INEPTFSAV
    bitOffset: 0
    bitWidth: 16
- name: DIEPCTL1
  displayName: DIEPCTL1
  description: The application uses this register to control the behavior of each
    logical endpoint other than endpoint 0.
  addressOffset: 2336
  size: 32
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
    access: read-write
  - name: USBAEP
    description: USBAEP
    bitOffset: 15
    bitWidth: 1
    access: read-write
  - name: EONUM_DPIP
    description: EONUM_DPIP
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: NAKSTS
    description: NAKSTS
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
    access: read-write
  - name: STALL
    description: STALL
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: TXFNUM
    description: TXFNUM
    bitOffset: 22
    bitWidth: 4
    access: read-write
  - name: CNAK
    description: CNAK
    bitOffset: 26
    bitWidth: 1
    access: write-only
  - name: SNAK
    description: SNAK
    bitOffset: 27
    bitWidth: 1
    access: write-only
  - name: SD0PID_SEVNFRM
    description: SD0PID_SEVNFRM
    bitOffset: 28
    bitWidth: 1
    access: write-only
  - name: SODDFRM
    description: SODDFRM
    bitOffset: 29
    bitWidth: 1
    access: write-only
  - name: EPDIS
    description: EPDIS
    bitOffset: 30
    bitWidth: 1
    access: read-write
  - name: EPENA
    description: EPENA
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: DIEPINT1
  displayName: DIEPINT1
  description: This register indicates the status of an endpoint with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the IN endpoints interrupt bit of the core interrupt register (IEPINT
    in GINTSTS) is set. Before the application can read this register, it must first
    read the device all endpoints interrupt (DAINT) register to get the exact endpoint
    number for the device endpoint-x interrupt register. The application must clear
    the appropriate bit in this register to clear the corresponding bits in the DAINT
    and GINTSTS registers.
  addressOffset: 2344
  size: 32
  resetValue: 128
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: EPDISD
    description: EPDISD
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: TOC
    description: TOC
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: ITTXFE
    description: ITTXFE
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: INEPNM
    description: INEPNM
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: INEPNE
    description: INEPNE
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: TXFE
    description: TXFE
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: PKTDRPSTS
    description: PKTDRPSTS
    bitOffset: 11
    bitWidth: 1
    access: read-write
  - name: NAK
    description: NAK
    bitOffset: 13
    bitWidth: 1
    access: read-write
- name: DIEPTSIZ1
  displayName: DIEPTSIZ1
  description: The application must modify this register before enabling the endpoint.
    Once the endpoint is enabled using the endpoint enable bit in the DIEPCTLx registers
    (EPENA bit in DIEPCTLx), the core modifies this register. The application can
    only read this register once the core has cleared the endpoint enable bit.
  addressOffset: 2352
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: MCNT
    description: MCNT
    bitOffset: 29
    bitWidth: 2
- name: DTXFSTS1
  displayName: DTXFSTS1
  description: This read-only register contains the free space information for the
    device IN endpoint Tx FIFO.
  addressOffset: 2360
  size: 32
  access: read-only
  resetValue: 512
  fields:
  - name: INEPTFSAV
    description: INEPTFSAV
    bitOffset: 0
    bitWidth: 16
- name: DIEPCTL2
  displayName: DIEPCTL2
  description: The application uses this register to control the behavior of each
    logical endpoint other than endpoint 0.
  addressOffset: 2368
  size: 32
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
    access: read-write
  - name: USBAEP
    description: USBAEP
    bitOffset: 15
    bitWidth: 1
    access: read-write
  - name: EONUM_DPIP
    description: EONUM_DPIP
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: NAKSTS
    description: NAKSTS
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
    access: read-write
  - name: STALL
    description: STALL
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: TXFNUM
    description: TXFNUM
    bitOffset: 22
    bitWidth: 4
    access: read-write
  - name: CNAK
    description: CNAK
    bitOffset: 26
    bitWidth: 1
    access: write-only
  - name: SNAK
    description: SNAK
    bitOffset: 27
    bitWidth: 1
    access: write-only
  - name: SD0PID_SEVNFRM
    description: SD0PID_SEVNFRM
    bitOffset: 28
    bitWidth: 1
    access: write-only
  - name: SODDFRM
    description: SODDFRM
    bitOffset: 29
    bitWidth: 1
    access: write-only
  - name: EPDIS
    description: EPDIS
    bitOffset: 30
    bitWidth: 1
    access: read-write
  - name: EPENA
    description: EPENA
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: DIEPINT2
  displayName: DIEPINT2
  description: This register indicates the status of an endpoint with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the IN endpoints interrupt bit of the core interrupt register (IEPINT
    in GINTSTS) is set. Before the application can read this register, it must first
    read the device all endpoints interrupt (DAINT) register to get the exact endpoint
    number for the device endpoint-x interrupt register. The application must clear
    the appropriate bit in this register to clear the corresponding bits in the DAINT
    and GINTSTS registers.
  addressOffset: 2376
  size: 32
  resetValue: 128
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: EPDISD
    description: EPDISD
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: TOC
    description: TOC
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: ITTXFE
    description: ITTXFE
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: INEPNM
    description: INEPNM
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: INEPNE
    description: INEPNE
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: TXFE
    description: TXFE
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: PKTDRPSTS
    description: PKTDRPSTS
    bitOffset: 11
    bitWidth: 1
    access: read-write
  - name: NAK
    description: NAK
    bitOffset: 13
    bitWidth: 1
    access: read-write
- name: DIEPTSIZ2
  displayName: DIEPTSIZ2
  description: The application must modify this register before enabling the endpoint.
    Once the endpoint is enabled using the endpoint enable bit in the DIEPCTLx registers
    (EPENA bit in DIEPCTLx), the core modifies this register. The application can
    only read this register once the core has cleared the endpoint enable bit.
  addressOffset: 2384
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: MCNT
    description: MCNT
    bitOffset: 29
    bitWidth: 2
- name: DTXFSTS2
  displayName: DTXFSTS2
  description: This read-only register contains the free space information for the
    device IN endpoint Tx FIFO.
  addressOffset: 2392
  size: 32
  access: read-only
  resetValue: 512
  fields:
  - name: INEPTFSAV
    description: INEPTFSAV
    bitOffset: 0
    bitWidth: 16
- name: DIEPCTL3
  displayName: DIEPCTL3
  description: The application uses this register to control the behavior of each
    logical endpoint other than endpoint 0.
  addressOffset: 2400
  size: 32
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
    access: read-write
  - name: USBAEP
    description: USBAEP
    bitOffset: 15
    bitWidth: 1
    access: read-write
  - name: EONUM_DPIP
    description: EONUM_DPIP
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: NAKSTS
    description: NAKSTS
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
    access: read-write
  - name: STALL
    description: STALL
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: TXFNUM
    description: TXFNUM
    bitOffset: 22
    bitWidth: 4
    access: read-write
  - name: CNAK
    description: CNAK
    bitOffset: 26
    bitWidth: 1
    access: write-only
  - name: SNAK
    description: SNAK
    bitOffset: 27
    bitWidth: 1
    access: write-only
  - name: SD0PID_SEVNFRM
    description: SD0PID_SEVNFRM
    bitOffset: 28
    bitWidth: 1
    access: write-only
  - name: SODDFRM
    description: SODDFRM
    bitOffset: 29
    bitWidth: 1
    access: write-only
  - name: EPDIS
    description: EPDIS
    bitOffset: 30
    bitWidth: 1
    access: read-write
  - name: EPENA
    description: EPENA
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: DIEPINT3
  displayName: DIEPINT3
  description: This register indicates the status of an endpoint with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the IN endpoints interrupt bit of the core interrupt register (IEPINT
    in GINTSTS) is set. Before the application can read this register, it must first
    read the device all endpoints interrupt (DAINT) register to get the exact endpoint
    number for the device endpoint-x interrupt register. The application must clear
    the appropriate bit in this register to clear the corresponding bits in the DAINT
    and GINTSTS registers.
  addressOffset: 2408
  size: 32
  resetValue: 128
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: EPDISD
    description: EPDISD
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: TOC
    description: TOC
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: ITTXFE
    description: ITTXFE
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: INEPNM
    description: INEPNM
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: INEPNE
    description: INEPNE
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: TXFE
    description: TXFE
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: PKTDRPSTS
    description: PKTDRPSTS
    bitOffset: 11
    bitWidth: 1
    access: read-write
  - name: NAK
    description: NAK
    bitOffset: 13
    bitWidth: 1
    access: read-write
- name: DIEPTSIZ3
  displayName: DIEPTSIZ3
  description: The application must modify this register before enabling the endpoint.
    Once the endpoint is enabled using the endpoint enable bit in the DIEPCTLx registers
    (EPENA bit in DIEPCTLx), the core modifies this register. The application can
    only read this register once the core has cleared the endpoint enable bit.
  addressOffset: 2416
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: MCNT
    description: MCNT
    bitOffset: 29
    bitWidth: 2
- name: DTXFSTS3
  displayName: DTXFSTS3
  description: This read-only register contains the free space information for the
    device IN endpoint Tx FIFO.
  addressOffset: 2424
  size: 32
  access: read-only
  resetValue: 512
  fields:
  - name: INEPTFSAV
    description: INEPTFSAV
    bitOffset: 0
    bitWidth: 16
- name: DIEPCTL4
  displayName: DIEPCTL4
  description: The application uses this register to control the behavior of each
    logical endpoint other than endpoint 0.
  addressOffset: 2432
  size: 32
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
    access: read-write
  - name: USBAEP
    description: USBAEP
    bitOffset: 15
    bitWidth: 1
    access: read-write
  - name: EONUM_DPIP
    description: EONUM_DPIP
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: NAKSTS
    description: NAKSTS
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
    access: read-write
  - name: STALL
    description: STALL
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: TXFNUM
    description: TXFNUM
    bitOffset: 22
    bitWidth: 4
    access: read-write
  - name: CNAK
    description: CNAK
    bitOffset: 26
    bitWidth: 1
    access: write-only
  - name: SNAK
    description: SNAK
    bitOffset: 27
    bitWidth: 1
    access: write-only
  - name: SD0PID_SEVNFRM
    description: SD0PID_SEVNFRM
    bitOffset: 28
    bitWidth: 1
    access: write-only
  - name: SODDFRM
    description: SODDFRM
    bitOffset: 29
    bitWidth: 1
    access: write-only
  - name: EPDIS
    description: EPDIS
    bitOffset: 30
    bitWidth: 1
    access: read-write
  - name: EPENA
    description: EPENA
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: DIEPINT4
  displayName: DIEPINT4
  description: This register indicates the status of an endpoint with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the IN endpoints interrupt bit of the core interrupt register (IEPINT
    in GINTSTS) is set. Before the application can read this register, it must first
    read the device all endpoints interrupt (DAINT) register to get the exact endpoint
    number for the device endpoint-x interrupt register. The application must clear
    the appropriate bit in this register to clear the corresponding bits in the DAINT
    and GINTSTS registers.
  addressOffset: 2440
  size: 32
  resetValue: 128
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: EPDISD
    description: EPDISD
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: TOC
    description: TOC
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: ITTXFE
    description: ITTXFE
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: INEPNM
    description: INEPNM
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: INEPNE
    description: INEPNE
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: TXFE
    description: TXFE
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: PKTDRPSTS
    description: PKTDRPSTS
    bitOffset: 11
    bitWidth: 1
    access: read-write
  - name: NAK
    description: NAK
    bitOffset: 13
    bitWidth: 1
    access: read-write
- name: DIEPTSIZ4
  displayName: DIEPTSIZ4
  description: The application must modify this register before enabling the endpoint.
    Once the endpoint is enabled using the endpoint enable bit in the DIEPCTLx registers
    (EPENA bit in DIEPCTLx), the core modifies this register. The application can
    only read this register once the core has cleared the endpoint enable bit.
  addressOffset: 2448
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: MCNT
    description: MCNT
    bitOffset: 29
    bitWidth: 2
- name: DTXFSTS4
  displayName: DTXFSTS4
  description: This read-only register contains the free space information for the
    device IN endpoint Tx FIFO.
  addressOffset: 2456
  size: 32
  access: read-only
  resetValue: 512
  fields:
  - name: INEPTFSAV
    description: INEPTFSAV
    bitOffset: 0
    bitWidth: 16
- name: DIEPCTL5
  displayName: DIEPCTL5
  description: The application uses this register to control the behavior of each
    logical endpoint other than endpoint 0.
  addressOffset: 2464
  size: 32
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
    access: read-write
  - name: USBAEP
    description: USBAEP
    bitOffset: 15
    bitWidth: 1
    access: read-write
  - name: EONUM_DPIP
    description: EONUM_DPIP
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: NAKSTS
    description: NAKSTS
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
    access: read-write
  - name: STALL
    description: STALL
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: TXFNUM
    description: TXFNUM
    bitOffset: 22
    bitWidth: 4
    access: read-write
  - name: CNAK
    description: CNAK
    bitOffset: 26
    bitWidth: 1
    access: write-only
  - name: SNAK
    description: SNAK
    bitOffset: 27
    bitWidth: 1
    access: write-only
  - name: SD0PID_SEVNFRM
    description: SD0PID_SEVNFRM
    bitOffset: 28
    bitWidth: 1
    access: write-only
  - name: SODDFRM
    description: SODDFRM
    bitOffset: 29
    bitWidth: 1
    access: write-only
  - name: EPDIS
    description: EPDIS
    bitOffset: 30
    bitWidth: 1
    access: read-write
  - name: EPENA
    description: EPENA
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: DIEPINT5
  displayName: DIEPINT5
  description: This register indicates the status of an endpoint with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the IN endpoints interrupt bit of the core interrupt register (IEPINT
    in GINTSTS) is set. Before the application can read this register, it must first
    read the device all endpoints interrupt (DAINT) register to get the exact endpoint
    number for the device endpoint-x interrupt register. The application must clear
    the appropriate bit in this register to clear the corresponding bits in the DAINT
    and GINTSTS registers.
  addressOffset: 2472
  size: 32
  resetValue: 128
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: EPDISD
    description: EPDISD
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: TOC
    description: TOC
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: ITTXFE
    description: ITTXFE
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: INEPNM
    description: INEPNM
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: INEPNE
    description: INEPNE
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: TXFE
    description: TXFE
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: PKTDRPSTS
    description: PKTDRPSTS
    bitOffset: 11
    bitWidth: 1
    access: read-write
  - name: NAK
    description: NAK
    bitOffset: 13
    bitWidth: 1
    access: read-write
- name: DIEPTSIZ5
  displayName: DIEPTSIZ5
  description: The application must modify this register before enabling the endpoint.
    Once the endpoint is enabled using the endpoint enable bit in the DIEPCTLx registers
    (EPENA bit in DIEPCTLx), the core modifies this register. The application can
    only read this register once the core has cleared the endpoint enable bit.
  addressOffset: 2480
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: MCNT
    description: MCNT
    bitOffset: 29
    bitWidth: 2
- name: DTXFSTS5
  displayName: DTXFSTS5
  description: This read-only register contains the free space information for the
    device IN endpoint Tx FIFO.
  addressOffset: 2488
  size: 32
  access: read-only
  resetValue: 512
  fields:
  - name: INEPTFSAV
    description: INEPTFSAV
    bitOffset: 0
    bitWidth: 16
- name: DOEPCTL0
  displayName: DOEPCTL0
  description: This section describes the DOEPCTL0 register.
  addressOffset: 2816
  size: 32
  resetValue: 32768
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 2
    access: read-only
  - name: USBAEP
    description: USBAEP
    bitOffset: 15
    bitWidth: 1
    access: read-only
  - name: NAKSTS
    description: NAKSTS
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
    access: read-only
  - name: SNPM
    description: SNPM
    bitOffset: 20
    bitWidth: 1
    access: read-write
  - name: STALL
    description: STALL
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: CNAK
    description: CNAK
    bitOffset: 26
    bitWidth: 1
    access: write-only
  - name: SNAK
    description: SNAK
    bitOffset: 27
    bitWidth: 1
    access: write-only
  - name: EPDIS
    description: EPDIS
    bitOffset: 30
    bitWidth: 1
    access: read-only
  - name: EPENA
    description: EPENA
    bitOffset: 31
    bitWidth: 1
    access: write-only
- name: DOEPINT0
  displayName: DOEPINT0
  description: This register indicates the status of an endpoint with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the DAINT register to get the exact endpoint number for the DOEPINTx
    register. The application must clear the appropriate bit in this register to clear
    the corresponding bits in the DAINT and GINTSTS registers.
  addressOffset: 2824
  size: 32
  access: read-write
  resetValue: 128
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: EPDISD
    description: EPDISD
    bitOffset: 1
    bitWidth: 1
  - name: AHBERR
    description: AHBERR
    bitOffset: 2
    bitWidth: 1
  - name: STUP
    description: STUP
    bitOffset: 3
    bitWidth: 1
  - name: OTEPDIS
    description: OTEPDIS
    bitOffset: 4
    bitWidth: 1
  - name: STSPHSRX
    description: STSPHSRX
    bitOffset: 5
    bitWidth: 1
  - name: B2BSTUP
    description: B2BSTUP
    bitOffset: 6
    bitWidth: 1
  - name: OUTPKTERR
    description: OUTPKTERR
    bitOffset: 8
    bitWidth: 1
  - name: BNA
    description: BNA
    bitOffset: 9
    bitWidth: 1
  - name: BERR
    description: BERR
    bitOffset: 12
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 13
    bitWidth: 1
  - name: NYET
    description: NYET
    bitOffset: 14
    bitWidth: 1
  - name: STPKTRX
    description: STPKTRX
    bitOffset: 15
    bitWidth: 1
- name: DOEPTSIZ0
  displayName: DOEPTSIZ0
  description: The application must modify this register before enabling endpoint
    0.
  addressOffset: 2832
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 7
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 1
  - name: STUPCNT
    description: STUPCNT
    bitOffset: 29
    bitWidth: 2
- name: DOEPCTL1
  displayName: DOEPCTL1
  description: The application uses this register to control the behavior of each
    logical endpoint other than endpoint 0.
  addressOffset: 2848
  size: 32
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
    access: read-write
  - name: USBAEP
    description: USBAEP
    bitOffset: 15
    bitWidth: 1
    access: read-write
  - name: EONUM_DPIP
    description: EONUM_DPIP
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: NAKSTS
    description: NAKSTS
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
    access: read-write
  - name: SNPM
    description: SNPM
    bitOffset: 20
    bitWidth: 1
    access: read-write
  - name: STALL
    description: STALL
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: CNAK
    description: CNAK
    bitOffset: 26
    bitWidth: 1
    access: write-only
  - name: SNAK
    description: SNAK
    bitOffset: 27
    bitWidth: 1
    access: write-only
  - name: SD0PID_SEVNFRM
    description: SD0PID_SEVNFRM
    bitOffset: 28
    bitWidth: 1
    access: write-only
  - name: SD1PID_SODDFRM
    description: SD1PID_SODDFRM
    bitOffset: 29
    bitWidth: 1
    access: write-only
  - name: EPDIS
    description: EPDIS
    bitOffset: 30
    bitWidth: 1
    access: read-write
  - name: EPENA
    description: EPENA
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: DOEPINT1
  displayName: DOEPINT1
  description: This register indicates the status of an endpoint with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the DAINT register to get the exact endpoint number for the DOEPINTx
    register. The application must clear the appropriate bit in this register to clear
    the corresponding bits in the DAINT and GINTSTS registers.
  addressOffset: 2856
  size: 32
  access: read-write
  resetValue: 128
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: EPDISD
    description: EPDISD
    bitOffset: 1
    bitWidth: 1
  - name: AHBERR
    description: AHBERR
    bitOffset: 2
    bitWidth: 1
  - name: STUP
    description: STUP
    bitOffset: 3
    bitWidth: 1
  - name: OTEPDIS
    description: OTEPDIS
    bitOffset: 4
    bitWidth: 1
  - name: STSPHSRX
    description: STSPHSRX
    bitOffset: 5
    bitWidth: 1
  - name: B2BSTUP
    description: B2BSTUP
    bitOffset: 6
    bitWidth: 1
  - name: OUTPKTERR
    description: OUTPKTERR
    bitOffset: 8
    bitWidth: 1
  - name: BNA
    description: BNA
    bitOffset: 9
    bitWidth: 1
  - name: BERR
    description: BERR
    bitOffset: 12
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 13
    bitWidth: 1
  - name: NYET
    description: NYET
    bitOffset: 14
    bitWidth: 1
  - name: STPKTRX
    description: STPKTRX
    bitOffset: 15
    bitWidth: 1
- name: DOEPTSIZ1
  displayName: DOEPTSIZ1
  description: The application must modify this register before enabling the endpoint.
    Once the endpoint is enabled using endpoint enable bit of the DOEPCTLx registers
    (EPENA bit in DOEPCTLx), the core modifies this register. The application can
    only read this register once the core has cleared the endpoint enable bit.
  addressOffset: 2864
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: RXDPID_STUPCNT
    description: RXDPID_STUPCNT
    bitOffset: 29
    bitWidth: 2
- name: DOEPCTL2
  displayName: DOEPCTL2
  description: The application uses this register to control the behavior of each
    logical endpoint other than endpoint 0.
  addressOffset: 2880
  size: 32
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
    access: read-write
  - name: USBAEP
    description: USBAEP
    bitOffset: 15
    bitWidth: 1
    access: read-write
  - name: EONUM_DPIP
    description: EONUM_DPIP
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: NAKSTS
    description: NAKSTS
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
    access: read-write
  - name: SNPM
    description: SNPM
    bitOffset: 20
    bitWidth: 1
    access: read-write
  - name: STALL
    description: STALL
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: CNAK
    description: CNAK
    bitOffset: 26
    bitWidth: 1
    access: write-only
  - name: SNAK
    description: SNAK
    bitOffset: 27
    bitWidth: 1
    access: write-only
  - name: SD0PID_SEVNFRM
    description: SD0PID_SEVNFRM
    bitOffset: 28
    bitWidth: 1
    access: write-only
  - name: SD1PID_SODDFRM
    description: SD1PID_SODDFRM
    bitOffset: 29
    bitWidth: 1
    access: write-only
  - name: EPDIS
    description: EPDIS
    bitOffset: 30
    bitWidth: 1
    access: read-write
  - name: EPENA
    description: EPENA
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: DOEPINT2
  displayName: DOEPINT2
  description: This register indicates the status of an endpoint with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the DAINT register to get the exact endpoint number for the DOEPINTx
    register. The application must clear the appropriate bit in this register to clear
    the corresponding bits in the DAINT and GINTSTS registers.
  addressOffset: 2888
  size: 32
  access: read-write
  resetValue: 128
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: EPDISD
    description: EPDISD
    bitOffset: 1
    bitWidth: 1
  - name: AHBERR
    description: AHBERR
    bitOffset: 2
    bitWidth: 1
  - name: STUP
    description: STUP
    bitOffset: 3
    bitWidth: 1
  - name: OTEPDIS
    description: OTEPDIS
    bitOffset: 4
    bitWidth: 1
  - name: STSPHSRX
    description: STSPHSRX
    bitOffset: 5
    bitWidth: 1
  - name: B2BSTUP
    description: B2BSTUP
    bitOffset: 6
    bitWidth: 1
  - name: OUTPKTERR
    description: OUTPKTERR
    bitOffset: 8
    bitWidth: 1
  - name: BNA
    description: BNA
    bitOffset: 9
    bitWidth: 1
  - name: BERR
    description: BERR
    bitOffset: 12
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 13
    bitWidth: 1
  - name: NYET
    description: NYET
    bitOffset: 14
    bitWidth: 1
  - name: STPKTRX
    description: STPKTRX
    bitOffset: 15
    bitWidth: 1
- name: DOEPTSIZ2
  displayName: DOEPTSIZ2
  description: The application must modify this register before enabling the endpoint.
    Once the endpoint is enabled using endpoint enable bit of the DOEPCTLx registers
    (EPENA bit in DOEPCTLx), the core modifies this register. The application can
    only read this register once the core has cleared the endpoint enable bit.
  addressOffset: 2896
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: RXDPID_STUPCNT
    description: RXDPID_STUPCNT
    bitOffset: 29
    bitWidth: 2
- name: DOEPCTL3
  displayName: DOEPCTL3
  description: The application uses this register to control the behavior of each
    logical endpoint other than endpoint 0.
  addressOffset: 2912
  size: 32
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
    access: read-write
  - name: USBAEP
    description: USBAEP
    bitOffset: 15
    bitWidth: 1
    access: read-write
  - name: EONUM_DPIP
    description: EONUM_DPIP
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: NAKSTS
    description: NAKSTS
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
    access: read-write
  - name: SNPM
    description: SNPM
    bitOffset: 20
    bitWidth: 1
    access: read-write
  - name: STALL
    description: STALL
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: CNAK
    description: CNAK
    bitOffset: 26
    bitWidth: 1
    access: write-only
  - name: SNAK
    description: SNAK
    bitOffset: 27
    bitWidth: 1
    access: write-only
  - name: SD0PID_SEVNFRM
    description: SD0PID_SEVNFRM
    bitOffset: 28
    bitWidth: 1
    access: write-only
  - name: SD1PID_SODDFRM
    description: SD1PID_SODDFRM
    bitOffset: 29
    bitWidth: 1
    access: write-only
  - name: EPDIS
    description: EPDIS
    bitOffset: 30
    bitWidth: 1
    access: read-write
  - name: EPENA
    description: EPENA
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: DOEPINT3
  displayName: DOEPINT3
  description: This register indicates the status of an endpoint with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the DAINT register to get the exact endpoint number for the DOEPINTx
    register. The application must clear the appropriate bit in this register to clear
    the corresponding bits in the DAINT and GINTSTS registers.
  addressOffset: 2920
  size: 32
  access: read-write
  resetValue: 128
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: EPDISD
    description: EPDISD
    bitOffset: 1
    bitWidth: 1
  - name: AHBERR
    description: AHBERR
    bitOffset: 2
    bitWidth: 1
  - name: STUP
    description: STUP
    bitOffset: 3
    bitWidth: 1
  - name: OTEPDIS
    description: OTEPDIS
    bitOffset: 4
    bitWidth: 1
  - name: STSPHSRX
    description: STSPHSRX
    bitOffset: 5
    bitWidth: 1
  - name: B2BSTUP
    description: B2BSTUP
    bitOffset: 6
    bitWidth: 1
  - name: OUTPKTERR
    description: OUTPKTERR
    bitOffset: 8
    bitWidth: 1
  - name: BNA
    description: BNA
    bitOffset: 9
    bitWidth: 1
  - name: BERR
    description: BERR
    bitOffset: 12
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 13
    bitWidth: 1
  - name: NYET
    description: NYET
    bitOffset: 14
    bitWidth: 1
  - name: STPKTRX
    description: STPKTRX
    bitOffset: 15
    bitWidth: 1
- name: DOEPTSIZ3
  displayName: DOEPTSIZ3
  description: The application must modify this register before enabling the endpoint.
    Once the endpoint is enabled using endpoint enable bit of the DOEPCTLx registers
    (EPENA bit in DOEPCTLx), the core modifies this register. The application can
    only read this register once the core has cleared the endpoint enable bit.
  addressOffset: 2928
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: RXDPID_STUPCNT
    description: RXDPID_STUPCNT
    bitOffset: 29
    bitWidth: 2
- name: DOEPCTL4
  displayName: DOEPCTL4
  description: The application uses this register to control the behavior of each
    logical endpoint other than endpoint 0.
  addressOffset: 2944
  size: 32
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
    access: read-write
  - name: USBAEP
    description: USBAEP
    bitOffset: 15
    bitWidth: 1
    access: read-write
  - name: EONUM_DPIP
    description: EONUM_DPIP
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: NAKSTS
    description: NAKSTS
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
    access: read-write
  - name: SNPM
    description: SNPM
    bitOffset: 20
    bitWidth: 1
    access: read-write
  - name: STALL
    description: STALL
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: CNAK
    description: CNAK
    bitOffset: 26
    bitWidth: 1
    access: write-only
  - name: SNAK
    description: SNAK
    bitOffset: 27
    bitWidth: 1
    access: write-only
  - name: SD0PID_SEVNFRM
    description: SD0PID_SEVNFRM
    bitOffset: 28
    bitWidth: 1
    access: write-only
  - name: SD1PID_SODDFRM
    description: SD1PID_SODDFRM
    bitOffset: 29
    bitWidth: 1
    access: write-only
  - name: EPDIS
    description: EPDIS
    bitOffset: 30
    bitWidth: 1
    access: read-write
  - name: EPENA
    description: EPENA
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: DOEPINT4
  displayName: DOEPINT4
  description: This register indicates the status of an endpoint with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the DAINT register to get the exact endpoint number for the DOEPINTx
    register. The application must clear the appropriate bit in this register to clear
    the corresponding bits in the DAINT and GINTSTS registers.
  addressOffset: 2952
  size: 32
  access: read-write
  resetValue: 128
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: EPDISD
    description: EPDISD
    bitOffset: 1
    bitWidth: 1
  - name: AHBERR
    description: AHBERR
    bitOffset: 2
    bitWidth: 1
  - name: STUP
    description: STUP
    bitOffset: 3
    bitWidth: 1
  - name: OTEPDIS
    description: OTEPDIS
    bitOffset: 4
    bitWidth: 1
  - name: STSPHSRX
    description: STSPHSRX
    bitOffset: 5
    bitWidth: 1
  - name: B2BSTUP
    description: B2BSTUP
    bitOffset: 6
    bitWidth: 1
  - name: OUTPKTERR
    description: OUTPKTERR
    bitOffset: 8
    bitWidth: 1
  - name: BNA
    description: BNA
    bitOffset: 9
    bitWidth: 1
  - name: BERR
    description: BERR
    bitOffset: 12
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 13
    bitWidth: 1
  - name: NYET
    description: NYET
    bitOffset: 14
    bitWidth: 1
  - name: STPKTRX
    description: STPKTRX
    bitOffset: 15
    bitWidth: 1
- name: DOEPTSIZ4
  displayName: DOEPTSIZ4
  description: The application must modify this register before enabling the endpoint.
    Once the endpoint is enabled using endpoint enable bit of the DOEPCTLx registers
    (EPENA bit in DOEPCTLx), the core modifies this register. The application can
    only read this register once the core has cleared the endpoint enable bit.
  addressOffset: 2960
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: RXDPID_STUPCNT
    description: RXDPID_STUPCNT
    bitOffset: 29
    bitWidth: 2
- name: DOEPCTL5
  displayName: DOEPCTL5
  description: The application uses this register to control the behavior of each
    logical endpoint other than endpoint 0.
  addressOffset: 2976
  size: 32
  resetValue: 0
  fields:
  - name: MPSIZ
    description: MPSIZ
    bitOffset: 0
    bitWidth: 11
    access: read-write
  - name: USBAEP
    description: USBAEP
    bitOffset: 15
    bitWidth: 1
    access: read-write
  - name: EONUM_DPIP
    description: EONUM_DPIP
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: NAKSTS
    description: NAKSTS
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EPTYP
    description: EPTYP
    bitOffset: 18
    bitWidth: 2
    access: read-write
  - name: SNPM
    description: SNPM
    bitOffset: 20
    bitWidth: 1
    access: read-write
  - name: STALL
    description: STALL
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: CNAK
    description: CNAK
    bitOffset: 26
    bitWidth: 1
    access: write-only
  - name: SNAK
    description: SNAK
    bitOffset: 27
    bitWidth: 1
    access: write-only
  - name: SD0PID_SEVNFRM
    description: SD0PID_SEVNFRM
    bitOffset: 28
    bitWidth: 1
    access: write-only
  - name: SD1PID_SODDFRM
    description: SD1PID_SODDFRM
    bitOffset: 29
    bitWidth: 1
    access: write-only
  - name: EPDIS
    description: EPDIS
    bitOffset: 30
    bitWidth: 1
    access: read-write
  - name: EPENA
    description: EPENA
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: DOEPINT5
  displayName: DOEPINT5
  description: This register indicates the status of an endpoint with respect to USB-
    and AHB-related events. It is shown in Figure724. The application must read this
    register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT
    bit in GINTSTS) is set. Before the application can read this register, it must
    first read the DAINT register to get the exact endpoint number for the DOEPINTx
    register. The application must clear the appropriate bit in this register to clear
    the corresponding bits in the DAINT and GINTSTS registers.
  addressOffset: 2984
  size: 32
  access: read-write
  resetValue: 128
  fields:
  - name: XFRC
    description: XFRC
    bitOffset: 0
    bitWidth: 1
  - name: EPDISD
    description: EPDISD
    bitOffset: 1
    bitWidth: 1
  - name: AHBERR
    description: AHBERR
    bitOffset: 2
    bitWidth: 1
  - name: STUP
    description: STUP
    bitOffset: 3
    bitWidth: 1
  - name: OTEPDIS
    description: OTEPDIS
    bitOffset: 4
    bitWidth: 1
  - name: STSPHSRX
    description: STSPHSRX
    bitOffset: 5
    bitWidth: 1
  - name: B2BSTUP
    description: B2BSTUP
    bitOffset: 6
    bitWidth: 1
  - name: OUTPKTERR
    description: OUTPKTERR
    bitOffset: 8
    bitWidth: 1
  - name: BNA
    description: BNA
    bitOffset: 9
    bitWidth: 1
  - name: BERR
    description: BERR
    bitOffset: 12
    bitWidth: 1
  - name: NAK
    description: NAK
    bitOffset: 13
    bitWidth: 1
  - name: NYET
    description: NYET
    bitOffset: 14
    bitWidth: 1
  - name: STPKTRX
    description: STPKTRX
    bitOffset: 15
    bitWidth: 1
- name: DOEPTSIZ5
  displayName: DOEPTSIZ5
  description: The application must modify this register before enabling the endpoint.
    Once the endpoint is enabled using endpoint enable bit of the DOEPCTLx registers
    (EPENA bit in DOEPCTLx), the core modifies this register. The application can
    only read this register once the core has cleared the endpoint enable bit.
  addressOffset: 2992
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: XFRSIZ
    description: XFRSIZ
    bitOffset: 0
    bitWidth: 19
  - name: PKTCNT
    description: PKTCNT
    bitOffset: 19
    bitWidth: 10
  - name: RXDPID_STUPCNT
    description: RXDPID_STUPCNT
    bitOffset: 29
    bitWidth: 2
- name: PCGCCTL
  displayName: PCGCCTL
  description: This register is available in host and device modes.
  addressOffset: 3584
  size: 32
  resetValue: 537624576
  fields:
  - name: STPPCLK
    description: STPPCLK
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: GATEHCLK
    description: GATEHCLK
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: PHYSUSP
    description: PHYSUSP
    bitOffset: 4
    bitWidth: 1
    access: read-only
  - name: ENL1GTG
    description: ENL1GTG
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PHYSLEEP
    description: PHYSLEEP
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: SUSP
    description: SUSP
    bitOffset: 7
    bitWidth: 1
    access: read-only
interrupts:
- name: OTG_FS
  description: USB OTG FS global interrupt
  value: 73
addressBlocks:
- offset: 0
  size: 557056
  usage: registers
