@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"f:\proyectos\icezum_alhambra\proyectos\incrementalleds\pingpong\incremental.vhd":76:4:76:5|Found counter in view:work.incremental(arquitecturaincremental) instance value_cnt[23:0] 
@N: FX1016 :"f:\proyectos\icezum_alhambra\proyectos\incrementalleds\pingpong\incremental.vhd":7:9:7:11|SB_GB_IO inserted on the port clk.
@N: FX1016 :"f:\proyectos\icezum_alhambra\proyectos\incrementalleds\pingpong\incremental.vhd":7:2:7:6|SB_GB_IO inserted on the port reset.
@N: FX1017 :|SB_GB inserted on the net value_cnte_0_i.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\Proyectos\IceZum_Alhambra\Proyectos\IncrementalLeds\PingPong\PingPong_Implmnt\PingPong.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
