[{"DBLP title": "Parallelizing HMMER for Hardware Acceleration on FPGAs.", "DBLP authors": ["Steven Derrien", "Patrice Quinton"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429951", "OA papers": [{"PaperId": "https://openalex.org/W2150427812", "PaperTitle": "Parallelizing HMMER for Hardware Acceleration on FPGAs", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Rennes 2": 1.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "\u00c9cole Normale Sup\u00e9rieure Paris-Saclay": 0.5}, "Authors": ["Sol\u00e8ne Derrien", "Patrice Quinton"]}]}, {"DBLP title": "FPGA-Based Efficient Design Approach for Large-Size Two's Complement Squarers.", "DBLP authors": ["Shuli Gao", "Noureddine Chabini", "Dhamin Al-Khalili", "J. M. Pierre Langlois"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429952", "OA papers": [{"PaperId": "https://openalex.org/W1998925396", "PaperTitle": "FPGA-Based Efficient Design Approach for Large-Size Two's Complement Squarers", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Royal Military College of Canada": 3.5, "Polytechnique Montr\u00e9al": 0.5}, "Authors": ["Shuli Gao", "Noureddine Chabini", "Dhamin Al-Khalili", "Langlois P"]}]}, {"DBLP title": "A Self-Reconfigurable Implementation of the JPEG Encoder.", "DBLP authors": ["Antonino Tumeo", "Matteo Monchiero", "Gianluca Palermo", "Fabrizio Ferrandi", "Donatella Sciuto"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429953", "OA papers": [{"PaperId": "https://openalex.org/W2168092720", "PaperTitle": "A Self-Reconfigurable Implementation of the JPEG Encoder", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Politecnico di Milano": 5.0}, "Authors": ["Antonino Tumeo", "Matteo Monchiero", "Gianluca Palermo", "Fabrizio Ferrandi", "Donatella Sciuto"]}]}, {"DBLP title": "Evaluation of a High-Level-Language Methodology for High-Performance Reconfigurable Computers.", "DBLP authors": ["Jahyun J. Koo", "David Fern\u00e1ndez", "Ashraf Haddad", "Warren J. Gross"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429954", "OA papers": [{"PaperId": "https://openalex.org/W2141723551", "PaperTitle": "Evaluation of a High-Level-Language Methodology for High-Performance Reconfigurable Computers", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"McGill University": 4.0}, "Authors": ["J.J. Koo", "D. Fernandez", "Abderrahmane Haddad", "Warren J. Gross"]}]}, {"DBLP title": "Windowed FIFOs for FPGA-based Multiprocessor Systems.", "DBLP authors": ["Kai Huang", "D. Grunert", "Lothar Thiele"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429955", "OA papers": [{"PaperId": "https://openalex.org/W2168163534", "PaperTitle": "Windowed FIFOs for FPGA-based Multiprocessor Systems", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ETH Zurich": 3.0}, "Authors": ["Kai Huang", "D. Grunert", "Lothar Thiele"]}]}, {"DBLP title": "Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC Fabrics.", "DBLP authors": ["Haibo Zhu", "Partha Pratim Pande", "Cristian Grecu"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429956", "OA papers": [{"PaperId": "https://openalex.org/W2155452732", "PaperTitle": "Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC Fabrics", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Washington State University": 2.0, "University of British Columbia": 1.0}, "Authors": ["Zhu Haibo", "Partha Pratim Pande", "C. Grecu"]}]}, {"DBLP title": "Transaction Specific Virtual Channel Allocation in QoS Supported On-chip Communication.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "J\u00f6rg Henkel"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429957", "OA papers": [{"PaperId": "https://openalex.org/W2099653084", "PaperTitle": "Transaction Specific Virtual Channel Allocation in QoS Supported On-chip Communication", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnique Montr\u00e9al": 4.0}, "Authors": ["E.G. Zadeh", "Mohamad Sawan", "M. Jalali", "Daniel Therriault"]}]}, {"DBLP title": "Scalable Multi-FPGA Platform for Networks-On-Chip Emulation.", "DBLP authors": ["Abdellah-Medjadji Kouadri-Mostefaoui", "Benaoumeur Senouci", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429958", "OA papers": [{"PaperId": "https://openalex.org/W1973113362", "PaperTitle": "Scalable Multi-FPGA Platform for Networks-On-Chip Emulation", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0}, "Authors": ["A.-M. Kouadri-Mostefaoui", "B. Senouci", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "Mapping and Topology Customization Approaches for Application-Specific STNoC Designs.", "DBLP authors": ["Gianluca Palermo", "Giovanni Mariani", "Cristina Silvano", "Riccardo Locatelli", "Marcello Coppola"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429959", "OA papers": [{"PaperId": "https://openalex.org/W2120024496", "PaperTitle": "Mapping and Topology Customization Approaches for Application-Specific STNoC Designs", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Politecnico di Milano": 2.0, "ALaRI - Faculty of informatics - University of Lugano, giovanni.mariani@lu.unisi.ch": 1.0, "STMicroelectronics (Switzerland)": 2.0}, "Authors": ["Gianpiero D. Palermo", "Gabriella Mariani", "Cristina Silvano", "Riccardo Locatelli", "M. Coppola"]}]}, {"DBLP title": "Performance Evaluation of Probe-Send Fault-tolerant Network-on-chip Router.", "DBLP authors": ["Sumit D. Mediratta", "Jeffrey T. Draper"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429960", "OA papers": [{"PaperId": "https://openalex.org/W2156116349", "PaperTitle": "Performance Evaluation of Probe-Send Fault-tolerant Network-on-chip Router", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Nvidia (United Kingdom)": 1.0, "Draper Laboratory": 1.0}, "Authors": ["S.D. Mediratta", "J. E. Draper"]}]}, {"DBLP title": "Real-time FPGA-implementation for blue-sky Detection.", "DBLP authors": ["Nhut Thanh Quach", "Bahman Zafarifar", "Georgi Gaydadjiev"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429961", "OA papers": [{"PaperId": "https://openalex.org/W2140626370", "PaperTitle": "Real-time FPGA-implementation for blue-sky Detection", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Delft University of Technology": 2.0, "Philips (United Kingdom)": 1.0}, "Authors": ["Nhut T. Quach", "Bahman Zafarifar", "Georgi Gaydadjiev"]}]}, {"DBLP title": "An FPGA Implementation of a Fully Verified Double Precision IEEE Floating-Point Adder.", "DBLP authors": ["Nikhil Kikkeri", "Peter-Michael Seidel"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429962", "OA papers": [{"PaperId": "https://openalex.org/W2160404992", "PaperTitle": "An FPGA Implementation of a Fully Verified Double Precision IEEE Floating-Point Adder", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Southern Methodist University": 2.0}, "Authors": ["N. Kikkeri", "P.-M. Seidel"]}]}, {"DBLP title": "Estimating Area Costs of Custom Instructions for FPGA-based Reconfigurable Processors.", "DBLP authors": ["Siew Kei Lam", "Thambipillai Srikanthan"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429963", "OA papers": [{"PaperId": "https://openalex.org/W2095742291", "PaperTitle": "Estimating Area Costs of Custom Instructions for FPGA-based Reconfigurable Processors", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Siew-Kei Lam", "Thambipillai Srikanthan"]}]}, {"DBLP title": "FPGA SAR Processor with Window Memory Accesses.", "DBLP authors": ["Yong Dou", "Jie Zhou", "Yuanwu Lei", "Xingming Zhou"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429964", "OA papers": [{"PaperId": "https://openalex.org/W2136744825", "PaperTitle": "FPGA SAR Processor with Window Memory Accesses", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National University of Defense Technology": 4.0}, "Authors": ["Yong Dou", "Jie Zhou", "Yuanwu Lei", "Xingming Zhou"]}]}, {"DBLP title": "The 1D Discrete Cosine Transform For Large Point Sizes Implemented On Reconfigurable Hardware.", "DBLP authors": ["Sherman Braganza", "Miriam Leeser"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429965", "OA papers": [{"PaperId": "https://openalex.org/W2160442300", "PaperTitle": "The 1D Discrete Cosine Transform For Large Point Sizes Implemented On Reconfigurable Hardware", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Northeastern University": 2.0}, "Authors": ["S. Braganza", "Miriam Leeser"]}]}, {"DBLP title": "LNS Subtraction Using Novel Cotransformation and/or Interpolation.", "DBLP authors": ["Panagiotis D. Vouzis", "Caroline Collange", "Mark G. Arnold"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429966", "OA papers": [{"PaperId": "https://openalex.org/W2096285199", "PaperTitle": "LNS Subtraction Using Novel Cotransformation and/or Interpolation", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Lehigh University": 2.0, "\u00c9cole Normale Sup\u00e9rieure de Lyon": 1.0}, "Authors": ["Panagiotis D. Vouzis", "Sylvain Collange", "Marcel Arnold"]}]}, {"DBLP title": "Hardware Design of a Binary Integer Decimal-based IEEE P754 Rounding Unit.", "DBLP authors": ["Charles Tsen", "Michael J. Schulte", "Sonia Gonz\u00e1lez-Navarro"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429967", "OA papers": [{"PaperId": "https://openalex.org/W2150338456", "PaperTitle": "Hardware Design of a Binary Integer Decimal-based IEEE P754 Rounding Unit", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "University of Malaga": 1.0}, "Authors": ["Charles Tsen", "M. Schulte", "Sonia Gonzalez-Navarro"]}]}, {"DBLP title": "A Hardware-Oriented Method for Evaluating Complex Polynomials.", "DBLP authors": ["Milos D. Ercegovac", "Jean-Michel Muller"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429968", "OA papers": [{"PaperId": "https://openalex.org/W2136670626", "PaperTitle": "A Hardware-Oriented Method for Evaluating Complex Polynomials", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Los Angeles": 1.0, "\u00c9cole Normale Sup\u00e9rieure de Lyon": 1.0}, "Authors": ["Milos D. Ercegovac", "Jan-Peter Muller"]}]}, {"DBLP title": "Power6 Decimal Divide.", "DBLP authors": ["Eric M. Schwarz", "Steven R. Carlough"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429969", "OA papers": [{"PaperId": "https://openalex.org/W2159557060", "PaperTitle": "Power6 Decimal Divide", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"IBM Server Division": 1.0, "IBM Server Division, scarloug@us.ibm.com": 1.0}, "Authors": ["Eric M. Schwarz", "S. Carlough"]}]}, {"DBLP title": "Systolic Formulation for Low-Complexity Serial-Parallel Implementation of Unified Finite Field Multiplication over GF(2m).", "DBLP authors": ["Pramod Kumar Meher"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429970", "OA papers": [{"PaperId": "https://openalex.org/W2095990344", "PaperTitle": "Systolic Formulation for Low-Complexity Serial-Parallel Implementation of Unified Finite Field Multiplication over GF(2<sup>m</sup>)", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Nanyang Institute of Technology": 1.0}, "Authors": ["Pramod Kumar Meher"]}]}, {"DBLP title": "Scheduling Register-Allocated Codes in User-Guided High-Level Synthesis.", "DBLP authors": ["Alain Darte", "C. Quinson"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429971", "OA papers": [{"PaperId": "https://openalex.org/W2149260716", "PaperTitle": "Scheduling Register-Allocated Codes in User-Guided High-Level Synthesis", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"\u00c9cole Normale Sup\u00e9rieure de Lyon": 2.0}, "Authors": ["Alain Darte", "C. Quinson"]}]}, {"DBLP title": "Design Flow of a Dedicated Computer Cluster Customized for a Distributed Genetic Algorithm Application.", "DBLP authors": ["Alexandra Aguiar", "M\u00e1rcio Eduardo Kreutz", "Rafael Santos", "Tatiana Santos"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429972", "OA papers": [{"PaperId": "https://openalex.org/W2103073460", "PaperTitle": "Design Flow of a Dedicated Computer Cluster Customized for a Distributed Genetic Algorithm Application", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Santa Cruz do Sul": 4.0}, "Authors": ["Ana Aguiar", "M\u00e1rcio Eduardo Kreutz", "Renato L. Santos", "T\u00edrcia C. Santos"]}]}, {"DBLP title": "A Compact Fading Channel Simulator Using Timing-Driven Resource Sharing.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn", "Christian Schlegel"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429973", "OA papers": [{"PaperId": "https://openalex.org/W2122249400", "PaperTitle": "A Compact Fading Channel Simulator Using Timing-Driven Resource Sharing", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Alberta": 4.0}, "Authors": ["Amirhossein Alimohammad", "S.F. Fard", "Bruce F. Cockburn", "Christian Schlegel"]}]}, {"DBLP title": "0/1 Knapsack on Hardware: A Complete Solution.", "DBLP authors": ["K. Nibbelink", "Sanjay V. Rajopadhye", "Richard McConnell"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429974", "OA papers": [{"PaperId": "https://openalex.org/W2152039315", "PaperTitle": "0/1 Knapsack on Hardware: A Complete Solution", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Colorado State University": 3.0}, "Authors": ["K. Nibbelink", "Sanjay Rajopadhye", "Rob McConnell"]}]}, {"DBLP title": "Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations.", "DBLP authors": ["David B. Thomas", "Jacob A. Bower", "Wayne Luk"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429975", "OA papers": [{"PaperId": "https://openalex.org/W2137690490", "PaperTitle": "Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Daniel Thomas", "Jacob Bower", "Wayne Luk"]}]}, {"DBLP title": "SIMD Vectorization of Histogram Functions.", "DBLP authors": ["Asadollah Shahbahrami", "Ben H. H. Juurlink", "Stamatis Vassiliadis"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429976", "OA papers": [{"PaperId": "https://openalex.org/W2112760171", "PaperTitle": "SIMD Vectorization of Histogram Functions", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Guilan": 0.5, "Delft University of Technology": 2.5}, "Authors": ["Asadollah Shahbahrami", "Ben Juurlink", "Stamatis Vassiliadis"]}]}, {"DBLP title": "A Run-Time Reconfigurable Fabric for 3D Texture Filtering.", "DBLP authors": ["Wei-Ting Wang", "Yi-Chi Chen", "Chung-Ping Chung"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429977", "OA papers": [{"PaperId": "https://openalex.org/W2120138126", "PaperTitle": "A Run-Time Reconfigurable Fabric for 3D Texture Filtering", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Wei-Ting Wang", "Yi-Chi Chen", "Chung-Ping Chung"]}]}, {"DBLP title": "Reconfigurable Universal Adder.", "DBLP authors": ["Humberto Calderon", "Georgi Gaydadjiev", "Stamatis Vassiliadis"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429978", "OA papers": [{"PaperId": "https://openalex.org/W2153795002", "PaperTitle": "Reconfigurable Universal Adder", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Hector A. Calderon", "Georgi Gaydadjiev", "Stamatis Vassiliadis"]}]}, {"DBLP title": "A Triplet-based Computer Architecture Supporting Parallel Object Computing.", "DBLP authors": ["Feng Shi", "Weixing Ji", "Baojun Qiao", "Bin Liu", "Haroon-ul-Rashid"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429979", "OA papers": [{"PaperId": "https://openalex.org/W2153198432", "PaperTitle": "A Triplet-based Computer Architecture Supporting Parallel Object Computing", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Beijing Institute of Technology": 5.0}, "Authors": ["Feng Shi", "Weixing Ji", "Baojun Qiao", "Bin Liu", "H. ul Rashid"]}]}, {"DBLP title": "The Design of a Novel Object-oriented Processor : OOMIPS.", "DBLP authors": ["Weixing Ji", "Feng Shi", "Baojun Qiao", "Muhammad Kamran"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429980", "OA papers": [{"PaperId": "https://openalex.org/W2144427385", "PaperTitle": "The Design of a Novel Object-oriented Processor : OOMIPS", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Beijing Institute of Technology": 4.0}, "Authors": ["Weixing Ji", "Feng Shi", "Baojun Qiao", "Muhammad Kamran"]}]}, {"DBLP title": "Run-Time Error Detection in Polynomial Basis Multiplication Using Linear Codes.", "DBLP authors": ["Siavash Bayat Sarmadi", "M. Anwar Hasan"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429981", "OA papers": [{"PaperId": "https://openalex.org/W2135125006", "PaperTitle": "Run-Time Error Detection in Polynomial Basis Multiplication Using Linear Codes", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["S. Bayat-Saramdi", "M. Zahid Hasan"]}]}, {"DBLP title": "Customizing Reconfigurable On-Chip Crossbar Scheduler.", "DBLP authors": ["Jae Young Hur", "Todor P. Stefanov", "Stephan Wong", "Stamatis Vassiliadis"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429982", "OA papers": [{"PaperId": "https://openalex.org/W2155134819", "PaperTitle": "Customizing Reconfigurable On-Chip Crossbar Scheduler", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Delft University of Technology": 3.0, "Leiden Embedded Research Center, Leiden University, The Netherlands, http://www.liacs.nl": 1.0}, "Authors": ["Jae Young Hur", "Todor Stefanov", "Sze Chun Wong", "Stamatis Vassiliadis"]}]}, {"DBLP title": "Design and Implementation of an Efficient and Power-Aware Architecture for Skin Segmentation in Color Video Stream.", "DBLP authors": ["Hau T. Ngo", "Satyanadh Gundimada", "Vijayan K. Asari"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429983", "OA papers": [{"PaperId": "https://openalex.org/W2122270452", "PaperTitle": "Design and Implementation of an Efficient and Power-Aware Architecture for Skin Segmentation in Color Video Stream", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Old Dominion University": 3.0}, "Authors": ["Hau Ngo", "Satyanadh Gundimada", "Vijayan K. Asari"]}]}, {"DBLP title": "Entropy Coding on a Programmable Processor Array for Multimedia SoC.", "DBLP authors": ["Roberto R. Osorio", "Javier D. Bruguera"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429984", "OA papers": [{"PaperId": "https://openalex.org/W2102544038", "PaperTitle": "Entropy Coding on a Programmable Processor Array for Multimedia SoC", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Santiago de Compostela": 2.0}, "Authors": ["Roman Osorio", "Javier D. Bruguera"]}]}, {"DBLP title": "Temperature-Aware Submesh Allocation Scheme for Heat Balancing on Chip-Multiprocessors.", "DBLP authors": ["Xiongfei Liao", "Wu Jigang", "Thambipillai Srikanthan"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429985", "OA papers": [{"PaperId": "https://openalex.org/W2105275658", "PaperTitle": "Temperature-Aware Submesh Allocation Scheme for Heat Balancing on Chip-Multiprocessors", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Xiongfei Liao", "Wu Jigang", "Thambipillai Srikanthan"]}]}, {"DBLP title": "Design and implementation of a surface peak thermal detector algorithm.", "DBLP authors": ["C. Boustany", "Ahmed Lakhsasi", "Mohammed Bougataya"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429986", "OA papers": [{"PaperId": "https://openalex.org/W2146724337", "PaperTitle": "Design and implementation of a surface peak thermal detector algorithm", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universit\u00e9 du Qu\u00e9bec en Outaouais": 3.0}, "Authors": ["C. Boustany", "A. Lakhsasi", "Mohammed Bougataya"]}]}, {"DBLP title": "A High-Throughput Programmable Decoder for LDPC Convolutional Codes.", "DBLP authors": ["Marcel Bimberg", "Marcos B. S. Tavares", "Emil Mat\u00fas", "Gerhard P. Fettweis"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429987", "OA papers": [{"PaperId": "https://openalex.org/W2142970442", "PaperTitle": "A High-Throughput Programmable Decoder for LDPC Convolutional Codes", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"TU Dresden": 4.0}, "Authors": ["Marcel Bimberg", "M.B.S. Tavares", "Emil Matus", "Gerhard Fettweis"]}]}, {"DBLP title": "A Novel Low-Power Motion Estimation Design for H.264.", "DBLP authors": ["Maria G. Koziri", "Antonios N. Dadaliaris", "Georgios I. Stamoulis", "Ioannis Katsavounidis"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429988", "OA papers": [{"PaperId": "https://openalex.org/W2137009129", "PaperTitle": "A Novel Low-Power Motion Estimation Design for H.264", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Thessaly": 3.0, "InterVideo, Inc., 46430 Fremont Blvd., Fremont, CA 94538, USA, ioannis@intervideo.com": 1.0}, "Authors": ["Maria G. Koziri", "Antonios N. Dadaliaris", "George Stamoulis", "Ioannis Katsavounidis"]}]}, {"DBLP title": "Reconfigurable Motion Estimation Architecture for Multi-standard Video Compression.", "DBLP authors": ["Liang Lu", "John V. McCanny", "Sakir Sezer"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429989", "OA papers": [{"PaperId": "https://openalex.org/W2159676658", "PaperTitle": "Reconfigurable Motion Estimation Architecture for Multi-standard Video Compression", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Queen's University Belfast": 3.0}, "Authors": ["Liang Lu", "John V. McCanny", "Siren Sezer"]}]}, {"DBLP title": "An Efficient SIMD Architecture with Parallel Memory for 2D Cosine Transforms of Video Coding.", "DBLP authors": ["Jianying Peng", "Xing Qin", "Dexian Li", "Xiaolang Yan", "Xiexiong Chen"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429990", "OA papers": [{"PaperId": "https://openalex.org/W2131956741", "PaperTitle": "An Efficient SIMD Architecture with Parallel Memory for 2D Cosine Transforms of Video Coding", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Zhejiang University": 2.5, "Hangzhou Dianzi University": 1.0, "Zhejiang Province Institute of Architectural Design and Research": 1.5}, "Authors": ["Jianying Peng", "Xing Qin", "Dexian Li", "Xiaolang Yan", "Xiexiong Chen"]}]}, {"DBLP title": "Reduced Delay BCD Adder.", "DBLP authors": ["Alp Arslan Bayrakci", "Ahmet Akkas"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429991", "OA papers": [{"PaperId": "https://openalex.org/W2152556164", "PaperTitle": "Reduced Delay BCD Adder", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Ko\u00e7 University": 2.0}, "Authors": ["Alp Arslan Bayrakci", "A. Akkas"]}]}, {"DBLP title": "Improving the Throughput of On-line Addition for Data Streams.", "DBLP authors": ["Julio Villalba", "Javier Hormigo", "Tom\u00e1s Lang"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429992", "OA papers": [{"PaperId": "https://openalex.org/W3145139403", "PaperTitle": "Improving the Throughput of On-line Addition for Data Streams", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Malaga": 2.0, "University of California, Irvine": 1.0}, "Authors": ["Julio Villalba", "Javier Hormigo", "Thierry Lang"]}]}, {"DBLP title": "Long Live Small Fan-in Majority Gates Their Reign Looks Like Coming!", "DBLP authors": ["Walid Ibrahim", "Valeriu Beiu"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429993", "OA papers": [{"PaperId": "https://openalex.org/W2614873952", "PaperTitle": "Long Live Small Fan-in Majority Gates Their Reign Looks Like Coming!", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"United Arab Emirates University": 2.0}, "Authors": ["Walid Ibrahim", "Valeriu Beiu"]}]}, {"DBLP title": "Computing Digit Selection Regions for Digit Recurrences.", "DBLP authors": ["Doran K. Wilde"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429994", "OA papers": [{"PaperId": "https://openalex.org/W2136622356", "PaperTitle": "Computing Digit Selection Regions for Digit Recurrences", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brigham Young University": 1.0}, "Authors": ["Doran Wilde"]}]}, {"DBLP title": "Hardware Acceleration for 3-D Radiation Dose Calculation.", "DBLP authors": ["Bo Zhou", "Xiaobo Sharon Hu", "Danny Z. Chen", "Cedric X. Yu"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429995", "OA papers": [{"PaperId": "https://openalex.org/W1990469424", "PaperTitle": "Hardware Acceleration for 3-D Radiation Dose Calculation", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Notre Dame University": 3.0, "University of Maryland, Baltimore": 1.0}, "Authors": ["Bo Zhou", "X. Hu", "Daolun Chen", "C. X. Yu"]}]}, {"DBLP title": "Evaluation of a Tightly Coupled ASIP / Co-Processor Architecture Used in GNSS Receivers.", "DBLP authors": ["G\u00f6tz Kappen", "S. el Bahri", "O. Priebe", "Tobias G. Noll"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429996", "OA papers": [{"PaperId": "https://openalex.org/W2154928714", "PaperTitle": "Evaluation of a Tightly Coupled ASIP / Co-Processor Architecture Used in GNSS Receivers", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"RWTH Aachen University": 4.0}, "Authors": ["G\u00f6tz Kappen", "S. el Bahri", "O. Priebe", "Tobias G. Noll"]}]}, {"DBLP title": "Latency Reduction of Global Traffic in Wormhole-Routed Meshes Using Hierarchical Rings for Global Routing.", "DBLP authors": ["Stephan Bourduas", "Zeljko Zilic"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429997", "OA papers": [{"PaperId": "https://openalex.org/W2165807634", "PaperTitle": "Latency Reduction of Global Traffic in Wormhole-Routed Meshes Using Hierarchical Rings for Global Routing", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"McGill University": 2.0}, "Authors": ["S. Bourduas", "Zeljko Zilic"]}]}, {"DBLP title": "Bridging the Gap between FPGAs and Multi-Processor Architectures: A Video Processing Perspective.", "DBLP authors": ["Ben Cope", "Peter Y. K. Cheung", "Wayne Luk"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429998", "OA papers": [{"PaperId": "https://openalex.org/W2144112171", "PaperTitle": "Bridging the Gap between FPGAs and Multi-Processor Architectures: A Video Processing Perspective", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Benjamin Cope", "Patrick Cheung", "Wayne Luk"]}]}, {"DBLP title": "Two-level tiling for MPSoC architecture.", "DBLP authors": ["Youcef Bouchebaba", "Essaid Bensoudane", "Bruno Lavigueur", "Pierre G. Paulin", "Gabriela Nicolescu"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4429999", "OA papers": [{"PaperId": "https://openalex.org/W2029524744", "PaperTitle": "Two-level tiling for MPSoC architecture", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"STMicroelectronics (Italy)": 4.0, "Polytechnique Montr\u00e9al": 1.0}, "Authors": ["Youcef Bouchebaba", "Essaid Bensoudane", "Bruno Lavigueur", "Pierre Paulin", "Gabriela Nicolescu"]}]}, {"DBLP title": "Architecture Support for Reconfigurable Multithreaded Processors in Programmable Communication Systems.", "DBLP authors": ["Suman Mamidi", "Michael J. Schulte", "Daniel Iancu", "C. John Glossner"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4430000", "OA papers": [{"PaperId": "https://openalex.org/W2128297784", "PaperTitle": "Architecture Support for Reconfigurable Multithreaded Processors in Programmable Communication Systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Dimension Technologies (United States)": 2.0}, "Authors": ["Suman Mamidi", "Michael J. Schulte", "Daniel Iancu", "John Glossner"]}]}, {"DBLP title": "Identification of Application Specific Instructions Based on Sub-Graph Isomorphism Constraints.", "DBLP authors": ["Christophe Wolinski", "Krzysztof Kuchcinski"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4430001", "OA papers": [{"PaperId": "https://openalex.org/W2141486354", "PaperTitle": "Identification of Application Specific Instructions Based on Sub-Graph Isomorphism Constraints", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Rennes 2": 1.0, "Lund University": 1.0}, "Authors": ["Christophe Wolinski", "Krzysztof Kuchcinski"]}]}, {"DBLP title": "A Retargetable Framework for Automated Discovery of Custom Instructions.", "DBLP authors": ["Paolo Bonzini", "Laura Pozzi"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4430002", "OA papers": [{"PaperId": "https://openalex.org/W2128293069", "PaperTitle": "A Retargetable Framework for Automated Discovery of Custom Instructions", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 2.0}, "Authors": ["Paolo Bonzini", "Laura Pozzi"]}]}, {"DBLP title": "A Simple Central Processing Unit with Multi-Dimensional Logarithmic Number System Extensions.", "DBLP authors": ["Mahzad Azarmehr", "Roberto Muscedere"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4430003", "OA papers": [{"PaperId": "https://openalex.org/W2127458442", "PaperTitle": "A Simple Central Processing Unit with Multi-Dimensional Logarithmic Number System Extensions", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Windsor": 2.0}, "Authors": ["Mahzad Azarmehr", "Roberto Muscedere"]}]}, {"DBLP title": "A Phase-Coupled Compiler Backend for a New VLIW Processor Architecture Using Two-step Register Allocation.", "DBLP authors": ["Jie Guo", "Jun Liu", "Bj\u00f6rn Mennenga", "Gerhard P. Fettweis"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4459288", "OA papers": [{"PaperId": "https://openalex.org/W2140085279", "PaperTitle": "A Phase-Coupled Compiler Backend for a New VLIW Processor Architecture Using Two-step Register Allocation", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Dresden University of Technology, Dresden": 4.0}, "Authors": ["Jie Guo", "Jun Liu", "Bjorn Mennenga", "Gerhard Fettweis"]}]}, {"DBLP title": "An Application Specific Memory Characterization Technique for Co-processor Accelerators.", "DBLP authors": ["Sadaf R. Alam", "Jeffrey S. Vetter", "Melissa C. Smith"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4459289", "OA papers": [{"PaperId": "https://openalex.org/W1983253574", "PaperTitle": "An Application Specific Memory Characterization Technique for Co-processor Accelerators", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Oak Ridge National Laboratory": 2.0, "Clemson University": 1.0}, "Authors": ["S. Munir Alam", "Jeffrey S. Vetter", "M. N. K. Smith"]}]}, {"DBLP title": "GISP: A Transparent Superpage Support Framework for Linux.", "DBLP authors": ["Ning Qu", "Yansong Zheng", "Wei Cao", "Xu Cheng"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4459290", "OA papers": [{"PaperId": "https://openalex.org/W2146504091", "PaperTitle": "GISP: A Transparent Superpage Support Framework for Linux", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Peking University Beijing": 1.0, "Peking University": 3.0}, "Authors": ["Ning Qu", "Yan-Song Zheng", "Wei Cao", "Xu Cheng"]}]}, {"DBLP title": "Methodology and Toolset for ASIP Design and Development Targeting Cryptography-Based Applications.", "DBLP authors": ["David Montgomery", "Ali Akoglu"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4459291", "OA papers": [{"PaperId": "https://openalex.org/W2118513522", "PaperTitle": "Methodology and Toolset for ASIP Design and Development Targeting Cryptography-Based Applications", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["D. Montgomery", "Ali Akoglu"]}]}, {"DBLP title": "A 2-Dimension Force-Directed Scheduling Algorithm for Register-File-Connectivity Clustered VLIW Architecture.", "DBLP authors": ["Zhixiong Zhou", "Hu He", "Yanjun Zhang", "Yihe Sun", "Adriel Cheng"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4459292", "OA papers": [{"PaperId": "https://openalex.org/W2134283378", "PaperTitle": "A 2-Dimension Force-Directed Scheduling Algorithm for Register-File-Connectivity Clustered VLIW Architecture", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Institute of Microelectronics": 2.0, "Tsinghua University": 2.0, "University of Adelaide": 1.0}, "Authors": ["Zhixiong Zhou", "Hu He", "Yanjun Zhang", "Yihe Sun", "A. Chen"]}]}, {"DBLP title": "Graphic processors to speed-up simulations for the design of high performance solar receptors.", "DBLP authors": ["Caroline Collange", "Marc Daumas", "David Defour"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4459293", "OA papers": [{"PaperId": "https://openalex.org/W1976664954", "PaperTitle": "Graphic processors to speed-up simulations for the design of high performance solar receptors", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Perpignan": 3.0}, "Authors": ["Sylvain Collange", "Marc Daumas", "David Defour"]}]}, {"DBLP title": "Memory Operation Inclusive Instruction-Set Extensions and Data Path Generation.", "DBLP authors": ["Imyong Lee", "Dongwook Lee", "Kiyoung Choi"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4459294", "OA papers": [{"PaperId": "https://openalex.org/W2101716046", "PaperTitle": "Memory Operation Inclusive Instruction-Set Extensions and Data Path Generation", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Imyong Lee", "Dongwook Lee", "Kiyoung Choi"]}]}, {"DBLP title": "Robust Adders Based on Quantum-Dot Cellular Automata.", "DBLP authors": ["Ismo H\u00e4nninen", "Jarmo Takala"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4459295", "OA papers": [{"PaperId": "https://openalex.org/W2103235089", "PaperTitle": "Robust Adders Based on Quantum-Dot Cellular Automata", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Tampere University of Applied Sciences": 2.0}, "Authors": ["Ilari Hanninen", "Jukka Takala"]}]}, {"DBLP title": "A memcpy Hardware Accelerator Solution for Non Cache-line Aligned Copies.", "DBLP authors": ["Filipa Duarte", "Stephan Wong"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4459296", "OA papers": [{"PaperId": "https://openalex.org/W2153293236", "PaperTitle": "A memcpy Hardware Accelerator Solution for Non Cache-line Aligned Copies", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Fernando M. Duarte", "Sze Chun Wong"]}]}, {"DBLP title": "A Rapid Prototyping Platform for Wireless Medium Access Control Protocols.", "DBLP authors": ["D. A. Armstrong", "M. W. Pearson"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4459297", "OA papers": [{"PaperId": "https://openalex.org/W2147545552", "PaperTitle": "A Rapid Prototyping Platform for Wireless Medium Access Control Protocols", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Waikato": 2.0}, "Authors": ["D.A. Armstrong", "M.W. Pearson"]}]}, {"DBLP title": "An Efficient Hardware Support for Control Data Validation.", "DBLP authors": ["Yong-Joon Park", "Zhao Zhang", "Gyungho Lee"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4459298", "OA papers": [{"PaperId": "https://openalex.org/W2122841868", "PaperTitle": "An Efficient Hardware Support for Control Data Validation", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Iowa State University": 2.0, "University of Illinois at Chicago": 1.0}, "Authors": ["Yong Beom Park", "Zhao Zhang", "Gyungho Lee"]}]}, {"DBLP title": "ISA Support for Fingerprinting and Erasure Codes.", "DBLP authors": ["William Josephson", "Ruby B. Lee", "Kai Li"], "year": 2007, "doi": "https://doi.org/10.1109/ASAP.2007.4459299", "OA papers": [{"PaperId": "https://openalex.org/W2023317043", "PaperTitle": "ISA Support for Fingerprinting and Erasure Codes", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Princeton University": 3.0}, "Authors": ["W. Josephson", "Richard W. Lee", "Kai Li"]}]}]