// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_axi_HH_
#define _myproject_axi_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject.h"
#include "myproject_axi_fpeqcK.h"
#include "myproject_axi_ashrcU.h"
#include "myproject_axi_muxsc4.h"
#include "myproject_axi_lshtde.h"
#include "myproject_axi_shludo.h"
#include "myproject_axi_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct myproject_axi : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > in_r_TDATA;
    sc_in< sc_logic > in_r_TVALID;
    sc_out< sc_logic > in_r_TREADY;
    sc_in< sc_lv<1> > in_r_TLAST;
    sc_out< sc_lv<32> > out_r_TDATA;
    sc_out< sc_logic > out_r_TVALID;
    sc_in< sc_logic > out_r_TREADY;
    sc_out< sc_lv<1> > out_r_TLAST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    myproject_axi(sc_module_name name);
    SC_HAS_PROCESS(myproject_axi);

    ~myproject_axi();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_axi_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* myproject_axi_AXILiteS_s_axi_U;
    myproject* grp_myproject_fu_266;
    myproject_axi_fpeqcK<1,3,32,64>* myproject_axi_fpeqcK_U856;
    myproject_axi_ashrcU<1,2,2,54,32,54>* myproject_axi_ashrcU_U857;
    myproject_axi_muxsc4<1,1,16,16,16,16,16,3,16>* myproject_axi_muxsc4_U858;
    myproject_axi_lshtde<1,2,1,32,32,32>* myproject_axi_lshtde_U859;
    myproject_axi_shludo<1,2,0,64,32,64>* myproject_axi_shludo_U860;
    regslice_both<32>* regslice_both_in_data_U;
    regslice_both<1>* regslice_both_in_last_V_U;
    regslice_both<32>* regslice_both_out_data_U;
    regslice_both<1>* regslice_both_out_last_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > vector_rows;
    sc_signal< sc_lv<32> > vector_rows_0_data_reg;
    sc_signal< sc_logic > vector_rows_0_vld_reg;
    sc_signal< sc_logic > vector_rows_0_ack_out;
    sc_signal< sc_lv<32> > row_count;
    sc_signal< sc_logic > in_r_TDATA_blk_n;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln24_fu_325_p2;
    sc_signal< sc_logic > out_r_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1308;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1308_pp1_iter7_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1308_pp1_iter8_reg;
    sc_signal< sc_lv<5> > i_0_reg_244;
    sc_signal< sc_lv<3> > i2_0_reg_255;
    sc_signal< sc_lv<32> > vector_rows_read_reg_1141;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > select_ln22_fu_311_p3;
    sc_signal< sc_lv<32> > select_ln22_reg_1146;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1151;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1151_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1151_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1151_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1151_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1151_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1151_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1151_pp0_iter7_reg;
    sc_signal< sc_lv<5> > i_fu_331_p2;
    sc_signal< sc_lv<32> > in_data_tmp_reg_1160;
    sc_signal< sc_lv<32> > in_data_tmp_reg_1160_pp0_iter1_reg;
    sc_signal< sc_lv<32> > in_data_tmp_reg_1160_pp0_iter2_reg;
    sc_signal< sc_lv<32> > in_data_tmp_reg_1160_pp0_iter3_reg;
    sc_signal< sc_lv<4> > trunc_ln203_fu_342_p1;
    sc_signal< sc_lv<4> > trunc_ln203_reg_1166;
    sc_signal< sc_lv<4> > trunc_ln203_reg_1166_pp0_iter1_reg;
    sc_signal< sc_lv<4> > trunc_ln203_reg_1166_pp0_iter2_reg;
    sc_signal< sc_lv<4> > trunc_ln203_reg_1166_pp0_iter3_reg;
    sc_signal< sc_lv<4> > trunc_ln203_reg_1166_pp0_iter4_reg;
    sc_signal< sc_lv<4> > trunc_ln203_reg_1166_pp0_iter5_reg;
    sc_signal< sc_lv<63> > trunc_ln556_fu_350_p1;
    sc_signal< sc_lv<63> > trunc_ln556_reg_1171;
    sc_signal< sc_lv<1> > p_Result_7_reg_1176;
    sc_signal< sc_lv<11> > exp_tmp_V_reg_1181;
    sc_signal< sc_lv<52> > trunc_ln565_fu_372_p1;
    sc_signal< sc_lv<52> > trunc_ln565_reg_1186;
    sc_signal< sc_lv<54> > man_V_2_fu_396_p3;
    sc_signal< sc_lv<54> > man_V_2_reg_1191;
    sc_signal< sc_lv<1> > icmp_ln571_fu_403_p2;
    sc_signal< sc_lv<1> > icmp_ln571_reg_1196;
    sc_signal< sc_lv<1> > icmp_ln571_reg_1196_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln581_fu_414_p2;
    sc_signal< sc_lv<1> > icmp_ln581_reg_1202;
    sc_signal< sc_lv<12> > sh_amt_fu_432_p3;
    sc_signal< sc_lv<12> > sh_amt_reg_1208;
    sc_signal< sc_lv<12> > sh_amt_reg_1208_pp0_iter4_reg;
    sc_signal< sc_lv<12> > sh_amt_reg_1208_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln582_fu_440_p2;
    sc_signal< sc_lv<1> > icmp_ln582_reg_1215;
    sc_signal< sc_lv<1> > icmp_ln582_reg_1215_pp0_iter4_reg;
    sc_signal< sc_lv<16> > trunc_ln583_fu_446_p1;
    sc_signal< sc_lv<16> > trunc_ln583_reg_1221;
    sc_signal< sc_lv<16> > trunc_ln583_reg_1221_pp0_iter4_reg;
    sc_signal< sc_lv<16> > trunc_ln583_reg_1221_pp0_iter5_reg;
    sc_signal< sc_lv<8> > tmp_514_reg_1227;
    sc_signal< sc_lv<1> > and_ln585_fu_522_p2;
    sc_signal< sc_lv<1> > and_ln585_reg_1237;
    sc_signal< sc_lv<1> > and_ln603_fu_545_p2;
    sc_signal< sc_lv<1> > and_ln603_reg_1242;
    sc_signal< sc_lv<1> > and_ln603_reg_1242_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_ln603_fu_551_p2;
    sc_signal< sc_lv<1> > or_ln603_reg_1247;
    sc_signal< sc_lv<1> > or_ln603_reg_1247_pp0_iter5_reg;
    sc_signal< sc_lv<16> > select_ln603_1_fu_557_p3;
    sc_signal< sc_lv<16> > select_ln603_1_reg_1253;
    sc_signal< sc_lv<16> > select_ln603_1_reg_1253_pp0_iter5_reg;
    sc_signal< sc_lv<54> > grp_fu_477_p2;
    sc_signal< sc_lv<54> > ashr_ln586_reg_1258;
    sc_signal< sc_lv<1> > or_ln603_2_fu_579_p2;
    sc_signal< sc_lv<1> > or_ln603_2_reg_1263;
    sc_signal< sc_lv<1> > or_ln603_2_reg_1263_pp0_iter6_reg;
    sc_signal< sc_lv<16> > select_ln603_2_fu_602_p3;
    sc_signal< sc_lv<16> > select_ln603_2_reg_1268;
    sc_signal< sc_lv<8> > shl_ln_fu_608_p3;
    sc_signal< sc_lv<8> > shl_ln_reg_1273;
    sc_signal< sc_lv<8> > empty_37_fu_615_p2;
    sc_signal< sc_lv<8> > empty_37_reg_1278;
    sc_signal< sc_lv<1> > icmp_ln203_fu_621_p2;
    sc_signal< sc_lv<1> > icmp_ln203_reg_1283;
    sc_signal< sc_lv<1> > icmp_ln203_reg_1283_pp0_iter7_reg;
    sc_signal< sc_lv<256> > shl_ln203_fu_688_p2;
    sc_signal< sc_lv<256> > shl_ln203_reg_1291;
    sc_signal< sc_lv<256> > and_ln203_fu_706_p2;
    sc_signal< sc_lv<256> > and_ln203_reg_1297;
    sc_signal< sc_lv<1> > icmp_ln37_1_fu_757_p2;
    sc_signal< sc_lv<1> > icmp_ln37_1_reg_1303;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > icmp_ln33_fu_761_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state22_io;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state23_io;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1308_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1308_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1308_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1308_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1308_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1308_pp1_iter6_reg;
    sc_signal< sc_lv<3> > i_1_fu_767_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<16> > tmp_V_3_fu_788_p7;
    sc_signal< sc_lv<16> > tmp_V_3_reg_1317;
    sc_signal< sc_lv<1> > p_Result_9_reg_1323;
    sc_signal< sc_lv<1> > p_Result_9_reg_1323_pp1_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_9_reg_1323_pp1_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_9_reg_1323_pp1_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_9_reg_1323_pp1_iter4_reg;
    sc_signal< sc_lv<1> > p_Result_9_reg_1323_pp1_iter5_reg;
    sc_signal< sc_lv<1> > p_Result_9_reg_1323_pp1_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_9_reg_1323_pp1_iter7_reg;
    sc_signal< sc_lv<16> > tmp_V_fu_812_p2;
    sc_signal< sc_lv<16> > tmp_V_reg_1329;
    sc_signal< sc_lv<1> > and_ln37_fu_824_p2;
    sc_signal< sc_lv<1> > and_ln37_reg_1334;
    sc_signal< sc_lv<1> > and_ln37_reg_1334_pp1_iter1_reg;
    sc_signal< sc_lv<1> > and_ln37_reg_1334_pp1_iter2_reg;
    sc_signal< sc_lv<1> > and_ln37_reg_1334_pp1_iter3_reg;
    sc_signal< sc_lv<1> > and_ln37_reg_1334_pp1_iter4_reg;
    sc_signal< sc_lv<1> > and_ln37_reg_1334_pp1_iter5_reg;
    sc_signal< sc_lv<1> > and_ln37_reg_1334_pp1_iter6_reg;
    sc_signal< sc_lv<1> > and_ln37_reg_1334_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln935_fu_829_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_1339;
    sc_signal< sc_lv<1> > icmp_ln935_reg_1339_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln935_reg_1339_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln935_reg_1339_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln935_reg_1339_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln935_reg_1339_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln935_reg_1339_pp1_iter7_reg;
    sc_signal< sc_lv<16> > tmp_V_4_fu_834_p3;
    sc_signal< sc_lv<16> > tmp_V_4_reg_1344;
    sc_signal< sc_lv<16> > tmp_V_4_reg_1344_pp1_iter2_reg;
    sc_signal< sc_lv<16> > tmp_V_4_reg_1344_pp1_iter3_reg;
    sc_signal< sc_lv<32> > l_fu_857_p3;
    sc_signal< sc_lv<32> > l_reg_1352;
    sc_signal< sc_lv<8> > trunc_ln943_fu_865_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_1357;
    sc_signal< sc_lv<8> > trunc_ln943_reg_1357_pp1_iter2_reg;
    sc_signal< sc_lv<8> > trunc_ln943_reg_1357_pp1_iter3_reg;
    sc_signal< sc_lv<8> > trunc_ln943_reg_1357_pp1_iter4_reg;
    sc_signal< sc_lv<8> > trunc_ln943_reg_1357_pp1_iter5_reg;
    sc_signal< sc_lv<8> > trunc_ln943_reg_1357_pp1_iter6_reg;
    sc_signal< sc_lv<8> > trunc_ln943_reg_1357_pp1_iter7_reg;
    sc_signal< sc_lv<32> > sub_ln944_fu_869_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_1362;
    sc_signal< sc_lv<16> > trunc_ln944_fu_874_p1;
    sc_signal< sc_lv<16> > trunc_ln944_reg_1369;
    sc_signal< sc_lv<16> > trunc_ln944_reg_1369_pp1_iter3_reg;
    sc_signal< sc_lv<5> > sub_ln947_fu_882_p2;
    sc_signal< sc_lv<5> > sub_ln947_reg_1374;
    sc_signal< sc_lv<32> > lsb_index_fu_888_p2;
    sc_signal< sc_lv<32> > lsb_index_reg_1379;
    sc_signal< sc_lv<31> > tmp_518_reg_1385;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_917_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_reg_1390;
    sc_signal< sc_lv<32> > add_ln958_fu_923_p2;
    sc_signal< sc_lv<32> > add_ln958_reg_1395;
    sc_signal< sc_lv<32> > sub_ln958_fu_928_p2;
    sc_signal< sc_lv<32> > sub_ln958_reg_1400;
    sc_signal< sc_lv<32> > or_ln_fu_980_p3;
    sc_signal< sc_lv<32> > or_ln_reg_1405;
    sc_signal< sc_lv<32> > or_ln_reg_1405_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln958_fu_994_p2;
    sc_signal< sc_lv<1> > icmp_ln958_reg_1420;
    sc_signal< sc_lv<1> > icmp_ln958_reg_1420_pp1_iter5_reg;
    sc_signal< sc_lv<32> > grp_fu_999_p2;
    sc_signal< sc_lv<32> > lshr_ln958_reg_1430;
    sc_signal< sc_lv<64> > grp_fu_1007_p2;
    sc_signal< sc_lv<64> > shl_ln958_reg_1435;
    sc_signal< sc_lv<63> > m_5_reg_1440;
    sc_signal< sc_lv<63> > m_5_reg_1440_pp1_iter7_reg;
    sc_signal< sc_lv<1> > tmp_520_reg_1445;
    sc_signal< sc_lv<8> > select_ln964_fu_1049_p3;
    sc_signal< sc_lv<8> > select_ln964_reg_1450;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > grp_myproject_fu_266_ap_ready;
    sc_signal< sc_logic > grp_myproject_fu_266_ap_done;
    sc_signal< sc_logic > ap_sync_grp_myproject_fu_266_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_myproject_fu_266_ap_done;
    sc_signal< bool > ap_block_state13_on_subcall_done;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_lv<16> > grp_myproject_fu_266_layer13_out_0_V;
    sc_signal< sc_lv<16> > grp_myproject_fu_266_layer13_out_1_V;
    sc_signal< sc_lv<16> > grp_myproject_fu_266_layer13_out_2_V;
    sc_signal< sc_lv<16> > grp_myproject_fu_266_layer13_out_3_V;
    sc_signal< sc_lv<16> > grp_myproject_fu_266_layer13_out_4_V;
    sc_signal< sc_logic > grp_myproject_fu_266_ap_start;
    sc_signal< sc_logic > grp_myproject_fu_266_layer13_out_0_V_ap_vld;
    sc_signal< sc_logic > grp_myproject_fu_266_layer13_out_1_V_ap_vld;
    sc_signal< sc_logic > grp_myproject_fu_266_layer13_out_2_V_ap_vld;
    sc_signal< sc_logic > grp_myproject_fu_266_layer13_out_3_V_ap_vld;
    sc_signal< sc_logic > grp_myproject_fu_266_layer13_out_4_V_ap_vld;
    sc_signal< sc_logic > grp_myproject_fu_266_ap_idle;
    sc_signal< sc_logic > grp_myproject_fu_266_ap_continue;
    sc_signal< sc_logic > grp_myproject_fu_266_ap_start_reg;
    sc_signal< sc_logic > ap_sync_reg_grp_myproject_fu_266_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_myproject_fu_266_ap_done;
    sc_signal< sc_lv<256> > in_local_V_fu_196;
    sc_signal< sc_lv<16> > out_local_0_fu_200;
    sc_signal< sc_lv<16> > out_local_1_fu_204;
    sc_signal< sc_lv<16> > out_local_2_fu_208;
    sc_signal< sc_lv<16> > out_local_3_fu_212;
    sc_signal< sc_lv<16> > out_local_4_fu_216;
    sc_signal< sc_lv<256> > in_local_V_1_fu_746_p2;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln20_fu_299_p2;
    sc_signal< sc_lv<32> > add_ln22_fu_305_p2;
    sc_signal< sc_lv<64> > grp_fu_292_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_346_p1;
    sc_signal< sc_lv<53> > tmp_s_fu_379_p3;
    sc_signal< sc_lv<54> > p_Result_8_fu_386_p1;
    sc_signal< sc_lv<54> > man_V_1_fu_390_p2;
    sc_signal< sc_lv<12> > zext_ln461_fu_376_p1;
    sc_signal< sc_lv<12> > F2_fu_408_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_420_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_426_p2;
    sc_signal< sc_lv<32> > sext_ln581_1_fu_460_p1;
    sc_signal< sc_lv<54> > grp_fu_477_p1;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_482_p1;
    sc_signal< sc_lv<1> > tmp_515_fu_485_p3;
    sc_signal< sc_lv<1> > or_ln582_fu_501_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_505_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_463_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_511_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_516_p2;
    sc_signal< sc_lv<1> > or_ln581_fu_534_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_468_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_539_p2;
    sc_signal< sc_lv<1> > and_ln585_1_fu_528_p2;
    sc_signal< sc_lv<16> > select_ln588_fu_493_p3;
    sc_signal< sc_lv<1> > xor_ln571_fu_564_p2;
    sc_signal< sc_lv<1> > and_ln582_fu_569_p2;
    sc_signal< sc_lv<1> > or_ln603_1_fu_574_p2;
    sc_signal< sc_lv<16> > sext_ln581_fu_584_p1;
    sc_signal< sc_lv<16> > shl_ln604_fu_590_p2;
    sc_signal< sc_lv<16> > trunc_ln586_fu_587_p1;
    sc_signal< sc_lv<16> > select_ln603_fu_595_p3;
    sc_signal< sc_lv<16> > select_ln603_3_fu_627_p3;
    sc_signal< sc_lv<9> > zext_ln203_fu_633_p1;
    sc_signal< sc_lv<9> > zext_ln203_1_fu_636_p1;
    sc_signal< sc_lv<9> > xor_ln203_fu_643_p2;
    sc_signal< sc_lv<9> > select_ln203_fu_649_p3;
    sc_signal< sc_lv<9> > select_ln203_2_fu_663_p3;
    sc_signal< sc_lv<9> > select_ln203_1_fu_656_p3;
    sc_signal< sc_lv<9> > xor_ln203_1_fu_670_p2;
    sc_signal< sc_lv<256> > zext_ln203_2_fu_639_p1;
    sc_signal< sc_lv<256> > zext_ln203_3_fu_676_p1;
    sc_signal< sc_lv<256> > zext_ln203_4_fu_680_p1;
    sc_signal< sc_lv<256> > zext_ln203_5_fu_684_p1;
    sc_signal< sc_lv<256> > shl_ln203_1_fu_694_p2;
    sc_signal< sc_lv<256> > lshr_ln203_fu_700_p2;
    sc_signal< sc_lv<256> > tmp_516_fu_715_p4;
    sc_signal< sc_lv<256> > xor_ln203_2_fu_730_p2;
    sc_signal< sc_lv<256> > select_ln203_3_fu_724_p3;
    sc_signal< sc_lv<256> > and_ln203_1_fu_735_p2;
    sc_signal< sc_lv<256> > and_ln203_2_fu_741_p2;
    sc_signal< sc_lv<1> > icmp_ln37_fu_818_p2;
    sc_signal< sc_lv<16> > p_Result_1_fu_839_p4;
    sc_signal< sc_lv<32> > p_Result_10_fu_849_p3;
    sc_signal< sc_lv<5> > trunc_ln947_fu_878_p1;
    sc_signal< sc_lv<16> > zext_ln947_fu_903_p1;
    sc_signal< sc_lv<16> > lshr_ln947_fu_906_p2;
    sc_signal< sc_lv<16> > p_Result_s_fu_912_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_933_p2;
    sc_signal< sc_lv<1> > tmp_519_fu_943_p3;
    sc_signal< sc_lv<16> > add_ln949_fu_956_p2;
    sc_signal< sc_lv<1> > p_Result_2_fu_961_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_950_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_968_p2;
    sc_signal< sc_lv<1> > a_fu_938_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_974_p2;
    sc_signal< sc_lv<32> > grp_fu_999_p0;
    sc_signal< sc_lv<64> > grp_fu_1007_p0;
    sc_signal< sc_lv<64> > grp_fu_1007_p1;
    sc_signal< sc_lv<64> > zext_ln958_fu_1013_p1;
    sc_signal< sc_lv<64> > zext_ln961_fu_1022_p1;
    sc_signal< sc_lv<64> > m_1_fu_1016_p3;
    sc_signal< sc_lv<64> > m_2_fu_1025_p2;
    sc_signal< sc_lv<8> > sub_ln964_fu_1059_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_1064_p2;
    sc_signal< sc_lv<64> > m_6_fu_1056_p1;
    sc_signal< sc_lv<9> > tmp_3_fu_1069_p3;
    sc_signal< sc_lv<64> > p_Result_11_fu_1076_p5;
    sc_signal< sc_lv<32> > trunc_ln738_fu_1088_p1;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_1092_p1;
    sc_signal< sc_logic > grp_fu_292_ce;
    sc_signal< sc_logic > grp_fu_477_ce;
    sc_signal< sc_logic > grp_fu_999_ce;
    sc_signal< sc_logic > grp_fu_1007_ce;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > regslice_both_out_data_U_apdone_blk;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > regslice_both_in_data_U_apdone_blk;
    sc_signal< sc_lv<32> > in_r_TDATA_int;
    sc_signal< sc_logic > in_r_TVALID_int;
    sc_signal< sc_logic > in_r_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_r_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_last_V_U_ack_in;
    sc_signal< sc_lv<32> > out_r_TDATA_int;
    sc_signal< sc_logic > out_r_TVALID_int;
    sc_signal< sc_logic > out_r_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_last_V_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_state12;
    static const sc_lv<7> ap_ST_fsm_state13;
    static const sc_lv<7> ap_ST_fsm_pp1_stage0;
    static const sc_lv<7> ap_ST_fsm_state24;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_A;
    static const sc_lv<12> ap_const_lv12_FF6;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<16> ap_const_lv16_FFFF;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_F;
    static const sc_lv<9> ap_const_lv9_FF;
    static const sc_lv<256> ap_const_lv256_lc_1;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<16> ap_const_lv16_FFE8;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_408_p2();
    void thread_a_fu_938_p2();
    void thread_add_ln22_fu_305_p2();
    void thread_add_ln581_fu_420_p2();
    void thread_add_ln949_fu_956_p2();
    void thread_add_ln958_fu_923_p2();
    void thread_add_ln964_fu_1064_p2();
    void thread_and_ln203_1_fu_735_p2();
    void thread_and_ln203_2_fu_741_p2();
    void thread_and_ln203_fu_706_p2();
    void thread_and_ln37_fu_824_p2();
    void thread_and_ln581_fu_511_p2();
    void thread_and_ln582_fu_569_p2();
    void thread_and_ln585_1_fu_528_p2();
    void thread_and_ln585_fu_522_p2();
    void thread_and_ln603_fu_545_p2();
    void thread_and_ln949_fu_968_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state24();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state13_on_subcall_done();
    void thread_ap_block_state14_pp1_stage0_iter0();
    void thread_ap_block_state15_pp1_stage0_iter1();
    void thread_ap_block_state16_pp1_stage0_iter2();
    void thread_ap_block_state17_pp1_stage0_iter3();
    void thread_ap_block_state18_pp1_stage0_iter4();
    void thread_ap_block_state19_pp1_stage0_iter5();
    void thread_ap_block_state20_pp1_stage0_iter6();
    void thread_ap_block_state21_pp1_stage0_iter7();
    void thread_ap_block_state22_io();
    void thread_ap_block_state22_pp1_stage0_iter8();
    void thread_ap_block_state23_io();
    void thread_ap_block_state23_pp1_stage0_iter9();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state14();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_grp_myproject_fu_266_ap_done();
    void thread_ap_sync_grp_myproject_fu_266_ap_ready();
    void thread_bitcast_ln696_fu_482_p1();
    void thread_bitcast_ln739_fu_1092_p1();
    void thread_empty_37_fu_615_p2();
    void thread_grp_fu_1007_ce();
    void thread_grp_fu_1007_p0();
    void thread_grp_fu_1007_p1();
    void thread_grp_fu_292_ce();
    void thread_grp_fu_477_ce();
    void thread_grp_fu_477_p1();
    void thread_grp_fu_999_ce();
    void thread_grp_fu_999_p0();
    void thread_grp_myproject_fu_266_ap_continue();
    void thread_grp_myproject_fu_266_ap_start();
    void thread_i_1_fu_767_p2();
    void thread_i_fu_331_p2();
    void thread_icmp_ln203_fu_621_p2();
    void thread_icmp_ln20_fu_299_p2();
    void thread_icmp_ln24_fu_325_p2();
    void thread_icmp_ln33_fu_761_p2();
    void thread_icmp_ln37_1_fu_757_p2();
    void thread_icmp_ln37_fu_818_p2();
    void thread_icmp_ln571_fu_403_p2();
    void thread_icmp_ln581_fu_414_p2();
    void thread_icmp_ln582_fu_440_p2();
    void thread_icmp_ln585_fu_463_p2();
    void thread_icmp_ln603_fu_468_p2();
    void thread_icmp_ln935_fu_829_p2();
    void thread_icmp_ln947_1_fu_917_p2();
    void thread_icmp_ln947_fu_933_p2();
    void thread_icmp_ln958_fu_994_p2();
    void thread_in_local_V_1_fu_746_p2();
    void thread_in_r_TDATA_blk_n();
    void thread_in_r_TREADY();
    void thread_in_r_TREADY_int();
    void thread_ireg_V_fu_346_p1();
    void thread_l_fu_857_p3();
    void thread_lsb_index_fu_888_p2();
    void thread_lshr_ln203_fu_700_p2();
    void thread_lshr_ln947_fu_906_p2();
    void thread_m_1_fu_1016_p3();
    void thread_m_2_fu_1025_p2();
    void thread_m_6_fu_1056_p1();
    void thread_man_V_1_fu_390_p2();
    void thread_man_V_2_fu_396_p3();
    void thread_or_ln581_fu_534_p2();
    void thread_or_ln582_fu_501_p2();
    void thread_or_ln603_1_fu_574_p2();
    void thread_or_ln603_2_fu_579_p2();
    void thread_or_ln603_fu_551_p2();
    void thread_or_ln949_fu_974_p2();
    void thread_or_ln_fu_980_p3();
    void thread_out_r_TDATA_blk_n();
    void thread_out_r_TDATA_int();
    void thread_out_r_TVALID();
    void thread_out_r_TVALID_int();
    void thread_p_Result_10_fu_849_p3();
    void thread_p_Result_11_fu_1076_p5();
    void thread_p_Result_1_fu_839_p4();
    void thread_p_Result_2_fu_961_p3();
    void thread_p_Result_8_fu_386_p1();
    void thread_p_Result_s_fu_912_p2();
    void thread_select_ln203_1_fu_656_p3();
    void thread_select_ln203_2_fu_663_p3();
    void thread_select_ln203_3_fu_724_p3();
    void thread_select_ln203_fu_649_p3();
    void thread_select_ln22_fu_311_p3();
    void thread_select_ln588_fu_493_p3();
    void thread_select_ln603_1_fu_557_p3();
    void thread_select_ln603_2_fu_602_p3();
    void thread_select_ln603_3_fu_627_p3();
    void thread_select_ln603_fu_595_p3();
    void thread_select_ln964_fu_1049_p3();
    void thread_sext_ln581_1_fu_460_p1();
    void thread_sext_ln581_fu_584_p1();
    void thread_sh_amt_fu_432_p3();
    void thread_shl_ln203_1_fu_694_p2();
    void thread_shl_ln203_fu_688_p2();
    void thread_shl_ln604_fu_590_p2();
    void thread_shl_ln_fu_608_p3();
    void thread_sub_ln581_fu_426_p2();
    void thread_sub_ln944_fu_869_p2();
    void thread_sub_ln947_fu_882_p2();
    void thread_sub_ln958_fu_928_p2();
    void thread_sub_ln964_fu_1059_p2();
    void thread_tmp_3_fu_1069_p3();
    void thread_tmp_515_fu_485_p3();
    void thread_tmp_516_fu_715_p4();
    void thread_tmp_519_fu_943_p3();
    void thread_tmp_V_4_fu_834_p3();
    void thread_tmp_V_fu_812_p2();
    void thread_tmp_s_fu_379_p3();
    void thread_trunc_ln203_fu_342_p1();
    void thread_trunc_ln556_fu_350_p1();
    void thread_trunc_ln565_fu_372_p1();
    void thread_trunc_ln583_fu_446_p1();
    void thread_trunc_ln586_fu_587_p1();
    void thread_trunc_ln738_fu_1088_p1();
    void thread_trunc_ln943_fu_865_p1();
    void thread_trunc_ln944_fu_874_p1();
    void thread_trunc_ln947_fu_878_p1();
    void thread_vector_rows_0_ack_out();
    void thread_xor_ln203_1_fu_670_p2();
    void thread_xor_ln203_2_fu_730_p2();
    void thread_xor_ln203_fu_643_p2();
    void thread_xor_ln571_fu_564_p2();
    void thread_xor_ln581_fu_539_p2();
    void thread_xor_ln582_fu_505_p2();
    void thread_xor_ln585_fu_516_p2();
    void thread_xor_ln949_fu_950_p2();
    void thread_zext_ln203_1_fu_636_p1();
    void thread_zext_ln203_2_fu_639_p1();
    void thread_zext_ln203_3_fu_676_p1();
    void thread_zext_ln203_4_fu_680_p1();
    void thread_zext_ln203_5_fu_684_p1();
    void thread_zext_ln203_fu_633_p1();
    void thread_zext_ln461_fu_376_p1();
    void thread_zext_ln947_fu_903_p1();
    void thread_zext_ln958_fu_1013_p1();
    void thread_zext_ln961_fu_1022_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
