// Seed: 1386486718
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    output id_6
);
  logic id_7;
  type_13(
      1, id_2
  );
  logic id_8;
endmodule
