INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-311] analyzing module zero_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/mips_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/pc_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Xilinx/myprojects/my_mips/my_mips.srcs/sim_1/new/testbench.v:23]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Xilinx/myprojects/my_mips/my_mips.srcs/sim_1/new/testbench.v:26]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Xilinx/myprojects/my_mips/my_mips.srcs/sim_1/new/testbench.v:91]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Xilinx/myprojects/my_mips/my_mips.srcs/sim_1/new/testbench.v:100]
