TimeQuest Timing Analyzer report for ImplementacionI2C
Thu Oct 23 15:16:36 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'SCL'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'SCL'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'SCL'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Setup: 'SCL'
 31. Slow 1200mV 0C Model Hold: 'clk'
 32. Slow 1200mV 0C Model Hold: 'SCL'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'SCL'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk'
 46. Fast 1200mV 0C Model Setup: 'SCL'
 47. Fast 1200mV 0C Model Hold: 'clk'
 48. Fast 1200mV 0C Model Hold: 'SCL'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'SCL'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ImplementacionI2C                                                 ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C120F780C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
; SCL        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SCL } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 408.33 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 551.88 MHz ; 250.0 MHz       ; SCL        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -4.470 ; -16.481            ;
; SCL   ; -0.812 ; -3.102             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.037 ; -0.037            ;
; SCL   ; 0.544  ; 0.000             ;
+-------+--------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -18.420                          ;
; SCL   ; -3.000 ; -10.710                          ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.470 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 1.000        ; -2.998     ; 2.450      ;
; -4.428 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 1.000        ; -2.998     ; 2.408      ;
; -4.337 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 1.000        ; -2.998     ; 2.317      ;
; -3.883 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 1.000        ; -2.853     ; 2.008      ;
; -3.815 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -1.660     ; 3.133      ;
; -3.779 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 1.000        ; -3.284     ; 1.473      ;
; -3.741 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -1.660     ; 3.059      ;
; -3.682 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -1.660     ; 3.000      ;
; -3.658 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 1.000        ; -2.853     ; 1.783      ;
; -3.256 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 1.000        ; -2.093     ; 2.141      ;
; -3.216 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -2.093     ; 2.101      ;
; -2.910 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 1.000        ; -1.662     ; 2.226      ;
; -2.899 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -1.662     ; 2.215      ;
; -2.862 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 1.000        ; -1.662     ; 2.178      ;
; -2.822 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -1.662     ; 2.138      ;
; -1.449 ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                                                                ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; clk          ; clk         ; 1.000        ; -1.305     ; 1.142      ;
; -1.443 ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                                                            ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; clk          ; clk         ; 1.000        ; -1.452     ; 0.989      ;
; -0.900 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.082     ; 1.816      ;
; -0.896 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.082     ; 1.812      ;
; -0.633 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.082     ; 1.549      ;
; -0.584 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.082     ; 1.500      ;
; -0.578 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.082     ; 1.494      ;
; -0.578 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.082     ; 1.494      ;
; -0.577 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.082     ; 1.493      ;
; -0.558 ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; clk          ; clk         ; 1.000        ; -0.063     ; 1.493      ;
; -0.542 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.082     ; 1.458      ;
; -0.538 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.082     ; 1.454      ;
; -0.527 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.082     ; 1.443      ;
; -0.415 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.082     ; 1.331      ;
; -0.387 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 1.000        ; -0.082     ; 1.303      ;
; -0.382 ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                                                                ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.082     ; 1.298      ;
; -0.376 ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; 1.126      ; 2.500      ;
; -0.354 ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                                                             ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; 1.280      ; 2.632      ;
; -0.338 ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 1.000        ; 1.126      ; 2.462      ;
; -0.336 ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; 1.126      ; 2.460      ;
; -0.275 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.082     ; 1.191      ;
; -0.224 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.082     ; 1.140      ;
; -0.218 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 1.000        ; -0.082     ; 1.134      ;
; -0.211 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.082     ; 1.127      ;
; -0.079 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 1.000        ; -0.082     ; 0.995      ;
; -0.035 ; ImplementacionI2C:b2v_inst3|fstate.RyW                                                                                    ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ; clk          ; clk         ; 1.000        ; -0.082     ; 0.951      ;
; 0.012  ; SCL                                                                                                                       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCL          ; clk         ; 0.500        ; 3.083      ; 3.549      ;
; 0.101  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 0.815      ;
; 0.112  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 1.000        ; -0.082     ; 0.804      ;
; 0.113  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 1.000        ; -0.082     ; 0.803      ;
; 0.221  ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                                                             ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; clk          ; clk         ; 1.000        ; -0.043     ; 0.734      ;
; 0.547  ; SCL                                                                                                                       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCL          ; clk         ; 1.000        ; 3.083      ; 3.514      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCL'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.812 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.082     ; 1.728      ;
; -0.726 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.082     ; 1.642      ;
; -0.719 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.636      ;
; -0.695 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.082     ; 1.611      ;
; -0.426 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 1.000        ; 0.333      ; 1.757      ;
; -0.336 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 1.000        ; 0.333      ; 1.667      ;
; -0.253 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 1.000        ; -0.098     ; 1.153      ;
; -0.237 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.154      ;
; -0.218 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.135      ;
; -0.213 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.082     ; 1.129      ;
; -0.212 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.082     ; 1.128      ;
; -0.190 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.082     ; 1.106      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.037 ; SCL                                                                                                                       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCL          ; clk         ; 0.000        ; 3.197      ; 3.386      ;
; 0.435  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.703      ;
; 0.435  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.703      ;
; 0.440  ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                                                             ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.669      ;
; 0.443  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.711      ;
; 0.491  ; SCL                                                                                                                       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCL          ; clk         ; -0.500       ; 3.197      ; 3.414      ;
; 0.549  ; ImplementacionI2C:b2v_inst3|fstate.RyW                                                                                    ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.817      ;
; 0.614  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.882      ;
; 0.743  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.011      ;
; 0.752  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.020      ;
; 0.789  ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                                                             ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 1.452      ; 2.427      ;
; 0.802  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.070      ;
; 0.810  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.078      ;
; 0.825  ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 1.305      ; 2.316      ;
; 0.840  ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 1.305      ; 2.331      ;
; 0.856  ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 0.000        ; 1.305      ; 2.347      ;
; 0.892  ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                                                                ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.160      ;
; 0.915  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.183      ;
; 0.974  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.242      ;
; 1.040  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.308      ;
; 1.062  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.330      ;
; 1.064  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.332      ;
; 1.068  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.336      ;
; 1.097  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.365      ;
; 1.100  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.368      ;
; 1.105  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.373      ;
; 1.148  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.416      ;
; 1.169  ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; clk          ; clk         ; 0.000        ; 0.063      ; 1.418      ;
; 1.400  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.668      ;
; 1.402  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.670      ;
; 1.946  ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                                                                ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; clk          ; clk         ; 0.000        ; -1.126     ; 1.006      ;
; 2.004  ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                                                            ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; clk          ; clk         ; 0.000        ; -1.280     ; 0.910      ;
; 3.131  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -1.365     ; 1.992      ;
; 3.146  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 0.000        ; -1.365     ; 2.007      ;
; 3.205  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -1.365     ; 2.066      ;
; 3.256  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 0.000        ; -1.365     ; 2.117      ;
; 3.455  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -1.779     ; 1.902      ;
; 3.470  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 0.000        ; -1.779     ; 1.917      ;
; 3.695  ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -1.363     ; 2.558      ;
; 3.802  ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -1.363     ; 2.665      ;
; 3.822  ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -1.363     ; 2.685      ;
; 4.015  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 0.000        ; -2.605     ; 1.636      ;
; 4.109  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 0.000        ; -3.019     ; 1.316      ;
; 4.256  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 0.000        ; -2.605     ; 1.877      ;
; 4.405  ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 0.000        ; -2.757     ; 1.874      ;
; 4.512  ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 0.000        ; -2.757     ; 1.981      ;
; 4.532  ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 0.000        ; -2.757     ; 2.001      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCL'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.544 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 0.000        ; 0.512      ; 1.242      ;
; 0.562 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 0.000        ; 0.512      ; 1.260      ;
; 0.631 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.899      ;
; 0.636 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 0.000        ; 0.098      ; 0.920      ;
; 0.636 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.904      ;
; 0.658 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.925      ;
; 0.660 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.082      ; 0.928      ;
; 0.684 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.951      ;
; 0.949 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.082      ; 1.217      ;
; 0.964 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.082      ; 1.232      ;
; 0.969 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.082      ; 1.237      ;
; 0.988 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.255      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ;
; 0.219  ; 0.407        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.Guardadir|clk                                                     ;
; 0.371  ; 0.591        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.Guardadato|clk                                                    ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                        ;
; 0.409  ; 0.629        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                          ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                            ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.Acknowledge|clk                                                   ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.Oscioso|clk                                                       ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.RyW|clk                                                           ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[0]|clk                                  ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[1]|clk                                  ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[2]|clk                                  ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[3]|clk                                  ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[4]|clk                                  ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[5]|clk                                  ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                        ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.Acknowledge|clk                                                   ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.Oscioso|clk                                                       ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.RyW|clk                                                           ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[0]|clk                                  ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[1]|clk                                  ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[2]|clk                                  ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[3]|clk                                  ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[4]|clk                                  ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[5]|clk                                  ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[6]|clk                                  ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                          ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                            ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                        ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.Guardadato|clk                                                    ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.Guardadir|clk                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCL'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ;
; 0.280  ; 0.468        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ;
; 0.287  ; 0.475        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ;
; 0.287  ; 0.475        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ;
; 0.300  ; 0.520        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ;
; 0.300  ; 0.520        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ;
; 0.300  ; 0.520        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ;
; 0.303  ; 0.523        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ;
; 0.303  ; 0.523        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ;
; 0.310  ; 0.530        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|o                                                                                                               ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst2~clkctrl|inclk[0]                                                                                           ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst2~clkctrl|outclk                                                                                             ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst~clkctrl|inclk[0]                                                                                           ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst~clkctrl|outclk                                                                                             ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst|datac                                                                                                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst2|datac                                                                                                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                 ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                 ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                               ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                               ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst|combout                                                                                                    ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst2|combout                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|i                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|i                                                                                                               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst|combout                                                                                                    ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst2|combout                                                                                                    ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                 ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                 ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst|datac                                                                                                      ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst2|datac                                                                                                      ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst~clkctrl|inclk[0]                                                                                           ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst~clkctrl|outclk                                                                                             ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst2~clkctrl|inclk[0]                                                                                           ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst2~clkctrl|outclk                                                                                             ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                 ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|o                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCL       ; clk        ; 0.413 ; 0.448 ; Rise       ; clk             ;
; SDA       ; clk        ; 2.520 ; 2.798 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SCL       ; clk        ; -0.003 ; -0.031 ; Rise       ; clk             ;
; SDA       ; clk        ; -1.486 ; -1.764 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Ack       ; clk        ; 6.600 ; 6.585 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Ack       ; clk        ; 6.447 ; 6.433 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 459.98 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 616.52 MHz ; 250.0 MHz       ; SCL        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.956 ; -14.411           ;
; SCL   ; -0.622 ; -2.177            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.082 ; 0.000             ;
; SCL   ; 0.494 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -18.420                         ;
; SCL   ; -3.000 ; -10.710                         ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.956 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 1.000        ; -2.720     ; 2.215      ;
; -3.893 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 1.000        ; -2.720     ; 2.152      ;
; -3.839 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 1.000        ; -2.720     ; 2.098      ;
; -3.434 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 1.000        ; -2.590     ; 1.823      ;
; -3.428 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -1.546     ; 2.861      ;
; -3.369 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 1.000        ; -2.985     ; 1.363      ;
; -3.311 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -1.546     ; 2.744      ;
; -3.302 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -1.546     ; 2.735      ;
; -3.240 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 1.000        ; -2.590     ; 1.629      ;
; -2.870 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 1.000        ; -1.940     ; 1.909      ;
; -2.836 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -1.940     ; 1.875      ;
; -2.633 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 1.000        ; -1.545     ; 2.067      ;
; -2.630 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -1.545     ; 2.064      ;
; -2.521 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 1.000        ; -1.545     ; 1.955      ;
; -2.518 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -1.545     ; 1.952      ;
; -1.174 ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                                                                ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; clk          ; clk         ; 1.000        ; -1.146     ; 1.027      ;
; -1.165 ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                                                            ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; clk          ; clk         ; 1.000        ; -1.275     ; 0.889      ;
; -0.720 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 1.646      ;
; -0.717 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 1.643      ;
; -0.484 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 1.410      ;
; -0.447 ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; clk          ; clk         ; 1.000        ; -0.056     ; 1.390      ;
; -0.424 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 1.350      ;
; -0.421 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 1.347      ;
; -0.419 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.073     ; 1.345      ;
; -0.416 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 1.342      ;
; -0.387 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.073     ; 1.313      ;
; -0.384 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.073     ; 1.310      ;
; -0.382 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.073     ; 1.308      ;
; -0.321 ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 1.000        ; 0.987      ; 2.307      ;
; -0.288 ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; 0.987      ; 2.274      ;
; -0.288 ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                                                             ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; 1.122      ; 2.409      ;
; -0.285 ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; 0.987      ; 2.271      ;
; -0.274 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 1.000        ; -0.073     ; 1.200      ;
; -0.272 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.073     ; 1.198      ;
; -0.245 ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                                                                ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 1.171      ;
; -0.151 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.073     ; 1.077      ;
; -0.128 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 1.000        ; -0.073     ; 1.054      ;
; -0.101 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.073     ; 1.027      ;
; -0.087 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 1.013      ;
; 0.020  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 1.000        ; -0.073     ; 0.906      ;
; 0.039  ; SCL                                                                                                                       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCL          ; clk         ; 0.500        ; 2.827      ; 3.267      ;
; 0.069  ; ImplementacionI2C:b2v_inst3|fstate.RyW                                                                                    ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ; clk          ; clk         ; 1.000        ; -0.073     ; 0.857      ;
; 0.193  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 1.000        ; -0.073     ; 0.733      ;
; 0.202  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 1.000        ; -0.073     ; 0.724      ;
; 0.205  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 1.000        ; -0.073     ; 0.721      ;
; 0.301  ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                                                             ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; clk          ; clk         ; 1.000        ; -0.039     ; 0.659      ;
; 0.465  ; SCL                                                                                                                       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCL          ; clk         ; 1.000        ; 2.827      ; 3.341      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCL'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.622 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 1.548      ;
; -0.555 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; SCL          ; SCL         ; 1.000        ; -0.074     ; 1.480      ;
; -0.548 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 1.474      ;
; -0.531 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 1.457      ;
; -0.271 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 1.000        ; 0.306      ; 1.576      ;
; -0.192 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 1.000        ; 0.306      ; 1.497      ;
; -0.128 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 1.000        ; -0.089     ; 1.038      ;
; -0.111 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; SCL          ; SCL         ; 1.000        ; -0.074     ; 1.036      ;
; -0.100 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; SCL          ; SCL         ; 1.000        ; -0.074     ; 1.025      ;
; -0.087 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 1.013      ;
; -0.085 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 1.011      ;
; -0.073 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.999      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.082 ; SCL                                                                                                                       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCL          ; clk         ; 0.000        ; 2.928      ; 3.221      ;
; 0.387 ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                                                             ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.597      ;
; 0.403 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.647      ;
; 0.404 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.648      ;
; 0.410 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.654      ;
; 0.506 ; SCL                                                                                                                       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCL          ; clk         ; -0.500       ; 2.928      ; 3.145      ;
; 0.506 ; ImplementacionI2C:b2v_inst3|fstate.RyW                                                                                    ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.750      ;
; 0.563 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.807      ;
; 0.669 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.913      ;
; 0.677 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.921      ;
; 0.713 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.735 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.754 ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 1.146      ; 2.071      ;
; 0.789 ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 0.000        ; 1.146      ; 2.106      ;
; 0.791 ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                                                             ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 1.275      ; 2.237      ;
; 0.802 ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 1.146      ; 2.119      ;
; 0.813 ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                                                                ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.057      ;
; 0.845 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.089      ;
; 0.894 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.138      ;
; 0.956 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.200      ;
; 0.963 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.207      ;
; 0.968 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.212      ;
; 0.977 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.221      ;
; 0.998 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.242      ;
; 1.004 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.248      ;
; 1.009 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.253      ;
; 1.037 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.281      ;
; 1.038 ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; clk          ; clk         ; 0.000        ; 0.056      ; 1.265      ;
; 1.265 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.509      ;
; 1.270 ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.514      ;
; 1.735 ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                                                                ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; clk          ; clk         ; 0.000        ; -0.987     ; 0.919      ;
; 1.786 ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                                                            ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; clk          ; clk         ; 0.000        ; -1.122     ; 0.835      ;
; 2.876 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -1.279     ; 1.808      ;
; 2.906 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -1.279     ; 1.838      ;
; 2.924 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 0.000        ; -1.279     ; 1.856      ;
; 2.954 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 0.000        ; -1.279     ; 1.886      ;
; 3.206 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -1.659     ; 1.758      ;
; 3.220 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 0.000        ; -1.659     ; 1.772      ;
; 3.393 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -1.279     ; 2.325      ;
; 3.474 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -1.279     ; 2.406      ;
; 3.505 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -1.279     ; 2.437      ;
; 3.646 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 0.000        ; -2.367     ; 1.490      ;
; 3.725 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 0.000        ; -2.747     ; 1.189      ;
; 3.880 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 0.000        ; -2.367     ; 1.724      ;
; 4.004 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 0.000        ; -2.502     ; 1.713      ;
; 4.096 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 0.000        ; -2.502     ; 1.805      ;
; 4.115 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 0.000        ; -2.502     ; 1.824      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCL'                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.494 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 0.000        ; 0.469      ; 1.134      ;
; 0.508 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 0.000        ; 0.469      ; 1.148      ;
; 0.578 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.822      ;
; 0.580 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 0.000        ; 0.089      ; 0.840      ;
; 0.583 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.827      ;
; 0.602 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; SCL          ; SCL         ; 0.000        ; 0.074      ; 0.847      ;
; 0.605 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.849      ;
; 0.625 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; SCL          ; SCL         ; 0.000        ; 0.074      ; 0.870      ;
; 0.864 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.108      ;
; 0.872 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.116      ;
; 0.883 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.127      ;
; 0.892 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.137      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.154  ; 0.340        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ;
; 0.202  ; 0.388        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.300  ; 0.300        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.Guardadir|clk                                                     ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.Guardadato|clk                                                    ;
; 0.393  ; 0.611        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                        ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                          ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                            ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.Acknowledge|clk                                                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.Oscioso|clk                                                       ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.RyW|clk                                                           ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[0]|clk                                  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[1]|clk                                  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[2]|clk                                  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[3]|clk                                  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[4]|clk                                  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[5]|clk                                  ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[6]|clk                                  ;
; 0.440  ; 0.658        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                        ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.Acknowledge|clk                                                   ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.Oscioso|clk                                                       ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.RyW|clk                                                           ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[0]|clk                                  ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[1]|clk                                  ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[2]|clk                                  ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[3]|clk                                  ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[4]|clk                                  ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[5]|clk                                  ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[6]|clk                                  ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                          ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                            ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                        ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.Guardadato|clk                                                    ;
; 0.696  ; 0.696        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.Guardadir|clk                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCL'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ;
; 0.341  ; 0.527        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ;
; 0.341  ; 0.527        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ;
; 0.347  ; 0.533        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ;
; 0.347  ; 0.533        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ;
; 0.347  ; 0.533        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ;
; 0.351  ; 0.537        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|o                                                                                                               ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst2|datac                                                                                                      ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst|datac                                                                                                      ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst2~clkctrl|inclk[0]                                                                                           ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst2~clkctrl|outclk                                                                                             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst2|combout                                                                                                    ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                 ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                 ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst|combout                                                                                                    ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst~clkctrl|inclk[0]                                                                                           ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst~clkctrl|outclk                                                                                             ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                               ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                               ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                               ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                 ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|i                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|i                                                                                                               ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                               ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                               ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                               ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst|combout                                                                                                    ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst~clkctrl|inclk[0]                                                                                           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst~clkctrl|outclk                                                                                             ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                 ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                 ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst2|combout                                                                                                    ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst2~clkctrl|inclk[0]                                                                                           ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst2~clkctrl|outclk                                                                                             ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst|datac                                                                                                      ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst2|datac                                                                                                      ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|o                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCL       ; clk        ; 0.495 ; 0.421 ; Rise       ; clk             ;
; SDA       ; clk        ; 2.175 ; 2.376 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SCL       ; clk        ; -0.122 ; -0.046 ; Rise       ; clk             ;
; SDA       ; clk        ; -1.286 ; -1.474 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Ack       ; clk        ; 6.258 ; 6.190 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Ack       ; clk        ; 6.121 ; 6.055 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.721 ; -5.493            ;
; SCL   ; 0.126  ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; clk   ; -0.246 ; -0.246           ;
; SCL   ; 0.246  ; 0.000            ;
+-------+--------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -15.667                         ;
; SCL   ; -3.000 ; -9.729                          ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.721 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 1.000        ; -1.523     ; 1.165      ;
; -1.699 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 1.000        ; -1.523     ; 1.143      ;
; -1.630 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 1.000        ; -1.523     ; 1.074      ;
; -1.433 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 1.000        ; -1.447     ; 0.953      ;
; -1.351 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 1.000        ; -1.651     ; 0.667      ;
; -1.319 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 1.000        ; -1.447     ; 0.839      ;
; -1.252 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -0.748     ; 1.471      ;
; -1.218 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -0.748     ; 1.437      ;
; -1.149 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -0.748     ; 1.368      ;
; -1.041 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 1.000        ; -0.952     ; 1.056      ;
; -1.021 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -0.952     ; 1.036      ;
; -0.883 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 1.000        ; -0.748     ; 1.102      ;
; -0.863 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -0.748     ; 1.082      ;
; -0.853 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 1.000        ; -0.748     ; 1.072      ;
; -0.833 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 1.000        ; -0.748     ; 1.052      ;
; -0.327 ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                                                            ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; clk          ; clk         ; 1.000        ; -0.837     ; 0.477      ;
; -0.319 ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                                                                ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; clk          ; clk         ; 1.000        ; -0.761     ; 0.545      ;
; -0.046 ; SCL                                                                                                                       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCL          ; clk         ; 0.500        ; 1.638      ; 2.151      ;
; 0.094  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.042     ; 0.851      ;
; 0.096  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.042     ; 0.849      ;
; 0.223  ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; clk          ; clk         ; 1.000        ; -0.032     ; 0.732      ;
; 0.229  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.042     ; 0.716      ;
; 0.232  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.042     ; 0.713      ;
; 0.232  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.042     ; 0.713      ;
; 0.235  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.042     ; 0.710      ;
; 0.239  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.042     ; 0.706      ;
; 0.243  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.042     ; 0.702      ;
; 0.253  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.042     ; 0.692      ;
; 0.255  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.042     ; 0.690      ;
; 0.313  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.042     ; 0.632      ;
; 0.327  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 1.000        ; -0.042     ; 0.618      ;
; 0.344  ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                                                                ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.042     ; 0.601      ;
; 0.366  ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 1.000        ; 0.666      ; 1.287      ;
; 0.387  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 1.000        ; -0.042     ; 0.558      ;
; 0.391  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.042     ; 0.554      ;
; 0.402  ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                                                             ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; 0.745      ; 1.330      ;
; 0.408  ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; 0.666      ; 1.245      ;
; 0.411  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 1.000        ; -0.042     ; 0.534      ;
; 0.420  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; -0.042     ; 0.525      ;
; 0.428  ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 1.000        ; 0.666      ; 1.225      ;
; 0.493  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 1.000        ; -0.042     ; 0.452      ;
; 0.499  ; ImplementacionI2C:b2v_inst3|fstate.RyW                                                                                    ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 0.446      ;
; 0.560  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 1.000        ; -0.042     ; 0.385      ;
; 0.564  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 1.000        ; -0.042     ; 0.381      ;
; 0.567  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 1.000        ; -0.042     ; 0.378      ;
; 0.615  ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                                                             ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; clk          ; clk         ; 1.000        ; -0.022     ; 0.350      ;
; 0.966  ; SCL                                                                                                                       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCL          ; clk         ; 1.000        ; 1.638      ; 1.639      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCL'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.126 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.819      ;
; 0.170 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.775      ;
; 0.187 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.758      ;
; 0.199 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.746      ;
; 0.303 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 1.000        ; 0.153      ; 0.837      ;
; 0.351 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 1.000        ; 0.153      ; 0.789      ;
; 0.387 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 1.000        ; -0.051     ; 0.549      ;
; 0.392 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.553      ;
; 0.401 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.544      ;
; 0.406 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.539      ;
; 0.407 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.538      ;
; 0.418 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.527      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.246 ; SCL                                                                                                                       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCL          ; clk         ; 0.000        ; 1.700      ; 1.578      ;
; 0.192  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.318      ;
; 0.193  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.319      ;
; 0.196  ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.761      ; 1.041      ;
; 0.197  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.323      ;
; 0.201  ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                                                             ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.206  ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.761      ; 1.051      ;
; 0.222  ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                                                             ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.837      ; 1.143      ;
; 0.247  ; ImplementacionI2C:b2v_inst3|fstate.RyW                                                                                    ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.373      ;
; 0.249  ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clk          ; clk         ; 0.000        ; 0.761      ; 1.094      ;
; 0.269  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.395      ;
; 0.344  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.470      ;
; 0.347  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.473      ;
; 0.349  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.475      ;
; 0.379  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.505      ;
; 0.409  ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                                                                ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.535      ;
; 0.410  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.536      ;
; 0.422  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.548      ;
; 0.469  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.595      ;
; 0.472  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.598      ;
; 0.494  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.620      ;
; 0.494  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.620      ;
; 0.500  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.626      ;
; 0.510  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.636      ;
; 0.510  ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                                                              ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; clk          ; clk         ; 0.000        ; 0.032      ; 0.626      ;
; 0.512  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.638      ;
; 0.541  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.667      ;
; 0.656  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.782      ;
; 0.656  ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.782      ;
; 0.757  ; SCL                                                                                                                       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCL          ; clk         ; -0.500       ; 1.700      ; 2.081      ;
; 1.042  ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                                                                ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; clk          ; clk         ; 0.000        ; -0.666     ; 0.460      ;
; 1.065  ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                                                            ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; clk          ; clk         ; 0.000        ; -0.745     ; 0.404      ;
; 1.362  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -0.591     ; 0.895      ;
; 1.372  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 0.000        ; -0.591     ; 0.905      ;
; 1.403  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -0.591     ; 0.936      ;
; 1.413  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 0.000        ; -0.591     ; 0.946      ;
; 1.528  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -0.786     ; 0.866      ;
; 1.538  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ; SCL          ; clk         ; 0.000        ; -0.786     ; 0.876      ;
; 1.633  ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -0.590     ; 1.167      ;
; 1.685  ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -0.590     ; 1.219      ;
; 1.699  ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ; SCL          ; clk         ; 0.000        ; -0.590     ; 1.233      ;
; 1.964  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 0.000        ; -1.319     ; 0.769      ;
; 2.020  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 0.000        ; -1.514     ; 0.630      ;
; 2.069  ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ; SCL          ; clk         ; 0.000        ; -1.319     ; 0.874      ;
; 2.141  ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 0.000        ; -1.397     ; 0.868      ;
; 2.193  ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 0.000        ; -1.397     ; 0.920      ;
; 2.207  ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ; SCL          ; clk         ; 0.000        ; -1.397     ; 0.934      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCL'                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.246 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 0.000        ; 0.246      ; 0.576      ;
; 0.259 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 0.000        ; 0.246      ; 0.589      ;
; 0.287 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.413      ;
; 0.289 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ; SCL          ; SCL         ; 0.000        ; 0.051      ; 0.424      ;
; 0.289 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.415      ;
; 0.300 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.427      ;
; 0.313 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.439      ;
; 0.436 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.562      ;
; 0.447 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.573      ;
; 0.450 ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.576      ;
; 0.460 ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.586      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.Acknowledge|clk                                                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.Oscioso|clk                                                       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.RyW|clk                                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[0]|clk                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[1]|clk                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[2]|clk                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[3]|clk                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[4]|clk                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[5]|clk                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[6]|clk                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                        ;
; 0.128  ; 0.128        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.Guardadir|clk                                                     ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; b2v_inst3|fstate.Guardadato|clk                                                    ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                          ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                        ;
; 0.643  ; 0.859        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadato                                      ;
; 0.650  ; 0.866        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Guardadir                                       ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Acknowledge                                     ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.Oscioso                                         ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; ImplementacionI2C:b2v_inst3|fstate.RyW                                             ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; seronoser:b2v_inst|Registro7bits:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                          ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                            ;
; 0.865  ; 0.865        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.Guardadato|clk                                                    ;
; 0.872  ; 0.872        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.Guardadir|clk                                                     ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.Acknowledge|clk                                                   ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.Oscioso|clk                                                       ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst3|fstate.RyW|clk                                                           ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[0]|clk                                  ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[1]|clk                                  ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[2]|clk                                  ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[3]|clk                                  ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[4]|clk                                  ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[5]|clk                                  ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; b2v_inst|inst9|LPM_SHIFTREG_component|dffs[6]|clk                                  ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCL'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ;
; -0.145 ; 0.039        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ;
; -0.118 ; 0.066        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ;
; -0.118 ; 0.066        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ;
; -0.116 ; 0.068        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ;
; -0.116 ; 0.068        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ;
; -0.116 ; 0.068        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ;
; 0.035  ; 0.035        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                 ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                 ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                 ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                               ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                               ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                               ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst2~clkctrl|inclk[0]                                                                                           ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst2~clkctrl|outclk                                                                                             ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst~clkctrl|inclk[0]                                                                                           ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst~clkctrl|outclk                                                                                             ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst|combout                                                                                                    ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst2|combout                                                                                                    ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst2|inst|datac                                                                                                      ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; b2v_inst|inst2|datac                                                                                                      ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|o                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|i                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|i                                                                                                               ;
; 0.714  ; 0.930        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0] ;
; 0.714  ; 0.930        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1] ;
; 0.714  ; 0.930        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; esaeslacuestion:b2v_inst2|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2] ;
; 0.716  ; 0.932        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[0]         ;
; 0.716  ; 0.932        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[1]         ;
; 0.742  ; 0.958        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; seronoser:b2v_inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r6i:auto_generated|counter_reg_bit[2]         ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|o                                                                                                               ;
; 0.906  ; 0.906        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst|datac                                                                                                      ;
; 0.906  ; 0.906        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst2|datac                                                                                                      ;
; 0.909  ; 0.909        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst|combout                                                                                                    ;
; 0.909  ; 0.909        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst2|combout                                                                                                    ;
; 0.922  ; 0.922        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst~clkctrl|inclk[0]                                                                                           ;
; 0.922  ; 0.922        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst~clkctrl|outclk                                                                                             ;
; 0.924  ; 0.924        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst2~clkctrl|inclk[0]                                                                                           ;
; 0.924  ; 0.924        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst2~clkctrl|outclk                                                                                             ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                               ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                               ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst2|inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                               ;
; 0.938  ; 0.938        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                 ;
; 0.938  ; 0.938        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                 ;
; 0.964  ; 0.964        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; b2v_inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; SCL       ; clk        ; -0.006 ; 0.506 ; Rise       ; clk             ;
; SDA       ; clk        ; 1.270  ; 1.808 ; Rise       ; clk             ;
+-----------+------------+--------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SCL       ; clk        ; 0.206  ; -0.297 ; Rise       ; clk             ;
; SDA       ; clk        ; -0.621 ; -1.178 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Ack       ; clk        ; 3.524 ; 3.622 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Ack       ; clk        ; 3.444 ; 3.540 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -4.470  ; -0.246 ; N/A      ; N/A     ; -3.000              ;
;  SCL             ; -0.812  ; 0.246  ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -4.470  ; -0.246 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -19.583 ; -0.246 ; 0.0      ; 0.0     ; -29.13              ;
;  SCL             ; -3.102  ; 0.000  ; N/A      ; N/A     ; -10.710             ;
;  clk             ; -16.481 ; -0.246 ; N/A      ; N/A     ; -18.420             ;
+------------------+---------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SCL       ; clk        ; 0.495 ; 0.506 ; Rise       ; clk             ;
; SDA       ; clk        ; 2.520 ; 2.798 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SCL       ; clk        ; 0.206  ; -0.031 ; Rise       ; clk             ;
; SDA       ; clk        ; -0.621 ; -1.178 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Ack       ; clk        ; 6.600 ; 6.585 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Ack       ; clk        ; 3.444 ; 3.540 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Ack           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SCL                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Ack           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-07 V                   ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-07 V                  ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-07 V                    ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-10 s                   ; 7.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-07 V                   ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-10 s                  ; 7.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Ack           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 30       ; 0        ; 0        ; 0        ;
; SCL        ; clk      ; 16       ; 1        ; 0        ; 0        ;
; SCL        ; SCL      ; 12       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 30       ; 0        ; 0        ; 0        ;
; SCL        ; clk      ; 16       ; 1        ; 0        ; 0        ;
; SCL        ; SCL      ; 12       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 23 15:16:32 2025
Info: Command: quartus_sta ImplementacionI2C -c ImplementacionI2C
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ImplementacionI2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SCL SCL
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.470
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.470       -16.481 clk 
    Info (332119):    -0.812        -3.102 SCL 
Info (332146): Worst-case hold slack is -0.037
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.037        -0.037 clk 
    Info (332119):     0.544         0.000 SCL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -18.420 clk 
    Info (332119):    -3.000       -10.710 SCL 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.956
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.956       -14.411 clk 
    Info (332119):    -0.622        -2.177 SCL 
Info (332146): Worst-case hold slack is 0.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.082         0.000 clk 
    Info (332119):     0.494         0.000 SCL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -18.420 clk 
    Info (332119):    -3.000       -10.710 SCL 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.721
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.721        -5.493 clk 
    Info (332119):     0.126         0.000 SCL 
Info (332146): Worst-case hold slack is -0.246
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.246        -0.246 clk 
    Info (332119):     0.246         0.000 SCL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -15.667 clk 
    Info (332119):    -3.000        -9.729 SCL 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4637 megabytes
    Info: Processing ended: Thu Oct 23 15:16:36 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


