# zno

Playground for learning/experimenting with the design of a superscalar, 
out-of-order RISC-V (RV32I) microprocessor. 

> **NOTE:** This project will probably be in an indefinite semi-broken state
> until the overarching design is made more concrete. 

```
├── docs     - (untracked) ZNO core documentation
├── models   - Design experiments, models, simulation
├── src      - Chisel (behavioral RTL and testbenches)
├── synth    - (untracked) Tools for synthesis/physical implementation
├── tb       - Testbench stimulus
└── zno-book - mdBook documentation
```

