CORE
../../verilog/SVA/eventually2.sv
--buechi --bound 20
^\[main\.p0\] always \(eventually \[0:2\] main\.counter == 3\): REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
