From f355a6660b7803599850c017331b020156ca54ec Mon Sep 17 00:00:00 2001
From: Omri Itach <omrii@marvell.com>
Date: Wed, 7 Aug 2013 16:37:28 +0300
Subject: [PATCH 0942/1825] alp: sample at reset: update sscg S@R field to be
 writeable for DB boards

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit ec3a74985390923fdf7457b10314d07dd507310a

	- sscg feature is required to be enabled, to fix clock drifts in LSP
	- updated sscg fields for DB-6650 and DB 6660 to be writeable
	  (RD boards doesn't support S@R write to I2C, these values are taken from DPRs)

Change-Id: I261664c50b813a4a47a44758583af347686a79d7
Signed-off-by: Omri Itach <omrii@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/2968
Tested-by: Star_Automation <star@marvell.com>
Reviewed-by: Kosta Zertsekel <konszert@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 .../avanta_lp_family/boardEnv/mvBoardEnvSpec.c     |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.c b/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.c
index d51e425..9a9360d 100644
--- a/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.c
+++ b/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.c
@@ -94,7 +94,7 @@ MV_BOARD_SATR_INFO boardSatrInfo[] = {
 { MV_SATR_WRITE_CPU_FREQ,	 0X0000001F,	0,	0, {0, 1, 0, 1} },
 { MV_SATR_WRITE_CORE_CLK_SELECT, 0x00000001,	0,	1, {0, 1, 0, 1} },
 { MV_SATR_WRITE_CPU1_ENABLE,	 0x00000002,	1,	1, {0, 1, 0, 1} },
-{ MV_SATR_WRITE_SSCG_DISABLE,	 0x00000004,	2,	1, {0, 0, 0, 0} },
+{ MV_SATR_WRITE_SSCG_DISABLE,	 0x00000004,	2,	1, {0, 1, 0, 1} },
 };
 
 MV_BOARD_CONFIG_TYPE_INFO boardConfigTypesInfo[] = {
-- 
1.7.5.4

