
*** Running vivado
    with args -log tpu_transmit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tpu_transmit.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tpu_transmit.tcl -notrace
Command: synth_design -top tpu_transmit -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3874 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2257.887 ; gain = 198.715 ; free physical = 58983 ; free virtual = 62867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tpu_transmit' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:21]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tpu_transmit_clock' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/tpu_transmit_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tpu_transmit_clock' (1#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/tpu_transmit_clock_stub.v:5]
WARNING: [Synth 8-7023] instance 'tpu_transmit_clock' of module 'tpu_transmit_clock' has 5 connections declared, but only 4 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:37]
INFO: [Synth 8-6157] synthesizing module 'kcu105_10gbaser' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:22]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv:21]
	Parameter SHIFT_REG_LEN bound to: 4 - type: integer 
	Parameter ACTIVE_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv:21]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_gen_mon_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:24]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter XIL_MAC_ID_THIS bound to: 48'b000100010001000100000000000000000000000000000000 
	Parameter XIL_MAC_ID_OTHER bound to: 48'b001000100010001000000000000000000000000000000000 
	Parameter EXT_MAC_ID bound to: 48'b001100110011001100000000000000000000000000000000 
	Parameter S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_MIN_SIZE bound to: 16'b1111111111111111 
	Parameter S_AXI_BASE_ADDRESS bound to: 1151336448 - type: integer 
	Parameter DESIGN_VERSION bound to: 17110065 - type: integer 
	Parameter ONE_SEC_CLOCK_COUNT bound to: 156250000 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter S_AXI_HIGH_ADDRESS bound to: 32'b01000100101000001111111111111111 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:68]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:69]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:70]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:71]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:72]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:73]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:74]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_interface' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:23]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:31]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:32]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:33]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:34]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:35]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:36]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:38]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:39]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:40]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:41]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:42]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:43]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:45]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:46]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:47]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:48]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:49]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:50]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:51]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:53]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:54]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:55]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:56]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:57]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bb_interface_fifo' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/bb_interface_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bb_interface_fifo' (3#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/bb_interface_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_interface' (4#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:23]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_gen' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv:43]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter XIL_MAC_ID_THIS bound to: 48'b000100010001000100000000000000000000000000000000 
	Parameter XIL_MAC_ID_OTHER bound to: 48'b001000100010001000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_gen' (5#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_gen_mon_0' (6#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:24]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_wrapper' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hdl/mac_phy_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'mac_phy' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:13]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ch0_imp_15CV18U' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:210]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ten_gig_eth_mac_ch0_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/mac_phy_ten_gig_eth_mac_ch0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ten_gig_eth_mac_ch0_0' (7#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/mac_phy_ten_gig_eth_mac_ch0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ten_gig_eth_mac_ch0' of module 'mac_phy_ten_gig_eth_mac_ch0_0' has 52 connections declared, but only 50 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:479]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/mac_phy_ten_gig_eth_pcs_pma_ch0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' (8#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/mac_phy_ten_gig_eth_pcs_pma_ch0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ten_gig_eth_pcs_pma_ch0' of module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' has 51 connections declared, but only 48 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:530]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ch0_imp_15CV18U' (9#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:210]
WARNING: [Synth 8-7023] instance 'mac_phy_ch0' of module 'mac_phy_ch0_imp_15CV18U' has 63 connections declared, but only 45 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_1b0_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_1b0_0/synth/mac_phy_xlconstant_1b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (10#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_1b0_0' (11#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_1b0_0/synth/mac_phy_xlconstant_1b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_1b1_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_1b1_0/synth/mac_phy_xlconstant_1b1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (11#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_1b1_0' (12#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_1b1_0/synth/mac_phy_xlconstant_1b1_0.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:204]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_3b101_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_3b101_0/synth/mac_phy_xlconstant_3b101_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 5 - type: integer 
	Parameter CONST_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' (12#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_3b101_0' (13#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_3b101_0/synth/mac_phy_xlconstant_3b101_0.v:57]
WARNING: [Synth 8-7023] instance 'xlconstant_3b101' of module 'mac_phy_xlconstant_3b101_0' has 1 connections declared, but only 0 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:204]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_8b0_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_8b0_0/synth/mac_phy_xlconstant_8b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized2' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized2' (13#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_8b0_0' (14#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_8b0_0/synth/mac_phy_xlconstant_8b0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy' (15#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:13]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_wrapper' (16#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hdl/mac_phy_wrapper.v:12]
WARNING: [Synth 8-3848] Net sim_speedup_control_ch in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'kcu105_10gbaser' (17#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:22]
WARNING: [Synth 8-7023] instance 'datasource_10g' of module 'kcu105_10gbaser' has 16 connections declared, but only 15 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:54]
INFO: [Synth 8-6157] synthesizing module 'datastream_transfer' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/datastream_transfer.sv:25]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'lane2_pkg_dat8_right_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lane2_pkg_dat8_right_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'datastream_transfer' (18#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/datastream_transfer.sv:25]
CRITICAL WARNING: [Synth 8-5972] variable 'axis_tready_10g' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:91]
INFO: [Synth 8-6157] synthesizing module 'tpu_upstream' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:22]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_t' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/axis_fifo_t_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_t' (19#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/axis_fifo_t_stub.v:6]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:100]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:112]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_t8' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/axis_fifo_t8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_t8' (20#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/axis_fifo_t8_stub.v:6]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:100]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:112]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:100]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:112]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:100]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:112]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:100]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:112]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:100]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:112]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:100]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:112]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:100]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:112]
INFO: [Synth 8-6157] synthesizing module 'layer1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1.sv:21]
INFO: [Synth 8-6157] synthesizing module 'layer1_transmit' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'crc_generator' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv:54]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv:106]
INFO: [Synth 8-6157] synthesizing module 'crc24_insert_1bit' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc24_insert_1bit.v:21]
INFO: [Synth 8-6157] synthesizing module 'crc24_calc_1bit' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc24_calc_1bit.v:21]
	Parameter CRC_INIT_VALUE bound to: 24'b000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'crc24_calc_1bit' (21#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc24_calc_1bit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'crc24_insert_1bit' (22#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc24_insert_1bit.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'crc_generator' (23#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv:21]
INFO: [Synth 8-6157] synthesizing module 'rs_encoder' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/rs_encoder_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rs_encoder' (24#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/rs_encoder_stub.v:6]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
INFO: [Synth 8-6157] synthesizing module 'interleaver' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'interleaver' (25#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv:21]
INFO: [Synth 8-6157] synthesizing module 'scrambler' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv:41]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv:80]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv:128]
WARNING: [Synth 8-6014] Unused sequential element msb_reg was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv:102]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'scrambler' (26#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv:21]
INFO: [Synth 8-6157] synthesizing module 'qam' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:177]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:211]
WARNING: [Synth 8-6014] Unused sequential element qam_input_reg was removed. 
INFO: [Synth 8-4471] merging register 'm_axis_outputQ_tvalid_reg' into 'm_axis_outputI_tvalid_reg' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:244]
INFO: [Synth 8-4471] merging register 'm_axis_outputQ_tlast_reg' into 'm_axis_outputI_tlast_reg' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:255]
INFO: [Synth 8-4471] merging register 'm_axis_outputQ_tvalid_8_reg' into 'm_axis_outputI_tvalid_8_reg' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:264]
INFO: [Synth 8-4471] merging register 'm_axis_outputQ_tlast_8_reg' into 'm_axis_outputI_tlast_8_reg' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:275]
WARNING: [Synth 8-6014] Unused sequential element m_axis_outputQ_tvalid_reg was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:244]
WARNING: [Synth 8-6014] Unused sequential element m_axis_outputQ_tlast_reg was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:255]
WARNING: [Synth 8-6014] Unused sequential element m_axis_outputQ_tvalid_8_reg was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:264]
WARNING: [Synth 8-6014] Unused sequential element m_axis_outputQ_tlast_8_reg was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:275]
INFO: [Synth 8-6155] done synthesizing module 'qam' (27#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv:21]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
INFO: [Synth 8-6157] synthesizing module 'mac_block' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:41]
INFO: [Synth 8-5859] Recognized 3D RAM crc_data_in_reg. This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'mac_block' (28#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:21]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:31]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:31]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:31]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:31]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:31]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:31]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:33]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:33]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:33]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:33]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:33]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:33]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:34]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:34]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:34]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:34]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:34]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:34]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:35]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:35]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:35]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:35]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:35]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:35]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:37]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:37]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:37]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:37]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:37]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:37]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:38]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:38]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:38]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:38]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:38]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:38]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid_8[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:40]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid_8[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:40]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid_8[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:40]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid_8[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:40]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid_8[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:40]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid_8[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:40]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata_8[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:42]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata_8[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:42]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata_8[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:42]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata_8[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:42]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata_8[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:42]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata_8[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:42]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast_8[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:43]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast_8[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:43]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast_8[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:43]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast_8[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:43]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast_8[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:43]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast_8[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:43]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid_8[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:44]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid_8[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:44]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid_8[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:44]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid_8[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:44]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid_8[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:44]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid_8[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:44]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata_8[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:46]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata_8[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:46]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata_8[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:46]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata_8[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:46]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata_8[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:46]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata_8[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:46]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast_8[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:47]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast_8[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:47]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast_8[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:47]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast_8[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:47]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast_8[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:47]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast_8[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:47]
WARNING: [Synth 8-3848] Net crc_generator_tready[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:53]
WARNING: [Synth 8-3848] Net crc_generator_tready[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:53]
WARNING: [Synth 8-3848] Net crc_generator_tready[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:53]
WARNING: [Synth 8-3848] Net crc_generator_tready[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:53]
WARNING: [Synth 8-3848] Net crc_generator_tready[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:53]
WARNING: [Synth 8-3848] Net crc_generator_tready[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'layer1_transmit' (29#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'layer1' (30#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio_transmit' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:22]
INFO: [Synth 8-6157] synthesizing module 'duc' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:21]
INFO: [Synth 8-6157] synthesizing module 'dds_125m_i' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/dds_125m_i_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_125m_i' (31#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/dds_125m_i_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dds_125m_q' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/dds_125m_q_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_125m_q' (32#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/dds_125m_q_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:91]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:112]
INFO: [Synth 8-6157] synthesizing module 'mult_duc' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/mult_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_duc' (33#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/mult_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sub_duc' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/sub_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sub_duc' (34#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/sub_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_duc' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/add_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_duc' (35#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/add_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'duc_out_fifo' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/duc_out_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'duc_out_fifo' (36#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-3724-ubuntu/realtime/duc_out_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tvalid_I3_reg was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:42]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tvalid_Q3_reg was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:45]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tlast_I2_reg was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:48]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tlast_I3_reg was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:49]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tlast_Q2_reg was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:51]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tlast_Q3_reg was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'duc' (37#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv:21]
WARNING: [Synth 8-3848] Net s_axis_inputI_tready[2] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:27]
WARNING: [Synth 8-3848] Net s_axis_inputI_tready[3] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:27]
WARNING: [Synth 8-3848] Net s_axis_inputI_tready[4] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:27]
WARNING: [Synth 8-3848] Net s_axis_inputI_tready[5] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:27]
WARNING: [Synth 8-3848] Net s_axis_inputI_tready[6] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:27]
WARNING: [Synth 8-3848] Net s_axis_inputI_tready[7] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:27]
WARNING: [Synth 8-3848] Net s_axis_inputQ_tready[2] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:31]
WARNING: [Synth 8-3848] Net s_axis_inputQ_tready[3] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:31]
WARNING: [Synth 8-3848] Net s_axis_inputQ_tready[4] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:31]
WARNING: [Synth 8-3848] Net s_axis_inputQ_tready[5] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:31]
WARNING: [Synth 8-3848] Net s_axis_inputQ_tready[6] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:31]
WARNING: [Synth 8-3848] Net s_axis_inputQ_tready[7] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:31]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[2] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:36]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[3] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:36]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[4] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:36]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[5] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:36]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[6] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:36]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[7] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:36]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[2] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:36]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[3] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:36]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[4] in module/entity radio_transmit does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:36]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'radio_transmit' (38#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'radio' (39#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio.sv:21]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:159]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:159]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:159]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:159]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:159]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:159]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:159]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputI_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:159]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:163]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:163]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:163]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:163]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:163]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:163]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:163]
CRITICAL WARNING: [Synth 8-5972] variable 'm_axis_outputQ_tready_radio8' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:163]
INFO: [Synth 8-6155] done synthesizing module 'tpu_upstream' (40#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:22]
CRITICAL WARNING: [Synth 8-5972] variable 'axis_tready_transfer' cannot be written by both continuous and procedural assignments [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'tpu_transmit' (41#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:21]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port s_axis_inputI_tready[2]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port s_axis_inputI_tready[3]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port s_axis_inputI_tready[4]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port s_axis_inputI_tready[5]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port s_axis_inputI_tready[6]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port s_axis_inputI_tready[7]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port s_axis_inputQ_tready[2]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port s_axis_inputQ_tready[3]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port s_axis_inputQ_tready[4]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port s_axis_inputQ_tready[5]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port s_axis_inputQ_tready[6]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port s_axis_inputQ_tready[7]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tvalid[2]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tvalid[3]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tvalid[4]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tvalid[5]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tvalid[6]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tvalid[7]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputQ_tvalid[2]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputQ_tvalid[3]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputQ_tvalid[4]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputQ_tvalid[5]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputQ_tvalid[6]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputQ_tvalid[7]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tlast[2]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tlast[3]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tlast[4]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tlast[5]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tlast[6]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tlast[7]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputQ_tlast[2]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputQ_tlast[3]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputQ_tlast[4]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputQ_tlast[5]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputQ_tlast[6]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputQ_tlast[7]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][15]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][14]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][13]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][12]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][11]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][10]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][9]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][8]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][7]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][6]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][5]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][4]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][3]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][2]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][1]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[2][0]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][15]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][14]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][13]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][12]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][11]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][10]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][9]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][8]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][7]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][6]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][5]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][4]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][3]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][2]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][1]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[3][0]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][15]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][14]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][13]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][12]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][11]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][10]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][9]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][8]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][7]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][6]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][5]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][4]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][3]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][2]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][1]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[4][0]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][15]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][14]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][13]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][12]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][11]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][10]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][9]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][8]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][7]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][6]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][5]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][4]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][3]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][2]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][1]
WARNING: [Synth 8-3331] design radio_transmit has unconnected port m_axis_outputI_tdata[5][0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2601.746 ; gain = 542.574 ; free physical = 58733 ; free virtual = 62623
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2616.590 ; gain = 557.418 ; free physical = 58801 ; free virtual = 62691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2616.590 ; gain = 557.418 ; free physical = 58801 ; free virtual = 62691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2616.590 ; gain = 0.000 ; free physical = 58711 ; free virtual = 62601
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[0].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[0].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[0].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[0].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[1].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[1].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[1].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[1].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[2].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[2].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[2].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[2].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[3].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[3].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[3].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[3].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[4].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[4].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[4].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[4].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[5].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[5].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[5].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[5].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[6].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[6].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[6].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[6].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[7].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[7].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[7].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu_upstream/buffer[7].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[0].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[0].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[0].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[0].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[1].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[1].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[1].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[1].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[2].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[2].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[2].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[2].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[3].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[3].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[3].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[3].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[4].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[4].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[4].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[4].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[5].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[5].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[5].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[5].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[6].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[6].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[6].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[6].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[7].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[7].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[7].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/buffer[7].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/add_duc'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/add_duc'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/add_duc'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/add_duc'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/sub_duc'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/sub_duc'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/dds_125m_q'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/dds_125m_q'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/dds_125m_i'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/dds_125m_i'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_upstream/layer1_upstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_upstream/layer1_upstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_upstream/layer1_upstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu_upstream/layer1_upstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0_in_context.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0_in_context.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc] for cell 'tpu_transmit_clock'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc] for cell 'tpu_transmit_clock'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/constrs_1/new/tpu_transmit.xdc]
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/constrs_1/new/tpu_transmit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/constrs_1/new/tpu_transmit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tpu_transmit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tpu_transmit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.465 ; gain = 0.000 ; free physical = 58395 ; free virtual = 62296
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3011.465 ; gain = 0.000 ; free physical = 58395 ; free virtual = 62296
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx' at clock pin 'm_axis_aclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0' at clock pin 'dclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[0].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[0].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[0].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[0].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[1].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[1].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[1].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[1].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[2].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[2].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[2].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[2].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[3].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[3].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[3].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[3].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[4].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[4].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[4].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[4].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[5].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[5].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[5].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[5].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[6].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[6].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[6].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[6].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[7].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[7].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[7].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/buffer[7].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/layer1_upstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/layer1_upstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 3035.277 ; gain = 976.105 ; free physical = 58711 ; free virtual = 62613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 3035.277 ; gain = 976.105 ; free physical = 58711 ; free virtual = 62613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for refclk_n. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk_n. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for refclk_p. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk_p. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for xphy_rxn. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for xphy_rxn. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for xphy_rxp. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for xphy_rxp. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for xphy_txn. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for xphy_txn. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for xphy_txp. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for xphy_txp. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_125MHZ_N. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_125MHZ_N. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_125MHZ_P. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_125MHZ_P. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[0].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[0].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[1].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[1].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[2].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[2].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[3].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[3].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[4].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[4].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[5].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[5].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[6].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[6].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[7].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[7].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[0].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[0].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[1].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[1].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[2].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[2].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[3].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[3].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[4].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[4].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[5].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[5].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[6].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[6].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[7].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/\buffer[7].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[0].duc /duc_out_fifo_cos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[1].duc /duc_out_fifo_cos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[0].duc /duc_out_fifo_sin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[1].duc /duc_out_fifo_sin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[0].duc /add_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[1].duc /add_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[0].duc /mult_duc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[1].duc /mult_duc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[0].duc /mult_duc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[1].duc /mult_duc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[0].duc /mult_duc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[1].duc /mult_duc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[0].duc /mult_duc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[1].duc /mult_duc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[0].duc /sub_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[1].duc /sub_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[0].duc /dds_125m_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[1].duc /dds_125m_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[0].duc /dds_125m_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/radio_upstream/radio_transmit/\radio_transmit[1].duc /dds_125m_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/layer1_upstream/layer1_transmit/\layer1_transmit_lane[0].rs_encoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_upstream/layer1_upstream/layer1_transmit/\layer1_transmit_lane[1].rs_encoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i/xlconstant_1b0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i/xlconstant_1b1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i/xlconstant_3b101. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i/xlconstant_8b0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_transmit_clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 3035.277 ; gain = 976.105 ; free physical = 58711 ; free virtual = 62613
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_pkg_state_reg' in module 'axi_stream_gen'
INFO: [Synth 8-802] inferred FSM for state register 'tg_config_ch_state_reg' in module 'kcu105_10gbaser'
INFO: [Synth 8-5544] ROM "tb_tg_config_ch" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                 0000000000000000
                 iSTATE0 |                              001 |                 0000000000000001
                 iSTATE2 |                              010 |                 0000000000000010
                 iSTATE1 |                              011 |                 0000000000000011
                 iSTATE3 |                              100 |                 0000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_pkg_state_reg' using encoding 'sequential' in module 'axi_stream_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             0000
                 iSTATE0 |                               01 |                             0001
                 iSTATE1 |                               10 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tg_config_ch_state_reg' using encoding 'sequential' in module 'kcu105_10gbaser'
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_generator:/crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_generator:/crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "scrambler:/rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3035.277 ; gain = 976.105 ; free physical = 58590 ; free virtual = 62497
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |datastream_transfer__GB0     |           1|     35569|
|2     |datastream_transfer__GB1     |           1|      9264|
|3     |datastream_transfer__GB2     |           1|     11289|
|4     |logic__11064_interleaver__GD |           1|     42840|
|5     |interleaver__GBM1            |           1|     37164|
|6     |interleaver__GBM2            |           1|     17279|
|7     |qam__GBM0                    |           1|     50222|
|8     |qam__GBM1                    |           1|     44880|
|9     |qam__GBM2                    |           1|     27466|
|10    |layer1_transmit__GC0         |           1|      3462|
|11    |tpu_upstream__GC0            |           1|      1935|
|12    |tpu_transmit__GC0            |           1|      1710|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 12    
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 44    
	   2 Input      6 Bit       Adders := 680   
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 35    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 16    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 516   
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 68    
+---RAMs : 
	               1K Bit         RAMs := 14    
+---Muxes : 
	   2 Input   2040 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 18    
	   6 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 14    
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 354   
	   2 Input      8 Bit        Muxes := 498   
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 348   
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 84    
	   4 Input      2 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 634   
	   9 Input      1 Bit        Muxes := 399   
	   8 Input      1 Bit        Muxes := 59    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 49    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module datastream_transfer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 472   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 354   
	   2 Input      8 Bit        Muxes := 466   
	   8 Input      3 Bit        Muxes := 348   
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 466   
	   9 Input      1 Bit        Muxes := 399   
	   8 Input      1 Bit        Muxes := 59    
	   6 Input      1 Bit        Muxes := 1     
Module interleaver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   2040 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
Module qam 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 340   
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2040 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module mac_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
+---Registers : 
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 17    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---RAMs : 
	               1K Bit         RAMs := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 17    
Module crc24_calc_1bit__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module scrambler__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module scrambler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module duc__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module duc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_stream_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module kcu105_10gbaser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/mac_block/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/mac_block/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/mac_block/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/mac_block/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/mac_block/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/mac_block/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/mac_block/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/mac_block/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/\layer1_transmit_lane[0].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/\layer1_transmit_lane[0].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/\layer1_transmit_lane[0].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/\layer1_transmit_lane[1].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/\layer1_transmit_lane[1].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_16/\layer1_transmit_lane[1].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu_transmit/mac_block/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu_transmit/mac_block/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element mac_block/crc_data_in_reg[2][197] was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:73]
WARNING: [Synth 8-6014] Unused sequential element mac_block/crc_data_in_reg[3][197] was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:73]
WARNING: [Synth 8-6014] Unused sequential element mac_block/crc_data_in_reg[4][197] was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:73]
WARNING: [Synth 8-6014] Unused sequential element mac_block/crc_data_in_reg[5][197] was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:73]
WARNING: [Synth 8-6014] Unused sequential element mac_block/crc_data_in_reg[6][197] was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:73]
WARNING: [Synth 8-6014] Unused sequential element mac_block/crc_data_in_reg[7][197] was removed.  [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv:73]
INFO: [Synth 8-6904] The RAM "tpu_transmit/layer1_transmit_lane[0].crc_generator/crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM layer1_transmit_lane[0].crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM layer1_transmit_lane[0].crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "tpu_transmit/layer1_transmit_lane[0].crc_generator/crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu_transmit/layer1_transmit_lane[0].scrambler/rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu_transmit/layer1_transmit_lane[1].crc_generator/crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM layer1_transmit_lane[1].crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM layer1_transmit_lane[1].crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "tpu_transmit/layer1_transmit_lane[1].crc_generator/crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu_transmit/layer1_transmit_lane[1].scrambler/rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM layer1_transmit_lane[0].crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM layer1_transmit_lane[1].crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'datastream_transferi_2/tranfer_state_right_reg[15]' (FDRE) to 'datastream_transferi_2/tranfer_state_right_reg[2]'
INFO: [Synth 8-3886] merging instance 'datastream_transferi_2/tranfer_state_right_reg[14]' (FDRE) to 'datastream_transferi_2/tranfer_state_right_reg[2]'
INFO: [Synth 8-3886] merging instance 'datastream_transferi_2/tranfer_state_right_reg[12]' (FDRE) to 'datastream_transferi_2/tranfer_state_right_reg[2]'
INFO: [Synth 8-3886] merging instance 'datastream_transferi_2/tranfer_state_right_reg[13]' (FDRE) to 'datastream_transferi_2/tranfer_state_right_reg[2]'
INFO: [Synth 8-3886] merging instance 'datastream_transferi_2/tranfer_state_right_reg[8]' (FDRE) to 'datastream_transferi_2/tranfer_state_right_reg[2]'
INFO: [Synth 8-3886] merging instance 'datastream_transferi_2/tranfer_state_right_reg[9]' (FDRE) to 'datastream_transferi_2/tranfer_state_right_reg[2]'
INFO: [Synth 8-3886] merging instance 'datastream_transferi_2/tranfer_state_right_reg[10]' (FDRE) to 'datastream_transferi_2/tranfer_state_right_reg[2]'
INFO: [Synth 8-3886] merging instance 'datastream_transferi_2/tranfer_state_right_reg[11]' (FDRE) to 'datastream_transferi_2/tranfer_state_right_reg[2]'
INFO: [Synth 8-3886] merging instance 'datastream_transferi_2/tranfer_state_right_reg[2]' (FDRE) to 'datastream_transferi_2/tranfer_state_right_reg[3]'
INFO: [Synth 8-3886] merging instance 'datastream_transferi_2/tranfer_state_right_reg[3]' (FDRE) to 'datastream_transferi_2/tranfer_state_right_reg[4]'
INFO: [Synth 8-3886] merging instance 'datastream_transferi_2/tranfer_state_right_reg[6]' (FDRE) to 'datastream_transferi_2/tranfer_state_right_reg[4]'
INFO: [Synth 8-3886] merging instance 'datastream_transferi_2/tranfer_state_right_reg[7]' (FDRE) to 'datastream_transferi_2/tranfer_state_right_reg[4]'
INFO: [Synth 8-3886] merging instance 'datastream_transferi_2/tranfer_state_right_reg[4]' (FDRE) to 'datastream_transferi_2/tranfer_state_right_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datastream_transferi_2/\tranfer_state_right_reg[5] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][15]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][14]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][12]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][13]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][8]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][9]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][10]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][11]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][2]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][3]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][6]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][7]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][4]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[1].axi_out_state_reg[1][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_16/\mac_block/mac_block[1].axi_out_state_reg[1][5] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[8]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[9]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[10]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[11]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[12]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[13]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[14]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_16/\layer1_transmit_lane[1].scrambler/axi_in_i_reg[15] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[8]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[9]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[10]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[11]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[12]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[13]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[14]' (FDR) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_16/\layer1_transmit_lane[0].scrambler/axi_in_i_reg[15] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg_rep[0]' (FDSE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg_rep[1]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[1]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg_rep[2]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg_rep[3]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[3]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg_rep[4]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg_rep[5]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[5]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg_rep[0]' (FDSE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg_rep[1]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[1]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg_rep[2]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg_rep[3]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[3]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg_rep[4]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg_rep[5]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[5]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[15]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[14]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[13]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[12]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[11]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[10]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[9]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[8]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[7]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[6]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[5]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_16/\layer1_transmit_lane[1].scrambler/i_reg[4] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg_rep[6]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[6]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg_rep[7]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[9]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[10]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[10]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[11]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[12]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[12]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[13]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[13]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[14]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[14]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[1].scrambler/j_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_16/\layer1_transmit_lane[1].scrambler/j_reg[15] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[15]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[14]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[13]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[12]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[11]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[10]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[9]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[8]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[7]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[6]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[5]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_16/\layer1_transmit_lane[0].scrambler/i_reg[4] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg_rep[6]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[6]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg_rep[7]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[9]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[10]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[10]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[11]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[12]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[12]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[13]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[13]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[14]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[14]' (FDRE) to 'layer1_transmiti_16/layer1_transmit_lane[0].scrambler/j_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_16/\layer1_transmit_lane[0].scrambler/j_reg[15] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][15]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][14]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][12]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][13]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][8]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][9]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][10]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][11]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][2]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][3]' (FDRE) to 'layer1_transmiti_16/mac_block/mac_block[0].axi_out_state_reg[0][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_16/\mac_block/mac_block[0].axi_out_state_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tuser_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datastream_transferi_2/\pkg_cnt_right_reg[8] )
WARNING: [Synth 8-3917] design datastream_transfer__GB2 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design datastream_transfer__GB2 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design datastream_transfer__GB2 has port P[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_axis_tdata_right_reg[63] )
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2039] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2038] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2037] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2036] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2035] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2034] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2033] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2031] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2030] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2029] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2028] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2027] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2026] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2025] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2023] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2022] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2021] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2020] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2019] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2018] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2017] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2015] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2014] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2013] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2012] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2011] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2010] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2009] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2007] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2006] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2005] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2004] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2003] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2002] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2001] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1999] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1998] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1997] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1996] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1995] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1994] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1993] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1991] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1990] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1989] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1988] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1987] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1986] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1985] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1983] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1982] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1981] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1980] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1979] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1978] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1977] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1975] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1974] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1973] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1972] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1971] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1970] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1969] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1967] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1966] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1965] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1964] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1963] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1962] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1961] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1959] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1958] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1957] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1956] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1955] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1954] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1953] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1951] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1950] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1949] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1948] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1947] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1946] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1945] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1943] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1942] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1941] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1940] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1939] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1938] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1937] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1935] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1934] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1933] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1932] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1931] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1930] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_out_state_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_in_i_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:36 . Memory (MB): peak = 3035.277 ; gain = 976.105 ; free physical = 54321 ; free virtual = 58298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|Module Name              | RTL Object                                                      | Inference | Size (Depth x Width) | Primitives                                             | 
+-------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|datastream_transfer__GB2 | lane2_pkg_dat_right_reg                                         | Implied   | 64 x 64              | RAM64M8 x 10	                                          | 
|tpu_transmit             | mac_block/crc_data_in_reg[0][197]                               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit             | mac_block/crc_data_in_reg[1][197]                               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit             | layer1_transmit_lane[0].crc_generator/crc_data_out_reg          | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|tpu_transmit             | layer1_transmit_lane[0].crc_generator/crc_data_in_reg           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit             | layer1_transmit_lane[0].scrambler/Scrambler_input_reg           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit             | layer1_transmit_lane[0].scrambler/rand_data_reg                 | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|tpu_transmit             | layer1_transmit_lane[1].crc_generator/crc_data_out_reg          | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|tpu_transmit             | layer1_transmit_lane[1].crc_generator/crc_data_in_reg           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit             | layer1_transmit_lane[1].scrambler/Scrambler_input_reg           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit             | layer1_transmit_lane[1].scrambler/rand_data_reg                 | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|tpu_transmit             | radio_upstream/radio_transmit/radio_transmit[0].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit             | radio_upstream/radio_transmit/radio_transmit[0].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit             | radio_upstream/radio_transmit/radio_transmit[1].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit             | radio_upstream/radio_transmit/radio_transmit[1].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
+-------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |datastream_transfer__GB0     |           1|     18909|
|2     |datastream_transfer__GB1     |           1|      5617|
|3     |datastream_transfer__GB2     |           1|      1965|
|4     |logic__11064_interleaver__GD |           2|     42840|
|5     |interleaver__GBM1            |           2|     18220|
|6     |interleaver__GBM2            |           2|      8631|
|7     |qam__GBM0                    |           2|       634|
|8     |qam__GBM1                    |           2|     44880|
|9     |qam__GBM2                    |           2|     12447|
|10    |layer1_transmit__GC0         |           1|      2193|
|11    |tpu_upstream__GC0            |           1|      2141|
|12    |tpu_transmit__GC0            |           1|      1112|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:03:05 . Memory (MB): peak = 3035.277 ; gain = 976.105 ; free physical = 54030 ; free virtual = 58088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:03:44 . Memory (MB): peak = 3042.902 ; gain = 983.730 ; free physical = 53893 ; free virtual = 57951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|Module Name              | RTL Object                                                      | Inference | Size (Depth x Width) | Primitives                                             | 
+-------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+
|tpu_transmit             | mac_block/crc_data_in_reg[0][197]                               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit             | mac_block/crc_data_in_reg[1][197]                               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit             | layer1_transmit_lane[0].crc_generator/crc_data_out_reg          | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|tpu_transmit             | layer1_transmit_lane[0].crc_generator/crc_data_in_reg           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit             | layer1_transmit_lane[0].scrambler/Scrambler_input_reg           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit             | layer1_transmit_lane[0].scrambler/rand_data_reg                 | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|tpu_transmit             | layer1_transmit_lane[1].crc_generator/crc_data_out_reg          | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|tpu_transmit             | layer1_transmit_lane[1].crc_generator/crc_data_in_reg           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit             | layer1_transmit_lane[1].scrambler/Scrambler_input_reg           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu_transmit             | layer1_transmit_lane[1].scrambler/rand_data_reg                 | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|tpu_transmit             | radio_upstream/radio_transmit/radio_transmit[0].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit             | radio_upstream/radio_transmit/radio_transmit[0].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit             | radio_upstream/radio_transmit/radio_transmit[1].duc/ram_cos_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|tpu_transmit             | radio_upstream/radio_transmit/radio_transmit[1].duc/ram_sin_reg | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|datastream_transfer__GB2 | lane2_pkg_dat_right_reg                                         | Implied   | 64 x 64              | RAM64M8 x 10	                                          | 
+-------------------------+-----------------------------------------------------------------+-----------+----------------------+--------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |logic__11064_interleaver__GD |           1|      4080|
|2     |interleaver__GBM1            |           2|       370|
|3     |interleaver__GBM2            |           1|      8631|
|4     |qam__GBM0                    |           2|       634|
|5     |layer1_transmit__GC0         |           1|      2193|
|6     |tpu_upstream__GC0            |           1|      2141|
|7     |tpu_transmit__GC0            |           1|      1112|
|8     |tpu_transmit_GT0__1          |           1|     18312|
|9     |tpu_transmit_GT0__2          |           1|     18312|
|10    |tpu_transmit_GT0             |           1|     11837|
|11    |tpu_transmit_GT0__3          |           1|     12711|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:57 ; elapsed = 00:04:20 . Memory (MB): peak = 3054.828 ; gain = 995.656 ; free physical = 52727 ; free virtual = 56813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |logic__11064_interleaver__GD |           1|      1785|
|2     |interleaver__GBM1            |           1|       281|
|3     |interleaver__GBM2            |           1|      5350|
|4     |qam__GBM0                    |           1|       543|
|5     |layer1_transmit__GC0         |           1|      1279|
|6     |tpu_upstream__GC0            |           1|      1279|
|7     |tpu_transmit__GC0            |           1|       832|
|8     |tpu_transmit_GT0__1          |           1|      8241|
|9     |tpu_transmit_GT0__2          |           1|      8241|
|10    |tpu_transmit_GT0             |           1|      7011|
|11    |tpu_transmit_GT0__3          |           1|      5350|
|12    |interleaver__GBM1__1         |           1|       281|
|13    |qam__GBM0__1                 |           1|       543|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[0].axis_fifo_tI  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[0].axis_fifo_tQ  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[1].axis_fifo_tI  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[1].axis_fifo_tQ  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[2].axis_fifo_tI  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[2].axis_fifo_tQ  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[3].axis_fifo_tI  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[3].axis_fifo_tQ  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[4].axis_fifo_tI  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[4].axis_fifo_tQ  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[5].axis_fifo_tI  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[5].axis_fifo_tQ  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[6].axis_fifo_tI  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[6].axis_fifo_tQ  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[7].axis_fifo_tI  has unconnected pin m_axis_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tpu_upstream/buffer[7].axis_fifo_tQ  has unconnected pin m_axis_tready
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:04 ; elapsed = 00:04:28 . Memory (MB): peak = 3054.828 ; gain = 995.656 ; free physical = 52690 ; free virtual = 56835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:04 ; elapsed = 00:04:28 . Memory (MB): peak = 3054.828 ; gain = 995.656 ; free physical = 52691 ; free virtual = 56835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:08 ; elapsed = 00:04:32 . Memory (MB): peak = 3054.828 ; gain = 995.656 ; free physical = 52692 ; free virtual = 56836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:08 ; elapsed = 00:04:32 . Memory (MB): peak = 3054.828 ; gain = 995.656 ; free physical = 52692 ; free virtual = 56836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:17 ; elapsed = 00:04:41 . Memory (MB): peak = 3054.828 ; gain = 995.656 ; free physical = 52689 ; free virtual = 56834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:17 ; elapsed = 00:04:41 . Memory (MB): peak = 3054.828 ; gain = 995.656 ; free physical = 52689 ; free virtual = 56834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|tpu_transmit | datasource_10g/reset_pulse_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|tpu_transmit | tpu_upstream/layer1_upstream/layer1_transmit/layer1_transmit_lane[0].scrambler/s_reg[9] | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
+-------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |tpu_transmit_clock                |         1|
|2     |bb_interface_fifo                 |         2|
|3     |mac_phy_ten_gig_eth_mac_ch0_0     |         1|
|4     |mac_phy_ten_gig_eth_pcs_pma_ch0_0 |         1|
|5     |axis_fifo_t                       |        16|
|6     |axis_fifo_t8                      |        16|
|7     |rs_encoder                        |         2|
|8     |dds_125m_i                        |         2|
|9     |dds_125m_q                        |         2|
|10    |mult_duc                          |         8|
|11    |sub_duc                           |         2|
|12    |add_duc                           |         2|
|13    |duc_out_fifo                      |         4|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |add_duc                           |     1|
|2     |add_duc__2                        |     1|
|3     |axis_fifo_t                       |     1|
|4     |axis_fifo_t8                      |     1|
|5     |axis_fifo_t8__16                  |     1|
|6     |axis_fifo_t8__17                  |     1|
|7     |axis_fifo_t8__18                  |     1|
|8     |axis_fifo_t8__19                  |     1|
|9     |axis_fifo_t8__20                  |     1|
|10    |axis_fifo_t8__21                  |     1|
|11    |axis_fifo_t8__22                  |     1|
|12    |axis_fifo_t8__23                  |     1|
|13    |axis_fifo_t8__24                  |     1|
|14    |axis_fifo_t8__25                  |     1|
|15    |axis_fifo_t8__26                  |     1|
|16    |axis_fifo_t8__27                  |     1|
|17    |axis_fifo_t8__28                  |     1|
|18    |axis_fifo_t8__29                  |     1|
|19    |axis_fifo_t8__30                  |     1|
|20    |axis_fifo_t__16                   |     1|
|21    |axis_fifo_t__17                   |     1|
|22    |axis_fifo_t__18                   |     1|
|23    |axis_fifo_t__19                   |     1|
|24    |axis_fifo_t__20                   |     1|
|25    |axis_fifo_t__21                   |     1|
|26    |axis_fifo_t__22                   |     1|
|27    |axis_fifo_t__23                   |     1|
|28    |axis_fifo_t__24                   |     1|
|29    |axis_fifo_t__25                   |     1|
|30    |axis_fifo_t__26                   |     1|
|31    |axis_fifo_t__27                   |     1|
|32    |axis_fifo_t__28                   |     1|
|33    |axis_fifo_t__29                   |     1|
|34    |axis_fifo_t__30                   |     1|
|35    |bb_interface_fifo                 |     1|
|36    |bb_interface_fifo__2              |     1|
|37    |dds_125m_i                        |     1|
|38    |dds_125m_i__2                     |     1|
|39    |dds_125m_q                        |     1|
|40    |dds_125m_q__2                     |     1|
|41    |duc_out_fifo                      |     1|
|42    |duc_out_fifo__4                   |     1|
|43    |duc_out_fifo__5                   |     1|
|44    |duc_out_fifo__6                   |     1|
|45    |mac_phy_ten_gig_eth_mac_ch0_0     |     1|
|46    |mac_phy_ten_gig_eth_pcs_pma_ch0_0 |     1|
|47    |mult_duc                          |     1|
|48    |mult_duc__10                      |     1|
|49    |mult_duc__11                      |     1|
|50    |mult_duc__12                      |     1|
|51    |mult_duc__13                      |     1|
|52    |mult_duc__14                      |     1|
|53    |mult_duc__8                       |     1|
|54    |mult_duc__9                       |     1|
|55    |rs_encoder                        |     1|
|56    |rs_encoder__2                     |     1|
|57    |sub_duc                           |     1|
|58    |sub_duc__2                        |     1|
|59    |tpu_transmit_clock                |     1|
|60    |CARRY8                            |    12|
|61    |LUT1                              |    66|
|62    |LUT2                              |  1415|
|63    |LUT3                              |  5239|
|64    |LUT4                              |  3189|
|65    |LUT5                              |  3301|
|66    |LUT6                              |  8426|
|67    |MUXF7                             |  1710|
|68    |MUXF8                             |   644|
|69    |RAM128X1D                         |    32|
|70    |RAM16X1D                          |    48|
|71    |RAM32X1D                          |    32|
|72    |RAM64M8                           |    58|
|73    |RAM64X1D                          |    80|
|74    |SRL16E                            |     5|
|75    |FDCE                              |    66|
|76    |FDRE                              | 12819|
|77    |FDSE                              |    30|
|78    |IBUF                              |     1|
+------+----------------------------------+------+

Report Instance Areas: 
+------+------------------------------------------------+---------------------------+------+
|      |Instance                                        |Module                     |Cells |
+------+------------------------------------------------+---------------------------+------+
|1     |top                                             |                           | 38608|
|2     |  datasource_10g                                |kcu105_10gbaser            |  1960|
|3     |    axi_stream_gen_mon_0                        |axi_stream_gen_mon_0       |  1526|
|4     |      axi_stream_interface                      |axi_stream_interface       |   153|
|5     |      axi_stream_gen_i                          |axi_stream_gen             |   240|
|6     |    debounce_reset                              |debouncer                  |     8|
|7     |    mac_phy_wrapper_i                           |mac_phy_wrapper            |   404|
|8     |      mac_phy_i                                 |mac_phy                    |   402|
|9     |        xlconstant_1b0                          |mac_phy_xlconstant_1b0_0   |     0|
|10    |        xlconstant_1b1                          |mac_phy_xlconstant_1b1_0   |     0|
|11    |        xlconstant_3b101                        |mac_phy_xlconstant_3b101_0 |     0|
|12    |        xlconstant_8b0                          |mac_phy_xlconstant_8b0_0   |     0|
|13    |        mac_phy_ch0                             |mac_phy_ch0_imp_15CV18U    |   402|
|14    |  datastream_transfer                           |datastream_transfer        |  5918|
|15    |  tpu_upstream                                  |tpu_upstream               | 30726|
|16    |    layer1_upstream                             |layer1                     | 29447|
|17    |      layer1_transmit                           |layer1_transmit            | 29447|
|18    |        \layer1_transmit_lane[0].crc_generator  |crc_generator              |   315|
|19    |          crc24_insert_1bit                     |crc24_insert_1bit_4        |    98|
|20    |            u_crc24_calc                        |crc24_calc_1bit_5          |    73|
|21    |        \layer1_transmit_lane[0].interleaver    |interleaver                |  5641|
|22    |        \layer1_transmit_lane[0].qam            |qam                        |  6591|
|23    |        \layer1_transmit_lane[0].scrambler      |scrambler                  |  2089|
|24    |        \layer1_transmit_lane[1].crc_generator  |crc_generator_0            |   315|
|25    |          crc24_insert_1bit                     |crc24_insert_1bit          |    98|
|26    |            u_crc24_calc                        |crc24_calc_1bit            |    73|
|27    |        \layer1_transmit_lane[1].interleaver    |interleaver_1              |  5649|
|28    |        \layer1_transmit_lane[1].qam            |qam_2                      |  6591|
|29    |        \layer1_transmit_lane[1].scrambler      |scrambler_3                |  2089|
|30    |        mac_block                               |mac_block                  |   131|
|31    |    radio_upstream                              |radio                      |   799|
|32    |      radio_transmit                            |radio_transmit             |   799|
|33    |        \radio_transmit[0].duc                  |duc__xdcDup__1             |   399|
|34    |        \radio_transmit[1].duc                  |duc                        |   400|
+------+------------------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:17 ; elapsed = 00:04:41 . Memory (MB): peak = 3054.828 ; gain = 995.656 ; free physical = 52689 ; free virtual = 56834
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 209 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:02 ; elapsed = 00:04:35 . Memory (MB): peak = 3054.828 ; gain = 576.969 ; free physical = 58226 ; free virtual = 62375
Synthesis Optimization Complete : Time (s): cpu = 00:03:20 ; elapsed = 00:04:44 . Memory (MB): peak = 3054.828 ; gain = 995.656 ; free physical = 58258 ; free virtual = 62375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3054.828 ; gain = 0.000 ; free physical = 58247 ; free virtual = 62365
INFO: [Netlist 29-17] Analyzing 2617 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.930 ; gain = 0.000 ; free physical = 58220 ; free virtual = 62338
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 251 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 32 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 48 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 58 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 80 instances

INFO: [Common 17-83] Releasing license: Synthesis
319 Infos, 386 Warnings, 50 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:30 ; elapsed = 00:04:59 . Memory (MB): peak = 3098.930 ; gain = 1515.336 ; free physical = 58417 ; free virtual = 62535
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.930 ; gain = 0.000 ; free physical = 58417 ; free virtual = 62535
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/tpu_transmit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tpu_transmit_utilization_synth.rpt -pb tpu_transmit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 15 17:32:04 2020...
