// Seed: 1436371480
module module_0;
  logic id_0;
  assign id_0 = id_0;
  always id_0 = 1;
endmodule
module module_1 ();
  assign id_0 = (id_0) == 1;
  type_4 id_1;
  logic  id_2;
  integer id_3 (
      .id_0({id_0, 1, id_0, 1 | (1)}),
      .id_1(1),
      .id_2(1'b0)
  );
  assign id_1 = id_3;
  assign id_1 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout id_13;
  output id_12;
  inout id_11;
  inout id_10;
  input id_9;
  output id_8;
  output id_7;
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_11 = id_13;
  logic id_13;
  logic id_14;
endmodule
`define pp_13 0
`define pp_14 0
