cat: _CWE_457_.txt: No such file or directory
=== Array-index variable with unchecked min/max value ===
1: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:190..190
   190  		VertexFree(g->vertexList[i]);

2: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:169..169
   169  		if(vertexList[i->value]->startTime != NIL && (vertexList[i->value]->ap != TRUE))

3: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:169..169
   169  		if(vertexList[i->value]->startTime != NIL && (vertexList[i->value]->ap != TRUE))

4: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:169..169
   169  		if(vertexList[i->value]->startTime != NIL && (vertexList[i->value]->ap != TRUE))

5: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:169..169
   169  		if(vertexList[i->value]->startTime != NIL && (vertexList[i->value]->ap != TRUE))

6: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:168..168
   168  	for(i = vertexList[node]->adj; i != NULL; i = i->next)

7: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:165..165
   165  	vertexList[node]->startTime = NIL;

8: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:153..153
   153  		if((vertexList[i]->startTime != NIL) && (vertexList[i]->ap != TRUE)){

9: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:153..153
   153  		if((vertexList[i]->startTime != NIL) && (vertexList[i]->ap != TRUE)){

10: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:144..144
   144  			vertexList[i]->low = (vertexList[i]->low < vertexList[v->value]->startTime) ? vertexList[i]->low : vertexList[v->value]->startTime;

11: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:144..144
   144  			vertexList[i]->low = (vertexList[i]->low < vertexList[v->value]->startTime) ? vertexList[i]->low : vertexList[v->value]->startTime;

12: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:144..144
   144  			vertexList[i]->low = (vertexList[i]->low < vertexList[v->value]->startTime) ? vertexList[i]->low : vertexList[v->value]->startTime;

13: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:144..144
   144  			vertexList[i]->low = (vertexList[i]->low < vertexList[v->value]->startTime) ? vertexList[i]->low : vertexList[v->value]->startTime;

14: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:144..144
   144  			vertexList[i]->low = (vertexList[i]->low < vertexList[v->value]->startTime) ? vertexList[i]->low : vertexList[v->value]->startTime;

15: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:144..144
   144  			vertexList[i]->low = (vertexList[i]->low < vertexList[v->value]->startTime) ? vertexList[i]->low : vertexList[v->value]->startTime;

16: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:144..144
   144  			vertexList[i]->low = (vertexList[i]->low < vertexList[v->value]->startTime) ? vertexList[i]->low : vertexList[v->value]->startTime;

17: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:143..143
   143  		else if(v->value != vertexList[i]->parent){

18: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:139..139
   139  				vertexList[i]->ap= TRUE;

19: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:138..138
   138  			else if((vertexList[i]->parent != NIL) && (vertexList[v->value]->low >= vertexList[i]->startTime) &&(vertexList[i]->ap == FALSE)){

20: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:138..138
   138  			else if((vertexList[i]->parent != NIL) && (vertexList[v->value]->low >= vertexList[i]->startTime) &&(vertexList[i]->ap == FALSE)){

21: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:138..138
   138  			else if((vertexList[i]->parent != NIL) && (vertexList[v->value]->low >= vertexList[i]->startTime) &&(vertexList[i]->ap == FALSE)){

22: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:138..138
   138  			else if((vertexList[i]->parent != NIL) && (vertexList[v->value]->low >= vertexList[i]->startTime) &&(vertexList[i]->ap == FALSE)){

23: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:138..138
   138  			else if((vertexList[i]->parent != NIL) && (vertexList[v->value]->low >= vertexList[i]->startTime) &&(vertexList[i]->ap == FALSE)){

24: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:135..135
   135  				vertexList[i]->ap = TRUE;

25: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:134..134
   134  			if((vertexList[i]->parent == NIL) && (childNum >= 2) &&(vertexList[i]->ap == FALSE)){

26: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:134..134
   134  			if((vertexList[i]->parent == NIL) && (childNum >= 2) &&(vertexList[i]->ap == FALSE)){

27: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:133..133
   133  			vertexList[i]->low = ((vertexList[i]->low) < (vertexList[v->value]->low)) ? vertexList[i]->low : vertexList[v->value]->low;

28: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:133..133
   133  			vertexList[i]->low = ((vertexList[i]->low) < (vertexList[v->value]->low)) ? vertexList[i]->low : vertexList[v->value]->low;

29: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:133..133
   133  			vertexList[i]->low = ((vertexList[i]->low) < (vertexList[v->value]->low)) ? vertexList[i]->low : vertexList[v->value]->low;

30: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:133..133
   133  			vertexList[i]->low = ((vertexList[i]->low) < (vertexList[v->value]->low)) ? vertexList[i]->low : vertexList[v->value]->low;

31: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:133..133
   133  			vertexList[i]->low = ((vertexList[i]->low) < (vertexList[v->value]->low)) ? vertexList[i]->low : vertexList[v->value]->low;

32: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:133..133
   133  			vertexList[i]->low = ((vertexList[i]->low) < (vertexList[v->value]->low)) ? vertexList[i]->low : vertexList[v->value]->low;

33: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:133..133
   133  			vertexList[i]->low = ((vertexList[i]->low) < (vertexList[v->value]->low)) ? vertexList[i]->low : vertexList[v->value]->low;

34: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:130..130
   130  			vertexList[v->value]->parent = i;

35: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:130..130
   130  			vertexList[v->value]->parent = i;

36: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:129..129
   129  		if(vertexList[v->value]->startTime == NIL){

37: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:129..129
   129  		if(vertexList[v->value]->startTime == NIL){

38: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:128..128
   128  	for(v = vertexList[i]->adj; v != NULL; v = v->next){

39: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:124..124
   124  	vertexList[i]->low = (*D);

40: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:123..123
   123  	vertexList[i]->startTime = (*D);

41: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:107..107
   107  		if(vertexList[i]->startTime == NIL){

42: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:96..96
    96  	vertexList[vertex1]->adj = newNode(vertex2, vertexList[vertex1]->adj);

43: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:96..96
    96  	vertexList[vertex1]->adj = newNode(vertex2, vertexList[vertex1]->adj);

44: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:83..83
    83  		graph->vertexList[v] = newVertex();

45: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:65..65
    65  	char line[LINESIZE];
=== Unchecked parameter value used in array index ===
1: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:165..165
   165  	vertexList[node]->startTime = NIL;

2: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:123..123
   123  	vertexList[i]->startTime = (*D);

3: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:96..96
    96  	vertexList[vertex1]->adj = newNode(vertex2, vertexList[vertex1]->adj);
=== Potential heap memory use after free ===
1: /home/fmarques/sbugs/projects/alunos/asa_1819_p1/tg031/Main.c:192..192
   192  	free(g);
