// Seed: 971949071
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output tri1 id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  assign id_6 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output wire id_2,
    output supply0 id_3,
    output tri1 id_4,
    input uwire id_5,
    output uwire id_6,
    input supply1 id_7,
    output tri1 id_8[-1 : -1],
    output tri1 id_9,
    output uwire id_10,
    input tri1 id_11,
    output supply1 id_12,
    output wire id_13
);
  logic id_15;
  ;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
