Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Jan 23 12:07:28 2019
| Host         : LAPTOP-8R3L9GDR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sccomp_timing_summary_routed.rpt -rpx sccomp_timing_summary_routed.rpx
| Design       : sccomp
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[29]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[31]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/pc_reg/pc_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.551     -235.155                    224                  864        0.514        0.000                      0                  864        2.750        0.000                       0                   161  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.551     -235.155                    224                  864        0.514        0.000                      0                  864        2.750        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          224  Failing Endpoints,  Worst Slack       -2.551ns,  Total Violation     -235.155ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 sccpu/pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.130ns  (logic 1.761ns (17.380%)  route 8.370ns (82.620%))
  Logic Levels:           9  (LUT5=5 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.753     5.421    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  sccpu/pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.877 r  sccpu/pc_reg/pc_reg[6]/Q
                         net (fo=31, routed)          1.114     6.991    sccpu/pc_reg/sel[4]
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  sccpu/pc_reg/g0_b16/O
                         net (fo=38, routed)          1.210     8.325    sccpu/registerfile/RAM_reg_r1_0_31_18_23/ADDRA0
    SLICE_X34Y39         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.449 r  sccpu/registerfile/RAM_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=4, routed)           0.833     9.281    sccpu/cntrol_reg/qb0[18]
    SLICE_X32Y36         LUT5 (Prop_lut5_I2_O)        0.124     9.405 r  sccpu/cntrol_reg/__29_carry__3_i_9/O
                         net (fo=8, routed)           0.825    10.230    sccpu/pc_reg/pc_reg[2]_3[3]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.354 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_66/O
                         net (fo=4, routed)           0.679    11.033    sccpu/pc_reg/ram_reg_0_31_0_0_i_66_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.157 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_38/O
                         net (fo=2, routed)           0.828    11.985    sccpu/pc_reg/ram_reg_0_31_0_0_i_38_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124    12.109 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_18/O
                         net (fo=1, routed)           0.670    12.779    sccpu/cntrol_reg/pc_reg[2]_22
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.903 r  sccpu/cntrol_reg/ram_reg_0_31_0_0_i_5/O
                         net (fo=34, routed)          1.024    13.926    scdatamem/ram_reg_0_31_5_5/A3
    SLICE_X32Y45         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.313    14.239 r  scdatamem/ram_reg_0_31_5_5/SP/O
                         net (fo=1, routed)           0.553    14.792    sccpu/cntrol_reg/dataout[2]
    SLICE_X33Y43         LUT5 (Prop_lut5_I1_O)        0.124    14.916 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.636    15.552    sccpu/registerfile/RAM_reg_r1_0_31_0_5/DIC1
    SLICE_X32Y41         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.502    12.894    sccpu/registerfile/RAM_reg_r1_0_31_0_5/WCLK
    SLICE_X32Y41         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.391    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X32Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    13.001    sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -15.552    
  -------------------------------------------------------------------
                         slack                                 -2.551    

Slack (VIOLATED) :        -2.545ns  (required time - arrival time)
  Source:                 sccpu/pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.123ns  (logic 1.761ns (17.392%)  route 8.363ns (82.608%))
  Logic Levels:           9  (LUT5=5 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.753     5.421    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  sccpu/pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.877 r  sccpu/pc_reg/pc_reg[6]/Q
                         net (fo=31, routed)          1.114     6.991    sccpu/pc_reg/sel[4]
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  sccpu/pc_reg/g0_b16/O
                         net (fo=38, routed)          1.210     8.325    sccpu/registerfile/RAM_reg_r1_0_31_18_23/ADDRA0
    SLICE_X34Y39         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.449 r  sccpu/registerfile/RAM_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=4, routed)           0.833     9.281    sccpu/cntrol_reg/qb0[18]
    SLICE_X32Y36         LUT5 (Prop_lut5_I2_O)        0.124     9.405 r  sccpu/cntrol_reg/__29_carry__3_i_9/O
                         net (fo=8, routed)           0.825    10.230    sccpu/pc_reg/pc_reg[2]_3[3]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.354 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_66/O
                         net (fo=4, routed)           0.679    11.033    sccpu/pc_reg/ram_reg_0_31_0_0_i_66_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.157 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_38/O
                         net (fo=2, routed)           0.828    11.985    sccpu/pc_reg/ram_reg_0_31_0_0_i_38_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124    12.109 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_18/O
                         net (fo=1, routed)           0.670    12.779    sccpu/cntrol_reg/pc_reg[2]_22
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.903 r  sccpu/cntrol_reg/ram_reg_0_31_0_0_i_5/O
                         net (fo=34, routed)          1.024    13.926    scdatamem/ram_reg_0_31_5_5/A3
    SLICE_X32Y45         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.313    14.239 r  scdatamem/ram_reg_0_31_5_5/SP/O
                         net (fo=1, routed)           0.553    14.792    sccpu/cntrol_reg/dataout[2]
    SLICE_X33Y43         LUT5 (Prop_lut5_I1_O)        0.124    14.916 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.629    15.545    sccpu/registerfile/RAM_reg_r2_0_31_0_5/DIC1
    SLICE_X34Y40         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.501    12.893    sccpu/registerfile/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y40         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.391    13.284    
                         clock uncertainty           -0.035    13.249    
    SLICE_X34Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    13.000    sccpu/registerfile/RAM_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                 -2.545    

Slack (VIOLATED) :        -2.457ns  (required time - arrival time)
  Source:                 sccpu/pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.123ns  (logic 1.572ns (15.528%)  route 8.551ns (84.472%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.753     5.421    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  sccpu/pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.877 r  sccpu/pc_reg/pc_reg[6]/Q
                         net (fo=31, routed)          1.114     6.991    sccpu/pc_reg/sel[4]
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  sccpu/pc_reg/g0_b16/O
                         net (fo=38, routed)          1.100     8.215    sccpu/registerfile/RAM_reg_r1_0_31_12_17/ADDRA0
    SLICE_X34Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.339 r  sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMA_D1/O
                         net (fo=4, routed)           0.657     8.996    sccpu/pc_reg/qb0[13]
    SLICE_X33Y37         LUT4 (Prop_lut4_I1_O)        0.124     9.120 r  sccpu/pc_reg/__29_carry__2_i_11/O
                         net (fo=9, routed)           1.214    10.334    sccpu/pc_reg/alub[12]
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.458 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_55/O
                         net (fo=3, routed)           0.747    11.205    sccpu/pc_reg/ram_reg_0_31_0_0_i_55_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.329 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_27/O
                         net (fo=2, routed)           0.755    12.085    sccpu/pc_reg/ram_reg_0_31_0_0_i_27_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.124    12.209 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.403    12.612    sccpu/cntrol_reg/pc_reg[2]_12
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.736 r  sccpu/cntrol_reg/ram_reg_0_31_0_0_i_3/O
                         net (fo=34, routed)          1.196    13.932    scdatamem/ram_reg_0_31_0_0/A1
    SLICE_X30Y43         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124    14.056 r  scdatamem/ram_reg_0_31_0_0/SP/O
                         net (fo=1, routed)           0.660    14.716    sccpu/cntrol_reg/dataout[0]
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.124    14.840 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.705    15.545    sccpu/registerfile/RAM_reg_r2_0_31_0_5/DIA0
    SLICE_X34Y40         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.501    12.893    sccpu/registerfile/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y40         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.391    13.284    
                         clock uncertainty           -0.035    13.249    
    SLICE_X34Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    13.088    sccpu/registerfile/RAM_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         13.088    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                 -2.457    

Slack (VIOLATED) :        -2.453ns  (required time - arrival time)
  Source:                 sccpu/pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 1.558ns (15.419%)  route 8.546ns (84.581%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.753     5.421    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  sccpu/pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.877 r  sccpu/pc_reg/pc_reg[6]/Q
                         net (fo=31, routed)          1.114     6.991    sccpu/pc_reg/sel[4]
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  sccpu/pc_reg/g0_b16/O
                         net (fo=38, routed)          1.100     8.215    sccpu/registerfile/RAM_reg_r1_0_31_12_17/ADDRA0
    SLICE_X34Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.339 r  sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMA_D1/O
                         net (fo=4, routed)           0.657     8.996    sccpu/pc_reg/qb0[13]
    SLICE_X33Y37         LUT4 (Prop_lut4_I1_O)        0.124     9.120 r  sccpu/pc_reg/__29_carry__2_i_11/O
                         net (fo=9, routed)           1.214    10.334    sccpu/pc_reg/alub[12]
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.458 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_55/O
                         net (fo=3, routed)           0.747    11.205    sccpu/pc_reg/ram_reg_0_31_0_0_i_55_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.329 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_27/O
                         net (fo=2, routed)           0.755    12.085    sccpu/pc_reg/ram_reg_0_31_0_0_i_27_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.124    12.209 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.403    12.612    sccpu/cntrol_reg/pc_reg[2]_12
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.736 r  sccpu/cntrol_reg/ram_reg_0_31_0_0_i_3/O
                         net (fo=34, routed)          1.300    14.036    scdatamem/ram_reg_0_31_16_16/A1
    SLICE_X30Y41         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110    14.146 r  scdatamem/ram_reg_0_31_16_16/SP/O
                         net (fo=1, routed)           0.731    14.877    sccpu/cntrol_reg/dataout[13]
    SLICE_X30Y37         LUT5 (Prop_lut5_I1_O)        0.124    15.001 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.524    15.526    sccpu/registerfile/RAM_reg_r1_0_31_12_17/DIC0
    SLICE_X34Y38         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.500    12.892    sccpu/registerfile/RAM_reg_r1_0_31_12_17/WCLK
    SLICE_X34Y38         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.248    
    SLICE_X34Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    13.073    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -15.526    
  -------------------------------------------------------------------
                         slack                                 -2.453    

Slack (VIOLATED) :        -2.447ns  (required time - arrival time)
  Source:                 sccpu/pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.115ns  (logic 1.572ns (15.542%)  route 8.543ns (84.458%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.753     5.421    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  sccpu/pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.877 r  sccpu/pc_reg/pc_reg[6]/Q
                         net (fo=31, routed)          1.114     6.991    sccpu/pc_reg/sel[4]
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  sccpu/pc_reg/g0_b16/O
                         net (fo=38, routed)          1.100     8.215    sccpu/registerfile/RAM_reg_r1_0_31_12_17/ADDRA0
    SLICE_X34Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.339 r  sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMA_D1/O
                         net (fo=4, routed)           0.657     8.996    sccpu/pc_reg/qb0[13]
    SLICE_X33Y37         LUT4 (Prop_lut4_I1_O)        0.124     9.120 r  sccpu/pc_reg/__29_carry__2_i_11/O
                         net (fo=9, routed)           1.214    10.334    sccpu/pc_reg/alub[12]
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.458 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_55/O
                         net (fo=3, routed)           0.747    11.205    sccpu/pc_reg/ram_reg_0_31_0_0_i_55_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.329 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_27/O
                         net (fo=2, routed)           0.755    12.085    sccpu/pc_reg/ram_reg_0_31_0_0_i_27_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.124    12.209 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.403    12.612    sccpu/cntrol_reg/pc_reg[2]_12
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.736 r  sccpu/cntrol_reg/ram_reg_0_31_0_0_i_3/O
                         net (fo=34, routed)          1.196    13.932    scdatamem/ram_reg_0_31_0_0/A1
    SLICE_X30Y43         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124    14.056 r  scdatamem/ram_reg_0_31_0_0/SP/O
                         net (fo=1, routed)           0.660    14.716    sccpu/cntrol_reg/dataout[0]
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.124    14.840 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.696    15.536    sccpu/registerfile/RAM_reg_r1_0_31_0_5/DIA0
    SLICE_X32Y41         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.502    12.894    sccpu/registerfile/RAM_reg_r1_0_31_0_5/WCLK
    SLICE_X32Y41         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.391    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X32Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    13.089    sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -15.536    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 sccpu/pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 1.789ns (17.700%)  route 8.318ns (82.300%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.753     5.421    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  sccpu/pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.877 r  sccpu/pc_reg/pc_reg[6]/Q
                         net (fo=31, routed)          1.114     6.991    sccpu/pc_reg/sel[4]
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  sccpu/pc_reg/g0_b16/O
                         net (fo=38, routed)          1.225     8.340    sccpu/registerfile/RAM_reg_r1_0_31_0_5/ADDRC0
    SLICE_X32Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.493 r  sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMC/O
                         net (fo=5, routed)           0.847     9.341    sccpu/pc_reg/qb0[4]
    SLICE_X32Y34         LUT4 (Prop_lut4_I1_O)        0.331     9.672 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_37/O
                         net (fo=9, routed)           0.981    10.653    sccpu/pc_reg/alub[3]
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.777 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_59/O
                         net (fo=3, routed)           0.621    11.398    sccpu/pc_reg/ram_reg_0_31_0_0_i_59_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.522 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_28/O
                         net (fo=2, routed)           0.418    11.940    sccpu/pc_reg/ram_reg_0_31_0_0_i_28_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.124    12.064 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_9/O
                         net (fo=1, routed)           0.430    12.494    sccpu/pc_reg/ram_reg_0_31_0_0_i_9_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    12.618 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_2/O
                         net (fo=34, routed)          1.472    14.090    scdatamem/ram_reg_0_31_30_30/A0
    SLICE_X32Y46         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    14.195 r  scdatamem/ram_reg_0_31_30_30/SP/O
                         net (fo=1, routed)           0.464    14.659    sccpu/cntrol_reg/dataout[27]
    SLICE_X32Y47         LUT5 (Prop_lut5_I1_O)        0.124    14.783 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.746    15.529    sccpu/registerfile/RAM_reg_r1_0_31_30_31/DIA0
    SLICE_X34Y41         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.502    12.894    sccpu/registerfile/RAM_reg_r1_0_31_30_31/WCLK
    SLICE_X34Y41         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.391    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X34Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    13.089    sccpu/registerfile/RAM_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -15.529    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.431ns  (required time - arrival time)
  Source:                 sccpu/pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r2_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.083ns  (logic 1.558ns (15.451%)  route 8.525ns (84.549%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.753     5.421    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  sccpu/pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.877 r  sccpu/pc_reg/pc_reg[6]/Q
                         net (fo=31, routed)          1.114     6.991    sccpu/pc_reg/sel[4]
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  sccpu/pc_reg/g0_b16/O
                         net (fo=38, routed)          1.100     8.215    sccpu/registerfile/RAM_reg_r1_0_31_12_17/ADDRA0
    SLICE_X34Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.339 r  sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMA_D1/O
                         net (fo=4, routed)           0.657     8.996    sccpu/pc_reg/qb0[13]
    SLICE_X33Y37         LUT4 (Prop_lut4_I1_O)        0.124     9.120 r  sccpu/pc_reg/__29_carry__2_i_11/O
                         net (fo=9, routed)           1.214    10.334    sccpu/pc_reg/alub[12]
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.458 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_55/O
                         net (fo=3, routed)           0.747    11.205    sccpu/pc_reg/ram_reg_0_31_0_0_i_55_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.329 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_27/O
                         net (fo=2, routed)           0.755    12.085    sccpu/pc_reg/ram_reg_0_31_0_0_i_27_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.124    12.209 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.403    12.612    sccpu/cntrol_reg/pc_reg[2]_12
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.736 r  sccpu/cntrol_reg/ram_reg_0_31_0_0_i_3/O
                         net (fo=34, routed)          1.300    14.036    scdatamem/ram_reg_0_31_16_16/A1
    SLICE_X30Y41         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110    14.146 r  scdatamem/ram_reg_0_31_16_16/SP/O
                         net (fo=1, routed)           0.731    14.877    sccpu/cntrol_reg/dataout[13]
    SLICE_X30Y37         LUT5 (Prop_lut5_I1_O)        0.124    15.001 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.503    15.505    sccpu/registerfile/RAM_reg_r2_0_31_12_17/DIC0
    SLICE_X32Y39         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.501    12.893    sccpu/registerfile/RAM_reg_r2_0_31_12_17/WCLK
    SLICE_X32Y39         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_12_17/RAMC/CLK
                         clock pessimism              0.391    13.284    
                         clock uncertainty           -0.035    13.249    
    SLICE_X32Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    13.074    sccpu/registerfile/RAM_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         13.074    
                         arrival time                         -15.505    
  -------------------------------------------------------------------
                         slack                                 -2.431    

Slack (VIOLATED) :        -2.414ns  (required time - arrival time)
  Source:                 sccpu/pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.986ns  (logic 1.808ns (18.105%)  route 8.178ns (81.895%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.753     5.421    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  sccpu/pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.877 r  sccpu/pc_reg/pc_reg[6]/Q
                         net (fo=31, routed)          1.114     6.991    sccpu/pc_reg/sel[4]
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  sccpu/pc_reg/g0_b16/O
                         net (fo=38, routed)          1.225     8.340    sccpu/registerfile/RAM_reg_r1_0_31_0_5/ADDRC0
    SLICE_X32Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.493 r  sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMC/O
                         net (fo=5, routed)           0.847     9.341    sccpu/pc_reg/qb0[4]
    SLICE_X32Y34         LUT4 (Prop_lut4_I1_O)        0.331     9.672 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_37/O
                         net (fo=9, routed)           0.981    10.653    sccpu/pc_reg/alub[3]
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.777 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_59/O
                         net (fo=3, routed)           0.621    11.398    sccpu/pc_reg/ram_reg_0_31_0_0_i_59_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.522 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_28/O
                         net (fo=2, routed)           0.418    11.940    sccpu/pc_reg/ram_reg_0_31_0_0_i_28_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.124    12.064 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_9/O
                         net (fo=1, routed)           0.430    12.494    sccpu/pc_reg/ram_reg_0_31_0_0_i_9_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    12.618 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_2/O
                         net (fo=34, routed)          1.411    14.029    scdatamem/ram_reg_0_31_31_31/A0
    SLICE_X32Y45         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    14.153 r  scdatamem/ram_reg_0_31_31_31/SP/O
                         net (fo=1, routed)           0.565    14.718    sccpu/cntrol_reg/dataout[28]
    SLICE_X35Y43         LUT5 (Prop_lut5_I1_O)        0.124    14.842 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.565    15.407    sccpu/registerfile/RAM_reg_r2_0_31_30_31/DIA1
    SLICE_X32Y43         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.503    12.895    sccpu/registerfile/RAM_reg_r2_0_31_30_31/WCLK
    SLICE_X32Y43         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X32Y43         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    12.993    sccpu/registerfile/RAM_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                         -15.407    
  -------------------------------------------------------------------
                         slack                                 -2.414    

Slack (VIOLATED) :        -2.407ns  (required time - arrival time)
  Source:                 sccpu/pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.061ns  (logic 1.779ns (17.684%)  route 8.282ns (82.316%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.753     5.421    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  sccpu/pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.877 r  sccpu/pc_reg/pc_reg[6]/Q
                         net (fo=31, routed)          1.114     6.991    sccpu/pc_reg/sel[4]
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  sccpu/pc_reg/g0_b16/O
                         net (fo=38, routed)          1.225     8.340    sccpu/registerfile/RAM_reg_r1_0_31_0_5/ADDRC0
    SLICE_X32Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.493 r  sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMC/O
                         net (fo=5, routed)           0.847     9.341    sccpu/pc_reg/qb0[4]
    SLICE_X32Y34         LUT4 (Prop_lut4_I1_O)        0.331     9.672 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_37/O
                         net (fo=9, routed)           0.981    10.653    sccpu/pc_reg/alub[3]
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.777 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_59/O
                         net (fo=3, routed)           0.621    11.398    sccpu/pc_reg/ram_reg_0_31_0_0_i_59_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.522 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_28/O
                         net (fo=2, routed)           0.418    11.940    sccpu/pc_reg/ram_reg_0_31_0_0_i_28_n_0
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.124    12.064 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_9/O
                         net (fo=1, routed)           0.430    12.494    sccpu/pc_reg/ram_reg_0_31_0_0_i_9_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    12.618 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_2/O
                         net (fo=34, routed)          1.411    14.029    scdatamem/ram_reg_0_31_4_4/A0
    SLICE_X32Y45         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.095    14.125 r  scdatamem/ram_reg_0_31_4_4/SP/O
                         net (fo=1, routed)           0.594    14.719    sccpu/pc_reg/dataout[2]
    SLICE_X33Y46         LUT5 (Prop_lut5_I1_O)        0.124    14.843 r  sccpu/pc_reg/RAM_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.639    15.482    sccpu/registerfile/RAM_reg_r1_0_31_0_5/DIC0
    SLICE_X32Y41         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.502    12.894    sccpu/registerfile/RAM_reg_r1_0_31_0_5/WCLK
    SLICE_X32Y41         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.391    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X32Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    13.075    sccpu/registerfile/RAM_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                         -15.482    
  -------------------------------------------------------------------
                         slack                                 -2.407    

Slack (VIOLATED) :        -2.405ns  (required time - arrival time)
  Source:                 sccpu/pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.050ns  (logic 1.601ns (15.929%)  route 8.449ns (84.071%))
  Logic Levels:           9  (LUT5=5 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.753     5.421    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  sccpu/pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.877 r  sccpu/pc_reg/pc_reg[6]/Q
                         net (fo=31, routed)          1.114     6.991    sccpu/pc_reg/sel[4]
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  sccpu/pc_reg/g0_b16/O
                         net (fo=38, routed)          1.210     8.325    sccpu/registerfile/RAM_reg_r1_0_31_18_23/ADDRA0
    SLICE_X34Y39         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.449 r  sccpu/registerfile/RAM_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=4, routed)           0.833     9.281    sccpu/cntrol_reg/qb0[18]
    SLICE_X32Y36         LUT5 (Prop_lut5_I2_O)        0.124     9.405 r  sccpu/cntrol_reg/__29_carry__3_i_9/O
                         net (fo=8, routed)           0.825    10.230    sccpu/pc_reg/pc_reg[2]_3[3]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.354 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_66/O
                         net (fo=4, routed)           0.679    11.033    sccpu/pc_reg/ram_reg_0_31_0_0_i_66_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.157 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_38/O
                         net (fo=2, routed)           0.828    11.985    sccpu/pc_reg/ram_reg_0_31_0_0_i_38_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124    12.109 r  sccpu/pc_reg/ram_reg_0_31_0_0_i_18/O
                         net (fo=1, routed)           0.670    12.779    sccpu/cntrol_reg/pc_reg[2]_22
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.903 r  sccpu/cntrol_reg/ram_reg_0_31_0_0_i_5/O
                         net (fo=34, routed)          1.181    14.084    scdatamem/ram_reg_0_31_8_8/A3
    SLICE_X32Y38         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.153    14.236 r  scdatamem/ram_reg_0_31_8_8/SP/O
                         net (fo=1, routed)           0.618    14.854    sccpu/cntrol_reg/dataout[5]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.124    14.978 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.493    15.471    sccpu/registerfile/RAM_reg_r1_0_31_6_11/DIB0
    SLICE_X34Y46         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.503    12.895    sccpu/registerfile/RAM_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y46         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X34Y46         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    13.066    sccpu/registerfile/RAM_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                 -2.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 scdatamem/ram_reg_0_31_26_26/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.433ns (62.209%)  route 0.263ns (37.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.476    scdatamem/ram_reg_0_31_26_26/WCLK
    SLICE_X32Y42         RAMS32                                       r  scdatamem/ram_reg_0_31_26_26/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.864 r  scdatamem/ram_reg_0_31_26_26/SP/O
                         net (fo=1, routed)           0.141     2.005    sccpu/cntrol_reg/dataout[23]
    SLICE_X35Y43         LUT5 (Prop_lut5_I1_O)        0.045     2.050 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.122     2.172    sccpu/registerfile/RAM_reg_r1_0_31_24_29/DIB0
    SLICE_X34Y42         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.833     1.992    sccpu/registerfile/RAM_reg_r1_0_31_24_29/WCLK
    SLICE_X34Y42         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.480     1.512    
    SLICE_X34Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.658    sccpu/registerfile/RAM_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 scdatamem/ram_reg_0_31_26_26/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.433ns (62.031%)  route 0.265ns (37.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.476    scdatamem/ram_reg_0_31_26_26/WCLK
    SLICE_X32Y42         RAMS32                                       r  scdatamem/ram_reg_0_31_26_26/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.864 r  scdatamem/ram_reg_0_31_26_26/SP/O
                         net (fo=1, routed)           0.141     2.005    sccpu/cntrol_reg/dataout[23]
    SLICE_X35Y43         LUT5 (Prop_lut5_I1_O)        0.045     2.050 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.124     2.174    sccpu/registerfile/RAM_reg_r2_0_31_24_29/DIB0
    SLICE_X34Y44         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.834     1.993    sccpu/registerfile/RAM_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y44         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.480     1.513    
    SLICE_X34Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.659    sccpu/registerfile/RAM_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 scdatamem/ram_reg_0_31_9_9/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.431ns (62.233%)  route 0.262ns (37.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.563     1.475    scdatamem/ram_reg_0_31_9_9/WCLK
    SLICE_X32Y38         RAMS32                                       r  scdatamem/ram_reg_0_31_9_9/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.861 r  scdatamem/ram_reg_0_31_9_9/SP/O
                         net (fo=1, routed)           0.194     2.055    sccpu/cntrol_reg/dataout[6]
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.045     2.100 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.068     2.167    sccpu/registerfile/RAM_reg_r2_0_31_6_11/DIB1
    SLICE_X34Y45         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.834     1.993    sccpu/registerfile/RAM_reg_r2_0_31_6_11/WCLK
    SLICE_X34Y45         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.480     1.513    
    SLICE_X34Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.637    sccpu/registerfile/RAM_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 sccpu/pc_reg/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/pc_reg/pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.231ns (25.951%)  route 0.659ns (74.049%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.476    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  sccpu/pc_reg/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  sccpu/pc_reg/pc_reg[3]/Q
                         net (fo=31, routed)          0.300     1.917    sccpu/pc_reg/sel[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.045     1.962 r  sccpu/pc_reg/g0_b18/O
                         net (fo=38, routed)          0.359     2.321    sccpu/pc_reg/out[16]
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.366 r  sccpu/pc_reg/pc[20]_i_1/O
                         net (fo=1, routed)           0.000     2.366    sccpu/pc_reg/nextPC[20]
    SLICE_X35Y50         FDCE                                         r  sccpu/pc_reg/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.830     1.989    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  sccpu/pc_reg/pc_reg[20]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.091     1.833    sccpu/pc_reg/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 sccpu/pc_reg/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/pc_reg/pc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.383ns (58.432%)  route 0.272ns (41.568%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.592     1.504    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  sccpu/pc_reg/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  sccpu/pc_reg/pc_reg[7]/Q
                         net (fo=2, routed)           0.104     1.771    sccpu/pc_reg/pc_reg_n_0_[7]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  sccpu/pc_reg/branchOut0_carry__0_i_1/O[2]
                         net (fo=4, routed)           0.169     2.051    sccpu/pc_reg/pc_reg[31]_2[5]
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.108     2.159 r  sccpu/pc_reg/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     2.159    sccpu/pc_reg/nextPC[7]
    SLICE_X38Y46         FDCE                                         r  sccpu/pc_reg/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.861     2.020    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  sccpu/pc_reg/pc_reg[7]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.121     1.625    sccpu/pc_reg/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 sccpu/pc_reg/pc_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/pc_reg/pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.485ns (52.448%)  route 0.440ns (47.552%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.505    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  sccpu/pc_reg/pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164     1.669 r  sccpu/pc_reg/pc_reg[24]/Q
                         net (fo=2, routed)           0.165     1.833    sccpu/pc_reg/pc_reg_n_0_[24]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.993 r  sccpu/pc_reg/branchOut0_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    sccpu/pc_reg/branchOut0_carry__4_i_1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.047 r  sccpu/pc_reg/branchOut0_carry__5_i_1/O[0]
                         net (fo=4, routed)           0.275     2.322    sccpu/pc_reg/pc_reg[31]_2[23]
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.107     2.429 r  sccpu/pc_reg/pc[25]_i_1/O
                         net (fo=1, routed)           0.000     2.429    sccpu/pc_reg/nextPC[25]
    SLICE_X38Y50         FDCE                                         r  sccpu/pc_reg/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.857     2.016    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  sccpu/pc_reg/pc_reg[25]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.121     1.890    sccpu/pc_reg/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 scdatamem/ram_reg_0_31_23_23/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.431ns (62.146%)  route 0.263ns (37.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.565     1.477    scdatamem/ram_reg_0_31_23_23/WCLK
    SLICE_X32Y44         RAMS32                                       r  scdatamem/ram_reg_0_31_23_23/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.863 r  scdatamem/ram_reg_0_31_23_23/SP/O
                         net (fo=1, routed)           0.194     2.057    sccpu/cntrol_reg/dataout[20]
    SLICE_X35Y43         LUT5 (Prop_lut5_I1_O)        0.045     2.102 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.069     2.170    sccpu/registerfile/RAM_reg_r2_0_31_18_23/DIC1
    SLICE_X34Y43         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.834     1.993    sccpu/registerfile/RAM_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y43         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.480     1.513    
    SLICE_X34Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.627    sccpu/registerfile/RAM_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 scdatamem/ram_reg_0_31_17_17/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.438ns (62.506%)  route 0.263ns (37.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.476    scdatamem/ram_reg_0_31_17_17/WCLK
    SLICE_X32Y40         RAMS32                                       r  scdatamem/ram_reg_0_31_17_17/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         RAMS32 (Prop_rams32_CLK_O)
                                                      0.393     1.869 r  scdatamem/ram_reg_0_31_17_17/SP/O
                         net (fo=1, routed)           0.140     2.009    sccpu/cntrol_reg/dataout[14]
    SLICE_X35Y39         LUT5 (Prop_lut5_I1_O)        0.045     2.054 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.123     2.176    sccpu/registerfile/RAM_reg_r1_0_31_12_17/DIC1
    SLICE_X34Y38         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.832     1.991    sccpu/registerfile/RAM_reg_r1_0_31_12_17/WCLK
    SLICE_X34Y38         RAMD32                                       r  sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.480     1.511    
    SLICE_X34Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.625    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 scdatamem/ram_reg_0_31_28_28/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/registerfile/RAM_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.438ns (59.800%)  route 0.294ns (40.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.565     1.477    scdatamem/ram_reg_0_31_28_28/WCLK
    SLICE_X32Y46         RAMS32                                       r  scdatamem/ram_reg_0_31_28_28/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         RAMS32 (Prop_rams32_CLK_O)
                                                      0.393     1.870 r  scdatamem/ram_reg_0_31_28_28/SP/O
                         net (fo=1, routed)           0.226     2.096    sccpu/cntrol_reg/dataout[25]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.045     2.141 r  sccpu/cntrol_reg/RAM_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.069     2.209    sccpu/registerfile/RAM_reg_r2_0_31_24_29/DIC0
    SLICE_X34Y44         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.834     1.993    sccpu/registerfile/RAM_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y44         RAMD32                                       r  sccpu/registerfile/RAM_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.480     1.513    
    SLICE_X34Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.657    sccpu/registerfile/RAM_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 sccpu/pc_reg/pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccpu/pc_reg/pc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.536ns (57.181%)  route 0.401ns (42.819%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.505    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  sccpu/pc_reg/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.164     1.669 r  sccpu/pc_reg/pc_reg[16]/Q
                         net (fo=2, routed)           0.163     1.832    sccpu/pc_reg/pc_reg_n_0_[16]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.992 r  sccpu/pc_reg/branchOut0_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    sccpu/pc_reg/branchOut0_carry__2_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.032 r  sccpu/pc_reg/branchOut0_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.032    sccpu/pc_reg/branchOut0_carry__3_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.097 r  sccpu/pc_reg/branchOut0_carry__4_i_1/O[2]
                         net (fo=4, routed)           0.237     2.334    sccpu/pc_reg/pc_reg[31]_2[21]
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.108     2.442 r  sccpu/pc_reg/pc[23]_i_1/O
                         net (fo=1, routed)           0.000     2.442    sccpu/pc_reg/nextPC[23]
    SLICE_X38Y50         FDCE                                         r  sccpu/pc_reg/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.857     2.016    sccpu/pc_reg/clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  sccpu/pc_reg/pc_reg[23]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.120     1.889    sccpu/pc_reg/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.553    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X36Y43    sccpu/pc_reg/pc_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X38Y46    sccpu/pc_reg/pc_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X38Y46    sccpu/pc_reg/pc_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X37Y45    sccpu/pc_reg/pc_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X38Y47    sccpu/pc_reg/pc_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X39Y47    sccpu/pc_reg/pc_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X39Y47    sccpu/pc_reg/pc_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X38Y47    sccpu/pc_reg/pc_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X38Y48    sccpu/pc_reg/pc_reg[17]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y38    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y38    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y38    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y38    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y38    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y38    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y39    sccpu/registerfile/RAM_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y39    sccpu/registerfile/RAM_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y46    sccpu/registerfile/RAM_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y46    sccpu/registerfile/RAM_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y38    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y38    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y38    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y38    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y38    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y38    sccpu/registerfile/RAM_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y39    sccpu/registerfile/RAM_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y39    sccpu/registerfile/RAM_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y41    sccpu/registerfile/RAM_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y41    sccpu/registerfile/RAM_reg_r1_0_31_30_31/RAMC/CLK



