// Seed: 3775730045
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    output uwire id_6,
    input supply0 id_7,
    input tri id_8,
    output supply0 id_9,
    input supply0 id_10
);
  logic id_12;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    output tri id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    output logic id_8
);
  parameter id_10 = 1;
  initial id_8 = id_3;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_4,
      id_5,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_7 = 0;
  assign id_0 = -1'h0 ? 1 : 1;
endmodule
