Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jan 21 16:20:17 2026
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  80          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (37)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (37)
-------------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.219        0.000                      0                 6547        0.059        0.000                      0                 6547        4.500        0.000                       0                  2342  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.219        0.000                      0                 6547        0.059        0.000                      0                 6547        4.500        0.000                       0                  2342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 3.848ns (40.264%)  route 5.709ns (59.736%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 14.232 - 10.000 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.608     4.545    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     6.999 r  <hidden>
                         net (fo=1, routed)           1.424     8.423    <hidden>
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.547 r  <hidden>
                         net (fo=1, routed)           0.000     8.547    <hidden>
    SLICE_X28Y19         MUXF7 (Prop_muxf7_I1_O)      0.214     8.761 r  <hidden>
                         net (fo=1, routed)           0.863     9.624    inst_LogicUnit/doutb[13]
    SLICE_X19Y23         LUT3 (Prop_lut3_I1_O)        0.297     9.921 r  inst_LogicUnit/registers[2][13]_i_12/O
                         net (fo=2, routed)           1.238    11.160    inst_LogicUnit/alu_read_data[13]
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.284 r  inst_LogicUnit/registers[2][5]_i_14/O
                         net (fo=1, routed)           0.000    11.284    inst_LogicUnit/registers[2][5]_i_14_n_0
    SLICE_X17Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.496 r  inst_LogicUnit/registers_reg[2][5]_i_6/O
                         net (fo=1, routed)           0.436    11.932    inst_LogicUnit/registers_reg[2][5]_i_6_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.299    12.231 f  inst_LogicUnit/registers[2][5]_i_2/O
                         net (fo=1, routed)           0.641    12.872    inst_LogicUnit/registers[2][5]_i_2_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.996 r  inst_LogicUnit/registers[2][5]_i_1/O
                         net (fo=31, routed)          1.106    14.102    inst_LogicUnit/registers[2][5]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  inst_LogicUnit/registers_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.442    14.232    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  inst_LogicUnit/registers_reg[12][5]/C
                         clock pessimism              0.156    14.388    
                         clock uncertainty           -0.035    14.352    
    SLICE_X10Y41         FDRE (Setup_fdre_C_D)       -0.031    14.321    inst_LogicUnit/registers_reg[12][5]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[24][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 3.848ns (40.488%)  route 5.656ns (59.512%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 14.227 - 10.000 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.608     4.545    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     6.999 r  <hidden>
                         net (fo=1, routed)           1.424     8.423    <hidden>
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.547 r  <hidden>
                         net (fo=1, routed)           0.000     8.547    <hidden>
    SLICE_X28Y19         MUXF7 (Prop_muxf7_I1_O)      0.214     8.761 r  <hidden>
                         net (fo=1, routed)           0.863     9.624    inst_LogicUnit/doutb[13]
    SLICE_X19Y23         LUT3 (Prop_lut3_I1_O)        0.297     9.921 r  inst_LogicUnit/registers[2][13]_i_12/O
                         net (fo=2, routed)           1.238    11.160    inst_LogicUnit/alu_read_data[13]
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.284 r  inst_LogicUnit/registers[2][5]_i_14/O
                         net (fo=1, routed)           0.000    11.284    inst_LogicUnit/registers[2][5]_i_14_n_0
    SLICE_X17Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.496 r  inst_LogicUnit/registers_reg[2][5]_i_6/O
                         net (fo=1, routed)           0.436    11.932    inst_LogicUnit/registers_reg[2][5]_i_6_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.299    12.231 f  inst_LogicUnit/registers[2][5]_i_2/O
                         net (fo=1, routed)           0.641    12.872    inst_LogicUnit/registers[2][5]_i_2_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.996 r  inst_LogicUnit/registers[2][5]_i_1/O
                         net (fo=31, routed)          1.053    14.049    inst_LogicUnit/registers[2][5]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  inst_LogicUnit/registers_reg[24][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.437    14.227    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  inst_LogicUnit/registers_reg[24][5]/C
                         clock pessimism              0.156    14.383    
                         clock uncertainty           -0.035    14.347    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)       -0.067    14.280    inst_LogicUnit/registers_reg[24][5]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                         -14.049    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[26][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 3.776ns (39.701%)  route 5.735ns (60.299%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 14.233 - 10.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.596     4.533    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     6.987 r  <hidden>
                         net (fo=1, routed)           1.720     8.707    <hidden>
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.831 r  <hidden>
                         net (fo=1, routed)           0.000     8.831    <hidden>
    SLICE_X18Y24         MUXF7 (Prop_muxf7_I0_O)      0.209     9.040 r  <hidden>
                         net (fo=2, routed)           0.751     9.791    inst_LogicUnit/doutb[7]
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.297    10.088 r  inst_LogicUnit/registers[2][29]_i_12/O
                         net (fo=3, routed)           0.444    10.531    inst_LogicUnit/registers[2][29]_i_12_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.655 r  inst_LogicUnit/registers[2][29]_i_4/O
                         net (fo=3, routed)           0.187    10.843    inst_LogicUnit/registers[2][29]_i_4_n_0
    SLICE_X20Y36         LUT2 (Prop_lut2_I1_O)        0.124    10.967 f  inst_LogicUnit/registers[2][30]_i_2/O
                         net (fo=14, routed)          0.952    11.919    inst_LogicUnit/registers[2][30]_i_2_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.118    12.037 r  inst_LogicUnit/registers[2][28]_i_2/O
                         net (fo=1, routed)           0.436    12.474    inst_LogicUnit/registers[2][28]_i_2_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I0_O)        0.326    12.800 r  inst_LogicUnit/registers[2][28]_i_1/O
                         net (fo=31, routed)          1.245    14.044    inst_LogicUnit/registers[2][28]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  inst_LogicUnit/registers_reg[26][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.443    14.233    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X19Y45         FDRE                                         r  inst_LogicUnit/registers_reg[26][28]/C
                         clock pessimism              0.156    14.389    
                         clock uncertainty           -0.035    14.353    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)       -0.043    14.310    inst_LogicUnit/registers_reg[26][28]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[25][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 3.848ns (40.807%)  route 5.582ns (59.193%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 14.230 - 10.000 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.608     4.545    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     6.999 r  <hidden>
                         net (fo=1, routed)           1.424     8.423    <hidden>
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.547 r  <hidden>
                         net (fo=1, routed)           0.000     8.547    <hidden>
    SLICE_X28Y19         MUXF7 (Prop_muxf7_I1_O)      0.214     8.761 r  <hidden>
                         net (fo=1, routed)           0.863     9.624    inst_LogicUnit/doutb[13]
    SLICE_X19Y23         LUT3 (Prop_lut3_I1_O)        0.297     9.921 r  inst_LogicUnit/registers[2][13]_i_12/O
                         net (fo=2, routed)           1.238    11.160    inst_LogicUnit/alu_read_data[13]
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.284 r  inst_LogicUnit/registers[2][5]_i_14/O
                         net (fo=1, routed)           0.000    11.284    inst_LogicUnit/registers[2][5]_i_14_n_0
    SLICE_X17Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.496 r  inst_LogicUnit/registers_reg[2][5]_i_6/O
                         net (fo=1, routed)           0.436    11.932    inst_LogicUnit/registers_reg[2][5]_i_6_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.299    12.231 f  inst_LogicUnit/registers[2][5]_i_2/O
                         net (fo=1, routed)           0.641    12.872    inst_LogicUnit/registers[2][5]_i_2_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.996 r  inst_LogicUnit/registers[2][5]_i_1/O
                         net (fo=31, routed)          0.979    13.975    inst_LogicUnit/registers[2][5]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  inst_LogicUnit/registers_reg[25][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.440    14.230    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  inst_LogicUnit/registers_reg[25][5]/C
                         clock pessimism              0.156    14.386    
                         clock uncertainty           -0.035    14.350    
    SLICE_X13Y39         FDRE (Setup_fdre_C_D)       -0.061    14.289    inst_LogicUnit/registers_reg[25][5]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[10][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 3.848ns (40.867%)  route 5.568ns (59.133%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.608     4.545    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     6.999 r  <hidden>
                         net (fo=1, routed)           1.424     8.423    <hidden>
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.547 r  <hidden>
                         net (fo=1, routed)           0.000     8.547    <hidden>
    SLICE_X28Y19         MUXF7 (Prop_muxf7_I1_O)      0.214     8.761 r  <hidden>
                         net (fo=1, routed)           0.863     9.624    inst_LogicUnit/doutb[13]
    SLICE_X19Y23         LUT3 (Prop_lut3_I1_O)        0.297     9.921 r  inst_LogicUnit/registers[2][13]_i_12/O
                         net (fo=2, routed)           1.238    11.160    inst_LogicUnit/alu_read_data[13]
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.284 r  inst_LogicUnit/registers[2][5]_i_14/O
                         net (fo=1, routed)           0.000    11.284    inst_LogicUnit/registers[2][5]_i_14_n_0
    SLICE_X17Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.496 r  inst_LogicUnit/registers_reg[2][5]_i_6/O
                         net (fo=1, routed)           0.436    11.932    inst_LogicUnit/registers_reg[2][5]_i_6_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.299    12.231 f  inst_LogicUnit/registers[2][5]_i_2/O
                         net (fo=1, routed)           0.641    12.872    inst_LogicUnit/registers[2][5]_i_2_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.996 r  inst_LogicUnit/registers[2][5]_i_1/O
                         net (fo=31, routed)          0.965    13.961    inst_LogicUnit/registers[2][5]_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  inst_LogicUnit/registers_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.441    14.231    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  inst_LogicUnit/registers_reg[10][5]/C
                         clock pessimism              0.156    14.387    
                         clock uncertainty           -0.035    14.351    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)       -0.067    14.284    inst_LogicUnit/registers_reg[10][5]
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -13.961    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[8][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 3.848ns (40.702%)  route 5.606ns (59.298%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.608     4.545    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     6.999 r  <hidden>
                         net (fo=1, routed)           1.424     8.423    <hidden>
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.547 r  <hidden>
                         net (fo=1, routed)           0.000     8.547    <hidden>
    SLICE_X28Y19         MUXF7 (Prop_muxf7_I1_O)      0.214     8.761 r  <hidden>
                         net (fo=1, routed)           0.863     9.624    inst_LogicUnit/doutb[13]
    SLICE_X19Y23         LUT3 (Prop_lut3_I1_O)        0.297     9.921 r  inst_LogicUnit/registers[2][13]_i_12/O
                         net (fo=2, routed)           1.238    11.160    inst_LogicUnit/alu_read_data[13]
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.284 r  inst_LogicUnit/registers[2][5]_i_14/O
                         net (fo=1, routed)           0.000    11.284    inst_LogicUnit/registers[2][5]_i_14_n_0
    SLICE_X17Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.496 r  inst_LogicUnit/registers_reg[2][5]_i_6/O
                         net (fo=1, routed)           0.436    11.932    inst_LogicUnit/registers_reg[2][5]_i_6_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.299    12.231 f  inst_LogicUnit/registers[2][5]_i_2/O
                         net (fo=1, routed)           0.641    12.872    inst_LogicUnit/registers[2][5]_i_2_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.996 r  inst_LogicUnit/registers[2][5]_i_1/O
                         net (fo=31, routed)          1.004    13.999    inst_LogicUnit/registers[2][5]_i_1_n_0
    SLICE_X14Y41         FDRE                                         r  inst_LogicUnit/registers_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.441    14.231    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X14Y41         FDRE                                         r  inst_LogicUnit/registers_reg[8][5]/C
                         clock pessimism              0.156    14.387    
                         clock uncertainty           -0.035    14.351    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)       -0.028    14.323    inst_LogicUnit/registers_reg[8][5]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                         -13.999    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[31][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 3.848ns (40.807%)  route 5.582ns (59.193%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 14.230 - 10.000 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.608     4.545    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     6.999 r  <hidden>
                         net (fo=1, routed)           1.424     8.423    <hidden>
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.547 r  <hidden>
                         net (fo=1, routed)           0.000     8.547    <hidden>
    SLICE_X28Y19         MUXF7 (Prop_muxf7_I1_O)      0.214     8.761 r  <hidden>
                         net (fo=1, routed)           0.863     9.624    inst_LogicUnit/doutb[13]
    SLICE_X19Y23         LUT3 (Prop_lut3_I1_O)        0.297     9.921 r  inst_LogicUnit/registers[2][13]_i_12/O
                         net (fo=2, routed)           1.238    11.160    inst_LogicUnit/alu_read_data[13]
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.284 r  inst_LogicUnit/registers[2][5]_i_14/O
                         net (fo=1, routed)           0.000    11.284    inst_LogicUnit/registers[2][5]_i_14_n_0
    SLICE_X17Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.496 r  inst_LogicUnit/registers_reg[2][5]_i_6/O
                         net (fo=1, routed)           0.436    11.932    inst_LogicUnit/registers_reg[2][5]_i_6_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.299    12.231 f  inst_LogicUnit/registers[2][5]_i_2/O
                         net (fo=1, routed)           0.641    12.872    inst_LogicUnit/registers[2][5]_i_2_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.996 r  inst_LogicUnit/registers[2][5]_i_1/O
                         net (fo=31, routed)          0.979    13.975    inst_LogicUnit/registers[2][5]_i_1_n_0
    SLICE_X12Y39         FDRE                                         r  inst_LogicUnit/registers_reg[31][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.440    14.230    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X12Y39         FDRE                                         r  inst_LogicUnit/registers_reg[31][5]/C
                         clock pessimism              0.156    14.386    
                         clock uncertainty           -0.035    14.350    
    SLICE_X12Y39         FDRE (Setup_fdre_C_D)       -0.028    14.322    inst_LogicUnit/registers_reg[31][5]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[11][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 3.841ns (40.800%)  route 5.573ns (59.200%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.611     4.548    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.002 r  <hidden>
                         net (fo=1, routed)           1.423     8.425    <hidden>
    SLICE_X26Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.549 r  <hidden>
                         net (fo=1, routed)           0.000     8.549    <hidden>
    SLICE_X26Y18         MUXF7 (Prop_muxf7_I0_O)      0.241     8.790 r  <hidden>
                         net (fo=2, routed)           1.092     9.881    inst_LogicUnit/doutb[15]
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.298    10.179 r  inst_LogicUnit/registers[2][29]_i_13/O
                         net (fo=4, routed)           0.359    10.538    inst_LogicUnit/registers[2][29]_i_13_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.124    10.662 r  inst_LogicUnit/registers[2][29]_i_4/O
                         net (fo=3, routed)           0.187    10.850    inst_LogicUnit/registers[2][29]_i_4_n_0
    SLICE_X20Y36         LUT2 (Prop_lut2_I1_O)        0.124    10.974 f  inst_LogicUnit/registers[2][30]_i_2/O
                         net (fo=14, routed)          0.752    11.725    inst_LogicUnit/registers[2][30]_i_2_n_0
    SLICE_X19Y37         LUT5 (Prop_lut5_I0_O)        0.150    11.875 r  inst_LogicUnit/registers[2][16]_i_4/O
                         net (fo=1, routed)           0.795    12.670    inst_LogicUnit/registers[2][16]_i_4_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I4_O)        0.326    12.996 r  inst_LogicUnit/registers[2][16]_i_1/O
                         net (fo=31, routed)          0.966    13.962    inst_LogicUnit/registers[2][16]_i_1_n_0
    SLICE_X15Y41         FDRE                                         r  inst_LogicUnit/registers_reg[11][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.441    14.231    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X15Y41         FDRE                                         r  inst_LogicUnit/registers_reg[11][16]/C
                         clock pessimism              0.156    14.387    
                         clock uncertainty           -0.035    14.351    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)       -0.040    14.311    inst_LogicUnit/registers_reg[11][16]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[16][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 3.848ns (41.060%)  route 5.524ns (58.940%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 14.228 - 10.000 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.608     4.545    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     6.999 r  <hidden>
                         net (fo=1, routed)           1.424     8.423    <hidden>
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.547 r  <hidden>
                         net (fo=1, routed)           0.000     8.547    <hidden>
    SLICE_X28Y19         MUXF7 (Prop_muxf7_I1_O)      0.214     8.761 r  <hidden>
                         net (fo=1, routed)           0.863     9.624    inst_LogicUnit/doutb[13]
    SLICE_X19Y23         LUT3 (Prop_lut3_I1_O)        0.297     9.921 r  inst_LogicUnit/registers[2][13]_i_12/O
                         net (fo=2, routed)           1.238    11.160    inst_LogicUnit/alu_read_data[13]
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.284 r  inst_LogicUnit/registers[2][5]_i_14/O
                         net (fo=1, routed)           0.000    11.284    inst_LogicUnit/registers[2][5]_i_14_n_0
    SLICE_X17Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.496 r  inst_LogicUnit/registers_reg[2][5]_i_6/O
                         net (fo=1, routed)           0.436    11.932    inst_LogicUnit/registers_reg[2][5]_i_6_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.299    12.231 f  inst_LogicUnit/registers[2][5]_i_2/O
                         net (fo=1, routed)           0.641    12.872    inst_LogicUnit/registers[2][5]_i_2_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.996 r  inst_LogicUnit/registers[2][5]_i_1/O
                         net (fo=31, routed)          0.921    13.917    inst_LogicUnit/registers[2][5]_i_1_n_0
    SLICE_X13Y37         FDRE                                         r  inst_LogicUnit/registers_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.438    14.228    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  inst_LogicUnit/registers_reg[16][5]/C
                         clock pessimism              0.156    14.384    
                         clock uncertainty           -0.035    14.348    
    SLICE_X13Y37         FDRE (Setup_fdre_C_D)       -0.081    14.267    inst_LogicUnit/registers_reg[16][5]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 3.848ns (40.867%)  route 5.568ns (59.133%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 14.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.608     4.545    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     6.999 r  <hidden>
                         net (fo=1, routed)           1.424     8.423    <hidden>
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.547 r  <hidden>
                         net (fo=1, routed)           0.000     8.547    <hidden>
    SLICE_X28Y19         MUXF7 (Prop_muxf7_I1_O)      0.214     8.761 r  <hidden>
                         net (fo=1, routed)           0.863     9.624    inst_LogicUnit/doutb[13]
    SLICE_X19Y23         LUT3 (Prop_lut3_I1_O)        0.297     9.921 r  inst_LogicUnit/registers[2][13]_i_12/O
                         net (fo=2, routed)           1.238    11.160    inst_LogicUnit/alu_read_data[13]
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.284 r  inst_LogicUnit/registers[2][5]_i_14/O
                         net (fo=1, routed)           0.000    11.284    inst_LogicUnit/registers[2][5]_i_14_n_0
    SLICE_X17Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.496 r  inst_LogicUnit/registers_reg[2][5]_i_6/O
                         net (fo=1, routed)           0.436    11.932    inst_LogicUnit/registers_reg[2][5]_i_6_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I1_O)        0.299    12.231 f  inst_LogicUnit/registers[2][5]_i_2/O
                         net (fo=1, routed)           0.641    12.872    inst_LogicUnit/registers[2][5]_i_2_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.996 r  inst_LogicUnit/registers[2][5]_i_1/O
                         net (fo=31, routed)          0.965    13.961    inst_LogicUnit/registers[2][5]_i_1_n_0
    SLICE_X10Y39         FDRE                                         r  inst_LogicUnit/registers_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.441    14.231    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  inst_LogicUnit/registers_reg[5][5]/C
                         clock pessimism              0.156    14.387    
                         clock uncertainty           -0.035    14.351    
    SLICE_X10Y39         FDRE (Setup_fdre_C_D)       -0.031    14.320    inst_LogicUnit/registers_reg[5][5]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.961    
  -------------------------------------------------------------------
                         slack                                  0.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.905%)  route 0.275ns (66.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.559     1.559    CLK_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  progRam_Data_In_Bytes_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.700 r  progRam_Data_In_Bytes_reg[7][3]/Q
                         net (fo=8, routed)           0.275     1.975    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.872     1.959    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.620    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.916    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_LogicUnit/jmp_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/pc_fetch_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.512%)  route 0.241ns (56.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.591     1.591    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  inst_LogicUnit/jmp_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  inst_LogicUnit/jmp_addr_reg[27]/Q
                         net (fo=6, routed)           0.241     1.974    inst_LogicUnit/p_0_in[27]
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.045     2.019 r  inst_LogicUnit/pc_fetch[0][27]_i_1/O
                         net (fo=1, routed)           0.000     2.019    inst_LogicUnit/pc_fetch[0][27]_i_1_n_0
    SLICE_X4Y50          FDRE                                         r  inst_LogicUnit/pc_fetch_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.859     1.946    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  inst_LogicUnit/pc_fetch_reg[0][27]/C
                         clock pessimism             -0.086     1.859    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.092     1.951    inst_LogicUnit/pc_fetch_reg[0][27]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.421%)  route 0.286ns (63.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.559     1.559    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  inst_LogicUnit/o_DM_Data_reg[17]/Q
                         net (fo=10, routed)          0.286     2.010    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.867     1.954    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.634    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.930    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 inst_LogicUnit/current_pc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/latched_current_pc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.630%)  route 0.278ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.590     1.590    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  inst_LogicUnit/current_pc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  inst_LogicUnit/current_pc_reg[22]/Q
                         net (fo=4, routed)           0.278     2.010    inst_LogicUnit/current_pc__0[22]
    SLICE_X7Y47          FDRE                                         r  inst_LogicUnit/latched_current_pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.861     1.948    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  inst_LogicUnit/latched_current_pc_reg[22]/C
                         clock pessimism             -0.086     1.861    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.051     1.912    inst_LogicUnit/latched_current_pc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.858%)  route 0.274ns (68.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.555     1.555    CLK_IBUF_BUFG
    SLICE_X24Y29         FDRE                                         r  progRam_Data_In_Bytes_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.128     1.683 r  progRam_Data_In_Bytes_reg[6][7]/Q
                         net (fo=8, routed)           0.274     1.957    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.869     1.956    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.616    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243     1.859    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.544%)  route 0.336ns (70.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.551     1.551    CLK_IBUF_BUFG
    SLICE_X25Y25         FDRE                                         r  progRam_Data_In_Bytes_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  progRam_Data_In_Bytes_reg[1][3]/Q
                         net (fo=8, routed)           0.336     2.029    <hidden>
    RAMB36_X2Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.865     1.952    <hidden>
    RAMB36_X2Y5          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.632    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.928    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/pc_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/current_pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.588     1.588    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  inst_LogicUnit/pc_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  inst_LogicUnit/pc_reg[0][8]/Q
                         net (fo=1, routed)           0.054     1.783    inst_LogicUnit/pc_reg[0]_7[8]
    SLICE_X6Y39          LUT5 (Prop_lut5_I4_O)        0.045     1.828 r  inst_LogicUnit/current_pc[8]_i_1/O
                         net (fo=1, routed)           0.000     1.828    inst_LogicUnit/current_pc[8]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  inst_LogicUnit/current_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.858     1.945    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X6Y39          FDRE                                         r  inst_LogicUnit/current_pc_reg[8]/C
                         clock pessimism             -0.343     1.601    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.121     1.722    inst_LogicUnit/current_pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.559     1.559    CLK_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  progRam_Data_In_Bytes_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.700 r  progRam_Data_In_Bytes_reg[7][1]/Q
                         net (fo=8, routed)           0.322     2.023    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.872     1.959    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.620    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.916    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_LogicUnit/pc_fetch_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/pc_fetch_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.856%)  route 0.281ns (60.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.591     1.591    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  inst_LogicUnit/pc_fetch_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  inst_LogicUnit/pc_fetch_reg[2][25]/Q
                         net (fo=3, routed)           0.281     2.013    inst_LogicUnit/pc_fetch_reg[2]_6[25]
    SLICE_X4Y50          LUT3 (Prop_lut3_I2_O)        0.045     2.058 r  inst_LogicUnit/pc_fetch[0][25]_i_1/O
                         net (fo=1, routed)           0.000     2.058    inst_LogicUnit/pc_fetch[0][25]_i_1_n_0
    SLICE_X4Y50          FDRE                                         r  inst_LogicUnit/pc_fetch_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.859     1.946    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  inst_LogicUnit/pc_fetch_reg[0][25]/C
                         clock pessimism             -0.086     1.859    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.091     1.950    inst_LogicUnit/pc_fetch_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_LogicUnit/instruction_fetch_reg[2][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/instruction_fetch_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.559     1.559    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[2][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  inst_LogicUnit/instruction_fetch_reg[2][29]/Q
                         net (fo=1, routed)           0.056     1.756    inst_LogicUnit/instruction_fetch_reg[2]_26[29]
    SLICE_X12Y34         LUT4 (Prop_lut4_I1_O)        0.045     1.801 r  inst_LogicUnit/instruction_fetch[0][29]_i_1/O
                         net (fo=1, routed)           0.000     1.801    inst_LogicUnit/instruction_fetch[0]_38[29]
    SLICE_X12Y34         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.826     1.913    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  inst_LogicUnit/instruction_fetch_reg[0][29]/C
                         clock pessimism             -0.340     1.572    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.120     1.692    inst_LogicUnit/instruction_fetch_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y30  <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y30  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y53  FSM_onehot_dm_read_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y53  FSM_onehot_dm_read_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y53  FSM_onehot_dm_read_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y53  FSM_onehot_dm_read_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y53  FSM_onehot_dm_read_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y53  FSM_onehot_dm_read_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y28  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y28  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y29  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y29  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y53  FSM_onehot_dm_read_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y53  FSM_onehot_dm_read_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y53  FSM_onehot_dm_read_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y53  FSM_onehot_dm_read_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y53  FSM_onehot_dm_read_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y53  FSM_onehot_dm_read_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y28  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y28  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y29  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y29  FSM_sequential_progRam_Uart_State_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 4.068ns (48.066%)  route 4.395ns (51.934%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.545     4.483    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X19Y27         FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.456     4.939 r  Inst_UART_TX_CTRL/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.100     6.038    Inst_UART_TX_CTRL/o_TX_Serial
    SLICE_X16Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.162 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.296     9.458    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    12.946 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    12.946    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jc_io_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.351ns  (logic 4.131ns (56.189%)  route 3.221ns (43.811%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.550     4.488    CLK_IBUF_BUFG
    SLICE_X16Y30         FDRE                                         r  jc_io_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDRE (Prop_fdre_C_Q)         0.419     4.907 f  jc_io_reg[7]/Q
                         net (fo=2, routed)           3.221     8.127    gen_iobuf[7].IOBUF_inst_c/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.712    11.839 r  gen_iobuf[7].IOBUF_inst_c/OBUFT/O
                         net (fo=1, unset)            0.000    11.839    jc[7]
    V14                                                               r  jc[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led1_b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.160ns  (logic 3.989ns (55.713%)  route 3.171ns (44.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.554     4.492    CLK_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  led1_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.456     4.948 r  led1_b_reg/Q
                         net (fo=1, routed)           3.171     8.118    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    11.651 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.651    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.982ns  (logic 4.169ns (59.717%)  route 2.812ns (40.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.556     4.494    CLK_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.478     4.972 r  LED_reg[2]/Q
                         net (fo=1, routed)           2.812     7.784    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.691    11.475 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.475    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.907ns  (logic 4.171ns (60.391%)  route 2.736ns (39.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.624     4.562    CLK_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.478     5.040 r  LED_reg[0]/Q
                         net (fo=1, routed)           2.736     7.776    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.693    11.469 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.469    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jc_io_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.949ns  (logic 4.137ns (59.539%)  route 2.811ns (40.461%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.550     4.488    CLK_IBUF_BUFG
    SLICE_X16Y30         FDRE                                         r  jc_io_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDRE (Prop_fdre_C_Q)         0.419     4.907 f  jc_io_reg[4]/Q
                         net (fo=2, routed)           2.811     7.718    gen_iobuf[4].IOBUF_inst_c/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.718    11.436 r  gen_iobuf[4].IOBUF_inst_c/OBUFT/O
                         net (fo=1, unset)            0.000    11.436    jc[4]
    U16                                                               r  jc[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jc_io_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.946ns  (logic 3.999ns (57.570%)  route 2.947ns (42.430%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.550     4.488    CLK_IBUF_BUFG
    SLICE_X16Y30         FDRE                                         r  jc_io_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDRE (Prop_fdre_C_Q)         0.456     4.944 f  jc_io_reg[3]/Q
                         net (fo=2, routed)           2.947     7.891    gen_iobuf[3].IOBUF_inst_c/T
    U18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.543    11.434 r  gen_iobuf[3].IOBUF_inst_c/OBUFT/O
                         net (fo=1, unset)            0.000    11.434    jc[3]
    U18                                                               r  jc[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_io_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 4.124ns (59.477%)  route 2.810ns (40.523%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.544     4.482    CLK_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  jd_io_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.419     4.901 f  jd_io_reg[7]/Q
                         net (fo=2, routed)           2.810     7.711    gen_iobuf[7].IOBUF_inst_d/T
    U11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.705    11.416 r  gen_iobuf[7].IOBUF_inst_d/OBUFT/O
                         net (fo=1, unset)            0.000    11.416    jd[7]
    U11                                                               r  jd[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led1_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 3.985ns (58.224%)  route 2.859ns (41.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.621     4.559    CLK_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  led1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.015 r  led1_r_reg/Q
                         net (fo=1, routed)           2.859     7.874    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    11.403 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.403    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_io_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.880ns  (logic 3.984ns (57.906%)  route 2.896ns (42.094%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.550     4.488    CLK_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  jd_io_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.456     4.944 f  jd_io_reg[4]/Q
                         net (fo=2, routed)           2.896     7.840    gen_iobuf[4].IOBUF_inst_d/T
    T13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.528    11.368 r  gen_iobuf[4].IOBUF_inst_d/OBUFT/O
                         net (fo=1, unset)            0.000    11.368    jd[4]
    T13                                                               r  jd[4] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ja_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.378ns (80.881%)  route 0.326ns (19.119%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.586     1.586    CLK_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  ja_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164     1.750 r  ja_out_reg[6]/Q
                         net (fo=1, routed)           0.326     2.076    gen_iobuf[6].IOBUF_inst_a/I
    M18                  OBUFT (Prop_obuft_I_O)       1.214     3.289 r  gen_iobuf[6].IOBUF_inst_a/OBUFT/O
                         net (fo=1, unset)            0.000     3.289    ja[6]
    M18                                                               r  ja[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.380ns (78.617%)  route 0.375ns (21.383%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.584     1.584    CLK_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  ja_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.748 r  ja_out_reg[7]/Q
                         net (fo=1, routed)           0.375     2.124    gen_iobuf[7].IOBUF_inst_a/I
    N18                  OBUFT (Prop_obuft_I_O)       1.216     3.340 r  gen_iobuf[7].IOBUF_inst_a/OBUFT/O
                         net (fo=1, unset)            0.000     3.340    ja[7]
    N18                                                               r  ja[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jb_io_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 0.965ns (54.014%)  route 0.822ns (45.986%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.553     1.553    CLK_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  jb_io_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  jb_io_reg[6]/Q
                         net (fo=2, routed)           0.822     2.516    gen_iobuf[6].IOBUF_inst_b/T
    N15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.340 r  gen_iobuf[6].IOBUF_inst_b/OBUFT/O
                         net (fo=1, unset)            0.000     3.340    jb[6]
    N15                                                               r  jb[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.381ns (78.719%)  route 0.373ns (21.281%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.586     1.586    CLK_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  ja_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164     1.750 r  ja_out_reg[4]/Q
                         net (fo=1, routed)           0.373     2.124    gen_iobuf[4].IOBUF_inst_a/I
    M16                  OBUFT (Prop_obuft_I_O)       1.217     3.341 r  gen_iobuf[4].IOBUF_inst_a/OBUFT/O
                         net (fo=1, unset)            0.000     3.341    ja[4]
    M16                                                               r  ja[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.350ns (76.794%)  route 0.408ns (23.206%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.586     1.586    CLK_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  ja_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  ja_out_reg[1]/Q
                         net (fo=1, routed)           0.408     2.135    gen_iobuf[1].IOBUF_inst_a/I
    L18                  OBUFT (Prop_obuft_I_O)       1.209     3.344 r  gen_iobuf[1].IOBUF_inst_a/OBUFT/O
                         net (fo=1, unset)            0.000     3.344    ja[1]
    L18                                                               r  ja[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.376ns (78.142%)  route 0.385ns (21.858%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.586     1.586    CLK_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  ja_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164     1.750 r  ja_out_reg[5]/Q
                         net (fo=1, routed)           0.385     2.135    gen_iobuf[5].IOBUF_inst_a/I
    M17                  OBUFT (Prop_obuft_I_O)       1.212     3.347 r  gen_iobuf[5].IOBUF_inst_a/OBUFT/O
                         net (fo=1, unset)            0.000     3.347    ja[5]
    M17                                                               r  ja[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.353ns (76.111%)  route 0.425ns (23.889%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.586     1.586    CLK_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  ja_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  ja_out_reg[0]/Q
                         net (fo=1, routed)           0.425     2.152    gen_iobuf[0].IOBUF_inst_a/I
    L17                  OBUFT (Prop_obuft_I_O)       1.212     3.364 r  gen_iobuf[0].IOBUF_inst_a/OBUFT/O
                         net (fo=1, unset)            0.000     3.364    ja[0]
    L17                                                               r  ja[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.382ns (77.263%)  route 0.407ns (22.737%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.586     1.586    CLK_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  ja_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164     1.750 r  ja_out_reg[3]/Q
                         net (fo=1, routed)           0.407     2.157    gen_iobuf[3].IOBUF_inst_a/I
    N14                  OBUFT (Prop_obuft_I_O)       1.218     3.375 r  gen_iobuf[3].IOBUF_inst_a/OBUFT/O
                         net (fo=1, unset)            0.000     3.375    ja[3]
    N14                                                               r  ja[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.355ns (75.714%)  route 0.435ns (24.286%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.586     1.586    CLK_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  ja_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  ja_out_reg[2]/Q
                         net (fo=1, routed)           0.435     2.162    gen_iobuf[2].IOBUF_inst_a/I
    M14                  OBUFT (Prop_obuft_I_O)       1.214     3.376 r  gen_iobuf[2].IOBUF_inst_a/OBUFT/O
                         net (fo=1, unset)            0.000     3.376    ja[2]
    M14                                                               r  ja[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jb_io_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 0.965ns (52.238%)  route 0.882ns (47.762%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.553     1.553    CLK_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  jb_io_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  jb_io_reg[7]/Q
                         net (fo=2, routed)           0.882     2.577    gen_iobuf[7].IOBUF_inst_b/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.401 r  gen_iobuf[7].IOBUF_inst_b/OBUFT/O
                         net (fo=1, unset)            0.000     3.401    jb[7]
    P16                                                               r  jb[7] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 1.581ns (30.238%)  route 3.648ns (69.762%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.721     4.178    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.302 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.928     5.230    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 1.581ns (30.238%)  route 3.648ns (69.762%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.721     4.178    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.302 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.928     5.230    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 1.581ns (30.238%)  route 3.648ns (69.762%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.721     4.178    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.302 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.928     5.230    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 1.581ns (30.238%)  route 3.648ns (69.762%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.721     4.178    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.302 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.928     5.230    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 1.709ns (33.160%)  route 3.445ns (66.840%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.257     3.718    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X9Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.842 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.297     4.139    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124     4.263 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.891     5.154    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X10Y25         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.426     4.216    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 1.709ns (33.160%)  route 3.445ns (66.840%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.257     3.718    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X9Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.842 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.297     4.139    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124     4.263 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.891     5.154    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X10Y25         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.426     4.216    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 1.709ns (33.160%)  route 3.445ns (66.840%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.257     3.718    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X9Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.842 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.297     4.139    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124     4.263 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.891     5.154    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X10Y25         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.426     4.216    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.094ns  (logic 1.581ns (31.043%)  route 3.513ns (68.957%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.721     4.178    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.302 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.792     5.094    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y28         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.430     4.220    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][0]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.094ns  (logic 1.581ns (31.043%)  route 3.513ns (68.957%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.721     4.178    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.302 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.792     5.094    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.430     4.220    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.094ns  (logic 1.581ns (31.043%)  route 3.513ns (68.957%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.721     4.178    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.302 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.792     5.094    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        1.430     4.220    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ja[6]
                            (input port)
  Destination:            peripherals_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.271ns (31.494%)  route 0.589ns (68.506%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  ja[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[6].IOBUF_inst_a/IO
    M18                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen_iobuf[6].IOBUF_inst_a/IBUF/O
                         net (fo=1, routed)           0.589     0.815    inst_LogicUnit/p_2_in[6]
    SLICE_X15Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.860 r  inst_LogicUnit/peripherals_read_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.860    inst_LogicUnit_n_75
    SLICE_X15Y33         FDRE                                         r  peripherals_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.825     1.912    CLK_IBUF_BUFG
    SLICE_X15Y33         FDRE                                         r  peripherals_read_data_reg[6]/C

Slack:                    inf
  Source:                 jb[2]
                            (input port)
  Destination:            peripherals_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.285ns (32.560%)  route 0.591ns (67.440%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  jb[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[2].IOBUF_inst_b/IO
    R18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  gen_iobuf[2].IOBUF_inst_b/IBUF/O
                         net (fo=1, routed)           0.591     0.831    inst_LogicUnit/p_2_in[10]
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.876 r  inst_LogicUnit/peripherals_read_data[10]_i_1/O
                         net (fo=1, routed)           0.000     0.876    inst_LogicUnit_n_71
    SLICE_X15Y29         FDRE                                         r  peripherals_read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.821     1.908    CLK_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  peripherals_read_data_reg[10]/C

Slack:                    inf
  Source:                 jb[0]
                            (input port)
  Destination:            peripherals_read_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.276ns (28.706%)  route 0.685ns (71.294%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  jb[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[0].IOBUF_inst_b/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  gen_iobuf[0].IOBUF_inst_b/IBUF/O
                         net (fo=1, routed)           0.685     0.916    inst_LogicUnit/p_2_in[8]
    SLICE_X13Y32         LUT6 (Prop_lut6_I3_O)        0.045     0.961 r  inst_LogicUnit/peripherals_read_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.961    inst_LogicUnit_n_73
    SLICE_X13Y32         FDRE                                         r  peripherals_read_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.824     1.911    CLK_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  peripherals_read_data_reg[8]/C

Slack:                    inf
  Source:                 jb[7]
                            (input port)
  Destination:            peripherals_read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.265ns (27.383%)  route 0.702ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  jb[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[7].IOBUF_inst_b/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  gen_iobuf[7].IOBUF_inst_b/IBUF/O
                         net (fo=1, routed)           0.702     0.922    inst_LogicUnit/p_2_in[15]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.967 r  inst_LogicUnit/peripherals_read_data[15]_i_1/O
                         net (fo=1, routed)           0.000     0.967    inst_LogicUnit_n_66
    SLICE_X15Y28         FDRE                                         r  peripherals_read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.820     1.907    CLK_IBUF_BUFG
    SLICE_X15Y28         FDRE                                         r  peripherals_read_data_reg[15]/C

Slack:                    inf
  Source:                 ja[1]
                            (input port)
  Destination:            peripherals_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.266ns (27.221%)  route 0.712ns (72.779%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  ja[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[1].IOBUF_inst_a/IO
    L18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  gen_iobuf[1].IOBUF_inst_a/IBUF/O
                         net (fo=1, routed)           0.712     0.933    inst_LogicUnit/p_2_in[1]
    SLICE_X15Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.978 r  inst_LogicUnit/peripherals_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.978    inst_LogicUnit_n_80
    SLICE_X15Y35         FDRE                                         r  peripherals_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.827     1.914    CLK_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  peripherals_read_data_reg[1]/C

Slack:                    inf
  Source:                 jb[4]
                            (input port)
  Destination:            peripherals_read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.278ns (27.678%)  route 0.727ns (72.322%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  jb[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[4].IOBUF_inst_b/IO
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  gen_iobuf[4].IOBUF_inst_b/IBUF/O
                         net (fo=1, routed)           0.727     0.960    inst_LogicUnit/p_2_in[12]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.005 r  inst_LogicUnit/peripherals_read_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.005    inst_LogicUnit_n_69
    SLICE_X15Y28         FDRE                                         r  peripherals_read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.820     1.907    CLK_IBUF_BUFG
    SLICE_X15Y28         FDRE                                         r  peripherals_read_data_reg[12]/C

Slack:                    inf
  Source:                 jb[3]
                            (input port)
  Destination:            peripherals_read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.286ns (28.243%)  route 0.727ns (71.757%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  jb[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].IOBUF_inst_b/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  gen_iobuf[3].IOBUF_inst_b/IBUF/O
                         net (fo=1, routed)           0.727     0.968    inst_LogicUnit/p_2_in[11]
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.013 r  inst_LogicUnit/peripherals_read_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.013    inst_LogicUnit_n_70
    SLICE_X15Y29         FDRE                                         r  peripherals_read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.821     1.908    CLK_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  peripherals_read_data_reg[11]/C

Slack:                    inf
  Source:                 ja[2]
                            (input port)
  Destination:            peripherals_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.271ns (26.622%)  route 0.747ns (73.378%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  ja[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[2].IOBUF_inst_a/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen_iobuf[2].IOBUF_inst_a/IBUF/O
                         net (fo=1, routed)           0.747     0.973    inst_LogicUnit/p_2_in[2]
    SLICE_X13Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.018 r  inst_LogicUnit/peripherals_read_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.018    inst_LogicUnit_n_79
    SLICE_X13Y32         FDRE                                         r  peripherals_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.824     1.911    CLK_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  peripherals_read_data_reg[2]/C

Slack:                    inf
  Source:                 jb[5]
                            (input port)
  Destination:            peripherals_read_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.276ns (27.057%)  route 0.745ns (72.943%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  jb[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[5].IOBUF_inst_b/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  gen_iobuf[5].IOBUF_inst_b/IBUF/O
                         net (fo=1, routed)           0.745     0.977    inst_LogicUnit/p_2_in[13]
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.022 r  inst_LogicUnit/peripherals_read_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.022    inst_LogicUnit_n_68
    SLICE_X15Y29         FDRE                                         r  peripherals_read_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.821     1.908    CLK_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  peripherals_read_data_reg[13]/C

Slack:                    inf
  Source:                 jb[1]
                            (input port)
  Destination:            peripherals_read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.276ns (26.929%)  route 0.749ns (73.071%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  jb[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[1].IOBUF_inst_b/IO
    P18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  gen_iobuf[1].IOBUF_inst_b/IBUF/O
                         net (fo=1, routed)           0.749     0.981    inst_LogicUnit/p_2_in[9]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.026 r  inst_LogicUnit/peripherals_read_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.026    inst_LogicUnit_n_72
    SLICE_X22Y31         FDRE                                         r  peripherals_read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2341, routed)        0.823     1.910    CLK_IBUF_BUFG
    SLICE_X22Y31         FDRE                                         r  peripherals_read_data_reg[9]/C





