============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Feb 20 2025  10:59:00 am
  Module:                 fifo_top
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_min 1.0
                          tsl18fs120_scl_ss 1
                          tsl18cio150_min 1.0
  Operating conditions:   tsl18cio150_min (best_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

   Instance           Module        Cell Count  Cell Area  Net Area   Total Area  Wireload  
--------------------------------------------------------------------------------------------
fifo_top                                   619  55155.887     1.875    55157.761 70000 (S)  
  e            fifo_empty                   62   1823.799     0.000     1823.799  4000 (S)  
  f            fifo_full                    63   1844.884     0.000     1844.884  4000 (S)  
  m            fifo_memory                 438  15971.421     0.000    15971.421 16000 (S)  
  rd_addr_sync cdc_synchronizer_39          12    759.038     0.000      759.038  4000 (S)  
    dff_1      dff_41                        6    379.519     0.000      379.519  4000 (S)  
    dff_2      dff_40                        6    379.519     0.000      379.519  4000 (S)  
  rd_sync      reset_sync_43                 3    158.133     0.000      158.133  4000 (S)  
  wr_addr_sync cdc_synchronizer             12    759.038     0.000      759.038  4000 (S)  
    dff_1      dff                           6    379.519     0.000      379.519  4000 (S)  
    dff_2      dff_42                        6    379.519     0.000      379.519  4000 (S)  
  wr_sync      reset_sync                    3    158.133     0.000      158.133  4000 (S)  
  (S) = wireload was automatically selected
