
*** Running vivado
    with args -log adc2dac_ram_offset_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc2dac_ram_offset_processing_system7_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source adc2dac_ram_offset_processing_system7_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1119.180 ; gain = 190.086 ; free physical = 3271 ; free virtual = 13496
INFO: [Synth 8-638] synthesizing module 'adc2dac_ram_offset_processing_system7_0_0' [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_processing_system7_0_0/synth/adc2dac_ram_offset_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'adc2dac_ram_offset_processing_system7_0_0' (5#1) [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_processing_system7_0_0/synth/adc2dac_ram_offset_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1159.648 ; gain = 230.555 ; free physical = 3111 ; free virtual = 13339
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1159.648 ; gain = 230.555 ; free physical = 3109 ; free virtual = 13339
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1424.316 ; gain = 0.000 ; free physical = 2443 ; free virtual = 12718
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1424.316 ; gain = 495.223 ; free physical = 2385 ; free virtual = 12670
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1424.316 ; gain = 495.223 ; free physical = 2385 ; free virtual = 12670
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 1424.316 ; gain = 495.223 ; free physical = 2385 ; free virtual = 12669
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1424.316 ; gain = 495.223 ; free physical = 2378 ; free virtual = 12662
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1432.324 ; gain = 503.230 ; free physical = 2362 ; free virtual = 12646
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1623.324 ; gain = 694.230 ; free physical = 3047 ; free virtual = 13346
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1643.332 ; gain = 714.238 ; free physical = 3009 ; free virtual = 13308
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:37 . Memory (MB): peak = 1651.340 ; gain = 722.246 ; free physical = 2825 ; free virtual = 13136
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 1651.340 ; gain = 722.246 ; free physical = 3364 ; free virtual = 13677
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 1651.340 ; gain = 722.246 ; free physical = 3364 ; free virtual = 13677
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 1651.340 ; gain = 722.246 ; free physical = 3364 ; free virtual = 13677
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 1651.340 ; gain = 722.246 ; free physical = 3364 ; free virtual = 13677
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 1651.340 ; gain = 722.246 ; free physical = 3362 ; free virtual = 13675
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 1651.340 ; gain = 722.246 ; free physical = 3362 ; free virtual = 13675

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 1651.340 ; gain = 722.246 ; free physical = 3362 ; free virtual = 13675
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1663.340 ; gain = 629.742 ; free physical = 3096 ; free virtual = 13410
