#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec  9 13:46:48 2021
# Process ID: 7124
# Current directory: C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20988 C:\Users\pskon\Workbench_repo\Fall2021_EE118_labs_repo\LabH\LabH.xpr
# Log file: C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/vivado.log
# Journal file: C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/013162916/EE118_Labs/LabH' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.oupdate_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: textScrolling
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 856.941 ; gain = 73.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'textScrolling' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:111]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:156]
INFO: [Synth 8-6155] done synthesizing module 'textScrolling' (1#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:111]
WARNING: [Synth 8-3917] design textScrolling has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 894.129 ; gain = 110.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 894.129 ; gain = 110.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 894.129 ; gain = 110.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1194.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1302.172 ; gain = 518.488
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1302.172 ; gain = 518.488
close_design
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/constrs_1/new/part1_constraints_Artix7.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: LED_BCD8x7seg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1305.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_BCD8x7seg' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD8' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:79]
INFO: [Synth 8-6157] synthesizing module 'BCD1' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:94]
INFO: [Synth 8-6155] done synthesizing module 'BCD1' (1#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:94]
WARNING: [Synth 8-350] instance 'digit7' of module 'BCD1' requires 4 connections, but only 3 given [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:91]
INFO: [Synth 8-6155] done synthesizing module 'BCD8' (2#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:79]
INFO: [Synth 8-6155] done synthesizing module 'LED_BCD8x7seg' (3#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1305.711 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1305.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1305.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/constrs_1/new/part1_constraints_Artix7.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/constrs_1/new/part1_constraints_Artix7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1323.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1323.660 ; gain = 17.949
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: LED_BCD8x7seg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1326.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_BCD8x7seg' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD8' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:79]
INFO: [Synth 8-6157] synthesizing module 'BCD1' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:94]
INFO: [Synth 8-6155] done synthesizing module 'BCD1' (1#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:94]
WARNING: [Synth 8-350] instance 'digit7' of module 'BCD1' requires 4 connections, but only 3 given [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:91]
INFO: [Synth 8-6155] done synthesizing module 'BCD8' (2#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:79]
INFO: [Synth 8-6155] done synthesizing module 'LED_BCD8x7seg' (3#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/sources_1/imports/Downloads/labhp1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1326.078 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1326.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1326.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/constrs_1/new/part1_constraints_Artix7.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/LabH/LabH.srcs/constrs_1/new/part1_constraints_Artix7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1342.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1342.422 ; gain = 16.344
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  9 15:33:39 2021...
