"""
FMHA v3: a CDNA4 (gfx950) flash multi-head attention forward kernel.

It contains the Gluon kernel, its single autotune config, and the host launcher
(``run_gluon_attention``); correctness and benchmarking live in ``bench.py``. This
tutorial copy is simplified to the single most-performant path: non-causal, head
dim 128, K length a multiple of ``BLOCK_N`` (64).

This is the *eager* rescale variant: the online-softmax correction ``acc *= alpha``
is applied on every tile. ``fmha_v4.py`` is the same pipeline with that correction made
lazy, which is what gets it under the co-execution budget.

The design behind this file -- why the softmax has to ride in the MFMA clusters,
how the loop is cut into four warp-pipeline clusters, and what the compiler has to
be told so the vector work lands inside an MFMA's shadow -- is written up in
``README.md`` in this directory.

Build environment: both kernels want the llirSched plugin loaded and MachineSink
disabled (see the README). The two settings the README's numbers use are already
the defaults -- the plugin paces the mem stages with ``LLIRSCHED_WP_MEMNOP=2``,
and ``SCALE_ON_Q`` below defaults to True -- so a plain run is the tuned one.
Neither kernel wants ``AMDGCN_SCALARIZE_PACKED_FOPS``: both start from packed
math and the plugin declares its groups in instructions, so the backend peephole
splits whatever lands in a shadow.
"""

import os
import sys

# The out-of-tree LLIR scheduler ships as an LLVM pass plugin. Loaded via
# LLVM_PASS_PLUGIN_PATH, it resolves LLVM symbols (e.g. llvm::CallbackVH::anchor)
# from libtriton at dlopen time, which requires libtriton in the *global* symbol
# scope. CPython loads C-extensions RTLD_LOCAL by default, so the plugin dies with
# a bogus "undefined symbol" even though libtriton defines it -- and only on a
# *fresh* compile, so a warm ~/.triton/cache hides the breakage. Opt into
# RTLD_GLOBAL before the first `import triton`. ``bench.py`` does the same; doing
# it here too covers harnesses that import this module directly.
if os.environ.get("LLVM_PASS_PLUGIN_PATH"):
    sys.setdlopenflags(os.RTLD_NOW | os.RTLD_GLOBAL)
    if "triton" in sys.modules:
        # Too late for the flag above: libtriton is already loaded RTLD_LOCAL.
        # dlopen-ing a loaded object with RTLD_GLOBAL promotes its symbols into
        # the global scope, which is all the plugin needs.
        import ctypes

        try:
            ctypes.CDLL(
                os.path.join(os.path.dirname(sys.modules["triton"].__file__), "_C", "libtriton.so"),
                mode=ctypes.RTLD_GLOBAL,
            )
        except OSError:
            pass  # best effort; bench.py sets the flag early enough on its own

import triton
import torch
import triton.language as tl
from triton.experimental import gluon
from triton.experimental.gluon import language as gl
from triton.experimental.gluon.language.amd import AMDMFMALayout, warp_pipeline_stage
from triton.experimental.gluon.language.amd.cdna4 import async_copy as cdna4_async
from triton.experimental.gluon.language.amd.cdna4 import mfma as mfma_cdna4
from triton.experimental.gluon.language._layouts import (
    DotOperandLayout,
    DistributedLinearLayout,
    PaddedSharedLayout,
)


from common import (
    get_shape_from_layout,
    get_strides_from_layout,
    MetaData,
    nan_propagating_max,
    remap_xcd,
)


# ---------------------------------------------------------------------------
# The eight per-tile operations of the rotated 4-cluster loop.
#
# These are the names README.md uses; each of the four warp_pipeline clusters below
# holds two of them:
#
#   dot_qk (DOT1) -- Q * K^T MFMA -> qk scores
#   dot_pv (DOT2) -- P * V   MFMA -> acc
#   VEC1   -- softmax numerator          (new row-max + exp2 burst -> p, alpha)
#   VEC2   -- softmax denominator + acc  (sum p, acc rescale, l_i, p->fp16 cast)
#   LRK    -- local-read  K  (LDS -> regs)
#   LRV    -- local-read  V  (LDS -> regs)
#   ACK    -- async-copy  K  (global -> LDS)
#   ACV    -- async-copy  V  (global -> LDS)
#
# ---------------------------------------------------------------------------

@gluon.jit
def sc_vec1(qk, m_run, qk_scale: gl.constexpr, SCALE_ON_Q: gl.constexpr):
    """VEC1: softmax numerator -- new row-max + exp2 burst (DOT2 cluster).

    From the qk scores produced by DOT1 this iteration, computes the new running
    max m_new = max(m_run, rowmax(qk)*scale), the unnormalized probabilities
    p = exp2(qk*scale - m_new), and the rescale factor alpha = exp2(m_run - m_new).
    p and alpha are carried to the next iteration (consumed by VEC2 and DOT2). This
    is the expensive transcendental group, paired with the P*V MFMA so the exp
    throughput overlaps the matrix engine. The kernel is non-causal over full
    blocks, so no masking is needed; scale is folded into the max/exp2 inputs.
    """
    # SCALE_ON_Q: qk already carries qk_scale because it was folded into Q before
    # the loop, so the row max needs no scale multiply and the exponent argument is
    # a plain subtract instead of an fma.
    if SCALE_ON_Q:
        m_ij = nan_propagating_max(qk, axis=1)
    else:
        m_ij = nan_propagating_max(qk, axis=1) * qk_scale
    m_new = gl.maximum(m_run, m_ij, propagate_nan=tl.PropagateNan.ALL)
    if SCALE_ON_Q:
        p = gl.exp2(qk - m_new[:, None])
    else:
        # Fuse qk*scale - m_new at the source (gl.fma -> single llvm.fmuladd) instead
        # of leaving it as fmul+fsub. The backend only contracts those into v_pk_fma
        # AFTER llirSched runs, so an un-fused pair is double-counted by the interleave
        # weight (2+2 vs the real 2), making its co-exec groups come out half full.
        p = gl.exp2(gl.fma(qk, qk_scale, -m_new[:, None]))
    alpha = gl.exp2(m_run - m_new)
    return m_new, p, alpha


@gluon.jit
def sc_vec2(acc, l_i, p, alpha, p_dot_layout: gl.constexpr, out_dtype: gl.constexpr):
    """VEC2: softmax denominator + accumulator correction (DOT1 cluster).

    Updates the running denominator (l_i = l_i*alpha + sum p) with one cross-lane
    sum reduction, rescales the accumulator (acc *= alpha), and casts p to fp16
    with the layout convert that prepares the operand for the immediately-
    following DOT2. p and alpha were produced by VEC1 in the *previous* iteration
    (the carried previous-tile probabilities).

    Op order: accumulator rescale (acc *= alpha) first, then the row-sum (l_ij),
    the running-denominator update (l_i = l_i*alpha + l_ij), then the p->fp16 cast.
    The rescale is the block this cluster's budget cannot absorb, so it comes
    first: that keeps the uncovered remainder contiguous at the head of the QK
    region, ahead of the MFMAs, where an exposed packed op pays no back-to-back
    hazard (README section 8.1).
    """
    acc = acc * alpha[:, None]
    l_ij = gl.sum(p, axis=1)
    l_i = l_i * alpha + l_ij
    p_dot = gl.convert_layout(p.to(out_dtype), p_dot_layout)
    return acc, l_i, p_dot


# ---------------------------------------------------------------------------
# Autotune configs
# ---------------------------------------------------------------------------

def get_gluon_cdna_autotune_configs():
    # Simplified tutorial baseline: the single most performant config for the
    # focus shape (D=128, non-causal). Full autotune space is in git history.
    #
    # llvm_fn_attrs amdgpu-agpr-alloc="0,0" forces 0 AGPRs, so the accumulators live in
    # VGPRs. Left to itself the backend parks them in AGPRs and moves them in and out with
    # v_accvgpr; in the 2x-unrolled loop those moves land on the critical path and cost
    # several percent of throughput. The tuple form is required -- as a string, "0,0" is
    # split on its comma.
    return [
        triton.Config({'BLOCK_M': 256, 'BLOCK_N': 64, 'waves_per_eu': 2,
                       'llvm_fn_attrs': (("amdgpu-agpr-alloc", "0,0"),)}, num_warps=8),
    ]


GLUON_AUTOTUNE_KEYS = ['IS_CAUSAL', 'N_CTX', 'HQ', 'HK']


# ---------------------------------------------------------------------------
# Main Gluon kernel
# ---------------------------------------------------------------------------

@triton.autotune(
    configs=get_gluon_cdna_autotune_configs(),
    key=GLUON_AUTOTUNE_KEYS,
)
@gluon.jit
def gluon_attn_fwd(Q, K, V, SM_SCALE: gl.constexpr, L, Out,
                   stride_qz, stride_qh, stride_qm, stride_qk,
                   stride_kz, stride_kh, stride_kn, stride_kk,
                   stride_vz, stride_vh, stride_vk, stride_vn,
                   stride_oz, stride_oh, stride_om, stride_on,
                   HQ: gl.constexpr, HK: gl.constexpr,
                   N_CTX: gl.constexpr,
                   IS_CAUSAL: gl.constexpr,
                   BLOCK_M: gl.constexpr, BLOCK_DMODEL: gl.constexpr, BLOCK_N: gl.constexpr,
                   SCALE_ON_Q: gl.constexpr = True):
    """
    Gluon FMHA forward kernel (AMD CDNA4 / gfx950).
    Grid: (num_heads_q, num_m_blocks, batch)
    """
    num_warps: gl.constexpr = gl.num_warps()

    off_h_q = gl.program_id(0)
    off_h_q = remap_xcd(off_h_q, HQ)
    start_m  = gl.program_id(1)
    off_z    = gl.program_id(2)
    off_h_k  = off_h_q * HK // HQ

    mma_layout: gl.constexpr = AMDMFMALayout(version=4, instr_shape=[32, 32, 16],
                                              transposed=True, warps_per_cta=[num_warps, 1])
    k_width:          gl.constexpr = 8
    threads_per_warp: gl.constexpr = 64
    pv_k_width:       gl.constexpr = 4

    q_dot_layout:  gl.constexpr = DotOperandLayout(operand_index=0, parent=mma_layout, k_width=k_width)
    kt_dot_layout: gl.constexpr = DotOperandLayout(operand_index=1, parent=mma_layout, k_width=k_width)
    p_dot_layout:  gl.constexpr = DotOperandLayout(operand_index=0, parent=mma_layout, k_width=pv_k_width)
    v_dot_layout:  gl.constexpr = DotOperandLayout(operand_index=1, parent=mma_layout, k_width=pv_k_width)

    # Store layout for the O tile (BLOCK_M x BLOCK_DMODEL = 256 x 128). `order=[1, 0]` puts
    # the D axis contiguous, and `threads_per_warp=[4, 16]` spreads 16 lanes along it: 16
    # lanes x `size_per_thread`=8 covers all 128 columns of a row, so a quarter-warp holds
    # one full row as 256 contiguous bytes, and the 8 bf16 per lane are exactly the
    # `dwordx4` the store wants.
    blocked_layout: gl.constexpr = gl.BlockedLayout(
        size_per_thread=[1, 8], threads_per_warp=[4, threads_per_warp // 4],
        warps_per_cta=[num_warps, 1], order=[1, 0])

    # The LSE store is 1-D over BLOCK_M and wants consecutive rows on consecutive lanes, so
    # it needs its own M-major arrangement: `threads_per_warp=[16, 4]` puts 16 lanes along M
    # and `lse` goes out as 2 contiguous `global_store_dword`. Reusing `blocked_layout` for it
    # would leave 4 lanes along M and 8 stride-4 stores.
    lse_layout: gl.constexpr = gl.BlockedLayout(
        size_per_thread=[1, 8], threads_per_warp=[threads_per_warp // 4, 4],
        warps_per_cta=[num_warps, 1], order=[1, 0])

    offs_m_layout:    gl.constexpr = gl.SliceLayout(dim=1, parent=blocked_layout)
    offs_d_layout:    gl.constexpr = gl.SliceLayout(dim=0, parent=blocked_layout)
    offs_m_lse_layout: gl.constexpr = gl.SliceLayout(dim=1, parent=lse_layout)
    mma_m_layout:     gl.constexpr = gl.SliceLayout(dim=1, parent=mma_layout)

    offs_m    = start_m * BLOCK_M + gl.arange(0, BLOCK_M, layout=offs_m_layout)
    offs_d    = gl.arange(0, BLOCK_DMODEL, layout=offs_d_layout)
    offs_m_lse = start_m * BLOCK_M + gl.arange(0, BLOCK_M, layout=offs_m_lse_layout)

    q_base = Q + off_z * stride_qz + off_h_q * stride_qh
    k_base = K + off_z * stride_kz + off_h_k * stride_kh
    v_base = V + off_z * stride_vz + off_h_k * stride_vh

    q_smem_layout: gl.constexpr = gl.SwizzledSharedLayout(vec=8, per_phase=1, max_phase=16, order=[1, 0])
    q_smem = gl.allocate_shared_memory(Q.dtype.element_ty, [BLOCK_M, BLOCK_DMODEL], layout=q_smem_layout)

    q_ptrs = q_base + offs_m[:, None] * stride_qm + offs_d[None, :] * stride_qk
    q_mask = offs_m[:, None] < N_CTX
    qk_scale: gl.constexpr = SM_SCALE * 1.44269504089
    q = gl.load(q_ptrs, mask=q_mask, other=0.0)
    # SCALE_ON_Q: fold qk_scale into Q ONCE here, outside the loop, so VEC1's
    # per-element fma(qk, qk_scale, -m_new) collapses to a plain subtract and the
    # row max needs no scale multiply. Costs one extra fp16 rounding of Q.
    # SCALE_ON_Q=False keeps Q untouched and scales inside VEC1 instead, which is
    # the original numerics.
    if SCALE_ON_Q:
        q = (q.to(gl.float32) * qk_scale).to(Q.dtype.element_ty)
    q_smem.store(q)
    q_dot = q_smem.load(q_dot_layout)

    m_i  = gl.full([BLOCK_M], float("-inf"), dtype=gl.float32, layout=mma_m_layout)
    l_i  = gl.full([BLOCK_M], 1.0,           dtype=gl.float32, layout=mma_m_layout)
    acc  = gl.zeros([BLOCK_M, BLOCK_DMODEL],  dtype=gl.float32, layout=mma_layout)


    # Simplified tutorial kernel: non-causal, K length a multiple of BLOCK_N, so
    # every K/V block is full and unmasked (no causal / no ragged-tail masking).
    n_blocks = (N_CTX + BLOCK_N - 1) // BLOCK_N


    # Single supported config: D=128, BLOCK_N=64, 8 warps. The full per-
    # (BLOCK_DMODEL, BLOCK_N, num_warps) layout dispatch was dropped for the tutorial.
    kt_offset_bases: gl.constexpr = [
        [1, 0], [2, 0], [4, 0], [8, 0], [16, 0], [32, 0], [64, 0],
        [0, 16], [0, 32],
        [0, 1], [0, 2], [0, 4], [0, 8]
    ]
    v_offset_bases: gl.constexpr = [
        [0, 1], [0, 2], [0, 4], [0, 8], [0, 16], [0, 32], [0, 64],
        [16, 0], [32, 0],
        [1, 0], [2, 0], [4, 0], [8, 0]
    ]
    kt_async_layout: gl.constexpr = DistributedLinearLayout(
        reg_bases=[[1, 0], [2, 0], [4, 0], [0, 8]],
        lane_bases=[[8, 0], [16, 0], [32, 0], [64, 0], [0, 16], [0, 32]],
        warp_bases=[[0, 1], [0, 2], [0, 4]],
        block_bases=[],
        shape=[BLOCK_DMODEL, BLOCK_N])
    v_async_layout: gl.constexpr = DistributedLinearLayout(
        reg_bases=[[0, 1], [0, 2], [0, 4], [8, 0]],
        lane_bases=[[0, 8], [0, 16], [0, 32], [0, 64], [16, 0], [32, 0]],
        warp_bases=[[1, 0], [2, 0], [4, 0]],
        block_bases=[],
        shape=[BLOCK_N, BLOCK_DMODEL])

    kt_async_smem_layout: gl.constexpr = PaddedSharedLayout(
        interval_padding_pairs=[[512, 8]],
        offset_bases=kt_offset_bases,
        cga_layout=[],
        shape=[BLOCK_DMODEL, BLOCK_N])
    v_async_smem_layout: gl.constexpr = PaddedSharedLayout(
        interval_padding_pairs=[[512, 32]],
        offset_bases=v_offset_bases,
        cga_layout=[],
        shape=[BLOCK_N, BLOCK_DMODEL])

    BUF_DEPTH: gl.constexpr = 2
    kt_smem = gl.allocate_shared_memory(
        Q.dtype.element_ty, [BUF_DEPTH, BLOCK_DMODEL, BLOCK_N], layout=kt_async_smem_layout)
    v_smem = gl.allocate_shared_memory(
        Q.dtype.element_ty, [BUF_DEPTH, BLOCK_N, BLOCK_DMODEL], layout=v_async_smem_layout)


    # === Rotated 4-cluster pipelined inner loop (inlined) ===
    # Whole [0, n_blocks) K/V range; every block full and unmasked.
    # 4 pipeline stages (s0 = this tile's output .. s3 = K prefetch 3-ahead). The
    # softmax numerator (VEC1) is rotated one stage ahead so its exp2 burst lands
    # after the P*V MFMA and feeds the NEXT iteration's dot_pv:
    #   dot_pv s0  VEC2 s0  LRV s0 | dot_qk s1  VEC1 s1 | LRK s2  ACV s2 | ACK s3
    # LDS is double-buffered (BUF_DEPTH=2) for K and V; deeper stages ride in regs
    # and in-flight async copies.
    block_start = 0
    block_end = n_blocks

    # The main loop is 2x-unrolled over [block_start, block_end-3). When that
    # range holds an odd number of tiles one is left over; it is always an "even"
    # tile (LDS slots cur=0/next=1) and always tile n-4, so the drain below needs
    # no change -- it keys its slots off (index - block_start) % BUF_DEPTH at
    # runtime. N_CTX is a constexpr, so the guard resolves at compile time and
    # costs nothing when it is false.
    NUM_BLOCKS: gl.constexpr = (N_CTX + BLOCK_N - 1) // BLOCK_N
    ODD_TAIL: gl.constexpr = (NUM_BLOCKS - 3) % 2 == 1

    # Fixed async-copy offset (intra-tile pattern) computed once; each tile loads
    # from a base pointer advanced by a constant step, so the offset never changes.
    kt_ad: gl.constexpr = gl.SliceLayout(dim=1, parent=kt_async_layout)
    kt_an: gl.constexpr = gl.SliceLayout(dim=0, parent=kt_async_layout)
    kt_off = (gl.arange(0, BLOCK_DMODEL, layout=kt_ad)[:, None] * stride_kk
              + gl.arange(0, BLOCK_N, layout=kt_an)[None, :] * stride_kn)
    v_an: gl.constexpr = gl.SliceLayout(dim=1, parent=v_async_layout)
    v_ad: gl.constexpr = gl.SliceLayout(dim=0, parent=v_async_layout)
    v_off = (gl.arange(0, BLOCK_N, layout=v_an)[:, None] * stride_vk
             + gl.arange(0, BLOCK_DMODEL, layout=v_ad)[None, :] * stride_vn)
    kt_step = BLOCK_N * stride_kn   # per-tile base pointer advance
    v_step = BLOCK_N * stride_vk

    cdna4_async.wait_group(0)

    # Intended steady-state async depth: keep 2*BUF_DEPTH-2 == 2 commit groups in
    # flight, so a wait_group(2) before each LDS read drains exactly the tile being
    # read (the oldest of 3 outstanding). The two loop reads use WAIT_LOOP-1 though:
    # the LLVM backend derives a too-loose s_waitcnt vmcnt from wait_group(2) under
    # this kernel's register pressure, letting an LDS ds_read race ahead of its
    # global->LDS async copy. Waiting for one fewer group forces a tight enough vmcnt
    # (the extra-drained group is not yet needed) and costs no measured performance.
    WAIT_LOOP: gl.constexpr = 2 * BUF_DEPTH - 2  # == 2

    # -- Prologue ----------------------------------------------------------
    # Prime the rotated pipeline for output tile 0: compute the FULL ahead-work
    # for tile 0 (qk[0], m_new[0], and the exp2 burst p[0]/alpha[0]) and the K
    # regs for tile 1, plus stage K[0..2] / V[0..1] into LDS. K is prefetched
    # 3-ahead so three K tiles (0,1,2) must be staged into the 2 K slots -- slot
    # 0 is reused for K[2] after LRK[0] reads K[0] (guarded by a barrier).
    #
    # Commit order: K0, V0, K1, (barrier) K2, V1  ->  end pending {K2, V1},
    # matching the loop's steady-state entry condition.
    cdna4_async.buffer_load_to_shared(kt_smem.index(0), k_base, kt_off)
    cdna4_async.commit_group()  # ACK[0]
    cdna4_async.buffer_load_to_shared(v_smem.index(0), v_base, v_off)
    cdna4_async.commit_group()   # ACV[0]
    cdna4_async.buffer_load_to_shared(kt_smem.index(1), k_base + kt_step, kt_off)
    cdna4_async.commit_group()  # ACK[1]

    cdna4_async.wait_group(2)                                       # K[0] complete
    kt0 = cdna4_async.load_shared_relaxed(kt_smem.index(0), kt_dot_layout)                    # LRK[0] -> K regs tile 0
    qk = gl.zeros([BLOCK_M, BLOCK_N], dtype=gl.float32, layout=mma_layout)
    qk = mfma_cdna4(q_dot, kt0, qk)  # dot_qk[0] -> qk[0]
    m_run, p_c, alpha_c = sc_vec1(qk, m_i, qk_scale, SCALE_ON_Q)   # VEC1[0] -> m_new[0], p[0], alpha[0]=0

    gl.barrier()                                                   # WAR: LRK[0] ds_read vs K[2] write
    cdna4_async.buffer_load_to_shared(kt_smem.index(0), k_base + 2 * kt_step, kt_off)
    cdna4_async.commit_group()  # ACK[2] (slot0 reuse)
    cdna4_async.wait_group(1)                                       # K[1] complete
    kt_dot = cdna4_async.load_shared_relaxed(kt_smem.index(1), kt_dot_layout)                 # LRK[1] -> K regs tile 1
    cdna4_async.buffer_load_to_shared(v_smem.index(1), v_base + v_step, v_off)
    cdna4_async.commit_group()   # ACV[1]

    # -- Main loop (2x-unrolled: even tile then odd tile) ------------------
    # Runs output tiles [block_start, block_end-3). Unrolling by BUF_DEPTH=2
    # makes the ping-pong LDS slots compile-time constants (0/1) instead of a
    # runtime `% BUF_DEPTH`, dropping the slot arithmetic from the hot loop. An
    # odd tail tile (constexpr) is handled after the loop.
    main_loop_pairs = (block_end - 3 - block_start) // 2
    for pair_idx in tl.range(0, main_loop_pairs):
        block_n = block_start + pair_idx * 2

        # even tile (block_n): LDS slots cur=0, next=1
        with warp_pipeline_stage("dot1"):
            qk = gl.zeros([BLOCK_M, BLOCK_N], dtype=gl.float32, layout=mma_layout)
            qk = mfma_cdna4(q_dot, kt_dot, qk)   # dot_qk
            acc, l_i, p_dot = sc_vec2(acc, l_i, p_c, alpha_c, p_dot_layout, q_dot.dtype)   # VEC2
        cdna4_async.wait_group(WAIT_LOOP - 1)
        with warp_pipeline_stage("mem1"):
            v_dot = cdna4_async.load_shared_relaxed(v_smem.index(0), v_dot_layout)   # LRV
            cdna4_async.buffer_load_to_shared(kt_smem.index(1), k_base + (block_n + 3) * kt_step, kt_off)   # ACK
            cdna4_async.commit_group()
        with warp_pipeline_stage("dot2"):
            acc = mfma_cdna4(p_dot, v_dot, acc)   # dot_pv
            m_run, p_c, alpha_c = sc_vec1(qk, m_run, qk_scale, SCALE_ON_Q)   # VEC1
        cdna4_async.wait_group(WAIT_LOOP - 1)
        with warp_pipeline_stage("mem2"):
            kt_dot = cdna4_async.load_shared_relaxed(kt_smem.index(0), kt_dot_layout)   # LRK
            cdna4_async.buffer_load_to_shared(v_smem.index(0), v_base + (block_n + 2) * v_step, v_off)   # ACV
            cdna4_async.commit_group()

        # odd tile (block_n+1): LDS slots cur=1, next=0
        with warp_pipeline_stage("dot1"):
            qk = gl.zeros([BLOCK_M, BLOCK_N], dtype=gl.float32, layout=mma_layout)
            qk = mfma_cdna4(q_dot, kt_dot, qk)   # dot_qk
            acc, l_i, p_dot = sc_vec2(acc, l_i, p_c, alpha_c, p_dot_layout, q_dot.dtype)   # VEC2
        cdna4_async.wait_group(WAIT_LOOP - 1)
        with warp_pipeline_stage("mem1"):
            v_dot = cdna4_async.load_shared_relaxed(v_smem.index(1), v_dot_layout)   # LRV
            cdna4_async.buffer_load_to_shared(kt_smem.index(0), k_base + (block_n + 4) * kt_step, kt_off)   # ACK
            cdna4_async.commit_group()
        with warp_pipeline_stage("dot2"):
            acc = mfma_cdna4(p_dot, v_dot, acc)   # dot_pv
            m_run, p_c, alpha_c = sc_vec1(qk, m_run, qk_scale, SCALE_ON_Q)   # VEC1
        cdna4_async.wait_group(WAIT_LOOP - 1)
        with warp_pipeline_stage("mem2"):
            kt_dot = cdna4_async.load_shared_relaxed(kt_smem.index(1), kt_dot_layout)   # LRK
            cdna4_async.buffer_load_to_shared(v_smem.index(1), v_base + (block_n + 3) * v_step, v_off)   # ACV
            cdna4_async.commit_group()

    # -- Odd tail tile (constexpr; only when n_blocks is even) -------------
    if ODD_TAIL:
        block_n = block_start + main_loop_pairs * 2
        with warp_pipeline_stage("dot1"):
            qk = gl.zeros([BLOCK_M, BLOCK_N], dtype=gl.float32, layout=mma_layout)
            qk = mfma_cdna4(q_dot, kt_dot, qk)   # dot_qk
            acc, l_i, p_dot = sc_vec2(acc, l_i, p_c, alpha_c, p_dot_layout, q_dot.dtype)   # VEC2
        cdna4_async.wait_group(WAIT_LOOP - 1)
        with warp_pipeline_stage("mem1"):
            v_dot = cdna4_async.load_shared_relaxed(v_smem.index(0), v_dot_layout)   # LRV
            cdna4_async.buffer_load_to_shared(kt_smem.index(1), k_base + (block_n + 3) * kt_step, kt_off)   # ACK
            cdna4_async.commit_group()
        with warp_pipeline_stage("dot2"):
            acc = mfma_cdna4(p_dot, v_dot, acc)   # dot_pv
            m_run, p_c, alpha_c = sc_vec1(qk, m_run, qk_scale, SCALE_ON_Q)   # VEC1
        cdna4_async.wait_group(WAIT_LOOP - 1)
        with warp_pipeline_stage("mem2"):
            kt_dot = cdna4_async.load_shared_relaxed(kt_smem.index(0), kt_dot_layout)   # LRK
            cdna4_async.buffer_load_to_shared(v_smem.index(0), v_base + (block_n + 2) * v_step, v_off)   # ACV
            cdna4_async.commit_group()

    # -- Drain (last 3 output tiles, no OOB global prefetch) ---------------
    # After the loop: outputs [.., n-4] done; K[0..n-1] and V[0..n-2] in LDS
    # (V[n-1] still to load); carried kt_dot=K regs tile n-2, m_run=m_new[n-3],
    # p_c=p[n-3], alpha_c=alpha[n-3]; pending async {V[n-3],K[n-1],V[n-2]}.
    nm3 = block_end - 3
    nm2 = block_end - 2
    nm1 = block_end - 1
    s_nm3 = ((nm3 - block_start) % BUF_DEPTH).to(tl.int32)
    s_nm2 = ((nm2 - block_start) % BUF_DEPTH).to(tl.int32)
    s_nm1 = ((nm1 - block_start) % BUF_DEPTH).to(tl.int32)

    # output tile n-3 (also issues the final V prefetch, ACV[n-1])
    qk = gl.zeros([BLOCK_M, BLOCK_N], dtype=gl.float32, layout=mma_layout)
    qk = mfma_cdna4(q_dot, kt_dot, qk)   # dot_qk[n-2]
    cdna4_async.wait_group(2)                                           # V[n-3] complete
    v_dot = cdna4_async.load_shared_relaxed(v_smem.index(s_nm3), v_dot_layout)                    # LRV[n-3]
    acc, l_i, p_dot = sc_vec2(acc, l_i, p_c, alpha_c, p_dot_layout, q_dot.dtype)  # VEC2[n-3]
    acc = mfma_cdna4(p_dot, v_dot, acc)                                  # dot_pv[n-3]
    m_run, p_c, alpha_c = sc_vec1(qk, m_run, qk_scale, SCALE_ON_Q)  # VEC1[n-2] -> m_new, p[n-2]
    gl.barrier()                                                       # WAR: LRV[n-3] vs V[n-1] write
    cdna4_async.buffer_load_to_shared(v_smem.index(s_nm1), v_base + nm1 * v_step, v_off)
    cdna4_async.commit_group()   # ACV[n-1]
    cdna4_async.wait_group(2)                                           # K[n-1] complete
    kt_dot = cdna4_async.load_shared_relaxed(kt_smem.index(s_nm1), kt_dot_layout)                 # LRK[n-1] -> K regs tile n-1

    # output tile n-2
    qk = gl.zeros([BLOCK_M, BLOCK_N], dtype=gl.float32, layout=mma_layout)
    qk = mfma_cdna4(q_dot, kt_dot, qk)   # dot_qk[n-1]
    cdna4_async.wait_group(1)                                           # V[n-2] complete
    v_dot = cdna4_async.load_shared_relaxed(v_smem.index(s_nm2), v_dot_layout)                    # LRV[n-2]
    acc, l_i, p_dot = sc_vec2(acc, l_i, p_c, alpha_c, p_dot_layout, q_dot.dtype)  # VEC2[n-2]
    acc = mfma_cdna4(p_dot, v_dot, acc)                                  # dot_pv[n-2]
    m_run, p_c, alpha_c = sc_vec1(qk, m_run, qk_scale, SCALE_ON_Q)  # VEC1[n-1] -> m_new, p[n-1]

    # output tile n-1 (final; no further dot_qk / prefetch)
    cdna4_async.wait_group(0)                                           # V[n-1] complete
    v_dot = cdna4_async.load_shared_relaxed(v_smem.index(s_nm1), v_dot_layout)                    # LRV[n-1]
    acc, l_i, p_dot = sc_vec2(acc, l_i, p_c, alpha_c, p_dot_layout, q_dot.dtype)  # VEC2[n-1]
    acc = mfma_cdna4(p_dot, v_dot, acc)                                  # dot_pv[n-1]


    m_i = m_run
    l_recip = 1.0 / l_i
    acc = acc * l_recip[:, None]

    o_base  = Out + off_z * stride_oz + off_h_q * stride_oh
    o_ptrs  = o_base + offs_m[:, None] * stride_om + offs_d[None, :] * stride_on
    o_mask  = offs_m[:, None] < N_CTX
    # Downcast first, then convert the layout: `convert_layout` out of the mma layout goes
    # through LDS, and doing it in bf16 halves the bytes that round trip.
    acc_out = acc.to(Out.dtype.element_ty)
    acc_blocked = gl.convert_layout(acc_out, blocked_layout)
    gl.store(o_ptrs, acc_blocked, mask=o_mask)

    l_ptrs = L + off_z * HQ * N_CTX + off_h_q * N_CTX + offs_m_lse
    l_mask = offs_m_lse < N_CTX
    lse = m_i / 1.44269504089 + gl.log2(l_i) / 1.44269504089
    lse_blocked = gl.convert_layout(lse, offs_m_lse_layout)
    gl.store(l_ptrs, lse_blocked, mask=l_mask)


# ---------------------------------------------------------------------------
# Metadata / input helpers (adapted from flash_attention.py)
# ---------------------------------------------------------------------------

def run_gluon_attention(q, k, v, o, metadata: MetaData, scale_on_q: bool = True):
    """Run gluon_attn_fwd on the given inputs and write output into o.

    Simplified tutorial kernel: non-causal self-attention (Q and K share one N_CTX),
    N_CTX must be a multiple of BLOCK_N (64), and the head dim must be a power of
    two (used directly as BLOCK_DMODEL, no padding). All hold for the tutorial.
    """
    assert not metadata.causal, "simplified FMHA v3 tutorial kernel supports non-causal only"
    assert metadata.max_seqlens_k % 64 == 0, "K seqlen must be a multiple of BLOCK_N (64)"
    assert metadata.max_seqlens_q == metadata.max_seqlens_k, "combined N_CTX requires Q seqlen == K seqlen"
    batch, nheads_q, nheads_k, head_size = get_shape_from_layout(q, k, metadata)
    assert head_size & (head_size - 1) == 0, "head dim must be a power of two"
    q_strides, k_strides, v_strides, o_strides = get_strides_from_layout(q, k, v, o, metadata)

    M = torch.empty((batch, nheads_q, metadata.max_seqlens_q), device=q.device, dtype=torch.float32)

    def grid(META):
        return (nheads_q, triton.cdiv(metadata.max_seqlens_q, META['BLOCK_M']), batch)

    gluon_attn_fwd[grid](
        q, k, v, metadata.sm_scale, M, o,
        *q_strides, *k_strides, *v_strides, *o_strides,
        HQ=nheads_q, HK=nheads_k,
        N_CTX=metadata.max_seqlens_q,
        IS_CAUSAL=False,
        BLOCK_DMODEL=head_size,
        SCALE_ON_Q=scale_on_q,
    )
