// Seed: 2498524621
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2
    , id_7,
    output logic id_3,
    output logic id_4,
    input logic id_5,
    output id_6
);
  assign id_4 = 1;
  always @(posedge 1 or negedge 1) begin
    id_6 <= id_7;
  end
endmodule
