
===========================================================================
report_checks -path_delay min (Hold)
============================================================================

======================= Slowest Corner ===================================

Startpoint: _04_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _04_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.03    0.02    0.02 ^ clk (in)
     1    0.00                           clk (net)
                  0.03    0.00    0.02 ^ _04_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.55    0.57 v _04_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           clok_divider.clk_div (net)
                  0.07    0.00    0.57 v _02_/A (sky130_fd_sc_hd__nor2_1)
                  0.11    0.14    0.71 ^ _02_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _00_ (net)
                  0.11    0.00    0.71 ^ _04_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.03    0.02    0.02 ^ clk (in)
     1    0.00                           clk (net)
                  0.03    0.00    0.02 ^ _04_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.27   clock uncertainty
                          0.00    0.27   clock reconvergence pessimism
                         -0.09    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _05_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_digit (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.11    0.00    0.00 ^ _05_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.14    0.64    0.64 v _05_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net2 (net)
                  0.14    0.00    0.64 v output2/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.36    1.01 v output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           seven_segment_digit (net)
                  0.17    0.00    1.01 v seven_segment_digit (out)
                                  1.01   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  2.76   slack (MET)



======================= Typical Corner ===================================

Startpoint: _04_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _04_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.02    0.01    0.01 ^ clk (in)
     1    0.00                           clk (net)
                  0.02    0.00    0.01 ^ _04_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.30    0.31 ^ _04_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           clok_divider.clk_div (net)
                  0.07    0.00    0.31 ^ _02_/A (sky130_fd_sc_hd__nor2_1)
                  0.03    0.04    0.35 v _02_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _00_ (net)
                  0.03    0.00    0.35 v _04_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.02    0.01    0.01 ^ clk (in)
     1    0.00                           clk (net)
                  0.02    0.00    0.01 ^ _04_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.26   clock uncertainty
                          0.00    0.26   clock reconvergence pessimism
                         -0.05    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: _05_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_digit (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.07    0.00    0.00 ^ _05_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.08    0.33    0.33 v _05_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net2 (net)
                  0.08    0.00    0.33 v output2/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.18    0.51 v output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           seven_segment_digit (net)
                  0.09    0.00    0.51 v seven_segment_digit (out)
                                  0.51   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  2.26   slack (MET)



======================= Fastest Corner ===================================

Startpoint: _04_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _04_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.01    0.01    0.01 ^ clk (in)
     1    0.00                           clk (net)
                  0.01    0.00    0.01 ^ _04_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.05    0.19    0.19 ^ _04_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           clok_divider.clk_div (net)
                  0.05    0.00    0.19 ^ _02_/A (sky130_fd_sc_hd__nor2_1)
                  0.02    0.03    0.22 v _02_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _00_ (net)
                  0.02    0.00    0.22 v _04_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.01    0.01    0.01 ^ clk (in)
     1    0.00                           clk (net)
                  0.01    0.00    0.01 ^ _04_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.26   clock uncertainty
                          0.00    0.26   clock reconvergence pessimism
                         -0.04    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)


Startpoint: _05_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_digit (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.05    0.00    0.00 ^ _05_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.05    0.21    0.21 v _05_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           net2 (net)
                  0.05    0.00    0.21 v output2/A (sky130_fd_sc_hd__buf_2)
                  0.06    0.12    0.33 v output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           seven_segment_digit (net)
                  0.06    0.00    0.33 v seven_segment_digit (out)
                                  0.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  2.08   slack (MET)


