TimeQuest Timing Analyzer report for Relogio
Fri May  5 18:51:55 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Relogio                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; CLOCK_50                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                          ;
; Divisor50Clk:divisor_clk|clk_temp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Divisor50Clk:divisor_clk|clk_temp } ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 228.31 MHz ; 228.31 MHz      ; CLOCK_50                          ;      ;
; 427.17 MHz ; 427.17 MHz      ; Divisor50Clk:divisor_clk|clk_temp ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -3.380 ; -57.187       ;
; Divisor50Clk:divisor_clk|clk_temp ; -1.341 ; -32.126       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -2.700 ; -2.700        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.445  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.631 ; -33.403       ;
; Divisor50Clk:divisor_clk|clk_temp ; -0.611 ; -67.210       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.380 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.416      ;
; -3.347 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.383      ;
; -3.295 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.333      ;
; -3.267 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.303      ;
; -3.219 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.255      ;
; -3.197 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.235      ;
; -3.196 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.234      ;
; -3.186 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.222      ;
; -3.163 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.201      ;
; -3.162 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.200      ;
; -3.159 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.195      ;
; -3.137 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.173      ;
; -3.134 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.172      ;
; -3.106 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.142      ;
; -3.104 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.140      ;
; -3.054 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.092      ;
; -3.053 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.091      ;
; -3.052 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.090      ;
; -3.024 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.060      ;
; -3.020 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.058      ;
; -3.019 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.057      ;
; -3.013 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.049      ;
; -2.998 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.034      ;
; -2.988 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.024      ;
; -2.988 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.024      ;
; -2.955 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.991      ;
; -2.943 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.981      ;
; -2.942 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.980      ;
; -2.916 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.952      ;
; -2.907 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.943      ;
; -2.903 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.941      ;
; -2.896 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.934      ;
; -2.895 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.933      ;
; -2.889 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.925      ;
; -2.888 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.926      ;
; -2.887 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.923      ;
; -2.887 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.925      ;
; -2.875 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.913      ;
; -2.874 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.910      ;
; -2.874 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.912      ;
; -2.854 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.890      ;
; -2.852 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.888      ;
; -2.845 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.881      ;
; -2.843 ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.883      ;
; -2.842 ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.882      ;
; -2.822 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.860      ;
; -2.811 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.847      ;
; -2.802 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.840      ;
; -2.797 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.833      ;
; -2.796 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.832      ;
; -2.796 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.832      ;
; -2.794 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.830      ;
; -2.779 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.817      ;
; -2.778 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.816      ;
; -2.770 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.806      ;
; -2.763 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.799      ;
; -2.760 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.796      ;
; -2.745 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.783      ;
; -2.744 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.782      ;
; -2.735 ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.775      ;
; -2.734 ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.774      ;
; -2.734 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.770      ;
; -2.729 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.765      ;
; -2.728 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.764      ;
; -2.711 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.747      ;
; -2.702 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.738      ;
; -2.689 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.725      ;
; -2.686 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.722      ;
; -2.680 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.716      ;
; -2.679 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.715      ;
; -2.678 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.714      ;
; -2.666 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.702      ;
; -2.666 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.702      ;
; -2.654 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.690      ;
; -2.651 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.687      ;
; -2.650 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.688      ;
; -2.647 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.683      ;
; -2.646 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.682      ;
; -2.634 ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.672      ;
; -2.626 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.664      ;
; -2.621 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.657      ;
; -2.620 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.656      ;
; -2.619 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.655      ;
; -2.619 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.655      ;
; -2.617 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.653      ;
; -2.598 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.634      ;
; -2.597 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.635      ;
; -2.596 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.634      ;
; -2.595 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.633      ;
; -2.577 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.613      ;
; -2.568 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.604      ;
; -2.567 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.603      ;
; -2.549 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.585      ;
; -2.544 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.580      ;
; -2.544 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.580      ;
; -2.543 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.579      ;
; -2.542 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.578      ;
; -2.542 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.578      ;
; -2.540 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.576      ;
; -2.540 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.576      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+--------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.341 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.379      ;
; -1.333 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.371      ;
; -1.302 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.340      ;
; -1.301 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.339      ;
; -1.228 ; ContadorMod10:dezena_hora|Q[0]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 2.268      ;
; -1.223 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.261      ;
; -1.222 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.260      ;
; -1.175 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.213      ;
; -1.147 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.185      ;
; -1.138 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.176      ;
; -1.125 ; ContadorMod10:unidade_min|Q[3]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.163      ;
; -1.122 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.160      ;
; -1.108 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.146      ;
; -1.108 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.146      ;
; -1.100 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.138      ;
; -1.092 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.130      ;
; -1.085 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.123      ;
; -1.078 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.116      ;
; -1.058 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.096      ;
; -1.052 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.090      ;
; -1.048 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.086      ;
; -1.045 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.083      ;
; -1.016 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.054      ;
; -1.007 ; ContadorMod10:dezena_hora|Q[2]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 2.047      ;
; -0.992 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.030      ;
; -0.991 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.029      ;
; -0.975 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.013      ;
; -0.953 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.991      ;
; -0.919 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.957      ;
; -0.916 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.954      ;
; -0.899 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.937      ;
; -0.898 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.936      ;
; -0.898 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.936      ;
; -0.894 ; ContadorMod10:unidade_min|Q[2]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.932      ;
; -0.891 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.929      ;
; -0.891 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.929      ;
; -0.880 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.918      ;
; -0.880 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.918      ;
; -0.876 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.914      ;
; -0.854 ; ContadorMod10:dezena_hora|Q[1]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.894      ;
; -0.847 ; ContadorMod10:unidade_hora|Q[1] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.887      ;
; -0.846 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.884      ;
; -0.842 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.880      ;
; -0.838 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.876      ;
; -0.833 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.871      ;
; -0.826 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.864      ;
; -0.825 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.863      ;
; -0.825 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.863      ;
; -0.816 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.009      ; 1.863      ;
; -0.816 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.009      ; 1.863      ;
; -0.816 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.009      ; 1.863      ;
; -0.816 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.009      ; 1.863      ;
; -0.805 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.008      ; 1.851      ;
; -0.790 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.828      ;
; -0.778 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.816      ;
; -0.769 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.807      ;
; -0.764 ; ContadorMod10:unidade_hora|Q[0] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.804      ;
; -0.761 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.799      ;
; -0.751 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.789      ;
; -0.749 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.787      ;
; -0.748 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.786      ;
; -0.748 ; ContadorMod10:unidade_hora|Q[2] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.788      ;
; -0.744 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.782      ;
; -0.743 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.781      ;
; -0.742 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.780      ;
; -0.740 ; ContadorMod10:unidade_min|Q[1]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.778      ;
; -0.718 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.007      ; 1.763      ;
; -0.717 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.007      ; 1.762      ;
; -0.715 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.007      ; 1.760      ;
; -0.711 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.007      ; 1.756      ;
; -0.707 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.745      ;
; -0.706 ; ContadorMod10:unidade_min|Q[1]  ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.012      ; 1.756      ;
; -0.700 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.738      ;
; -0.699 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.737      ;
; -0.698 ; ContadorMod10:dezena_hora|Q[3]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.738      ;
; -0.696 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.734      ;
; -0.696 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.734      ;
; -0.689 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.727      ;
; -0.688 ; cont_enable[5]                  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.726      ;
; -0.678 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.716      ;
; -0.667 ; ContadorMod10:unidade_hora|Q[3] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.707      ;
; -0.626 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.664      ;
; -0.582 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.008      ; 1.628      ;
; -0.581 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.008      ; 1.627      ;
; -0.563 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.601      ;
; -0.557 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.595      ;
; -0.556 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.594      ;
; -0.550 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.587      ;
; -0.550 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.587      ;
; -0.550 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.587      ;
; -0.550 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.587      ;
; -0.549 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.585      ;
; -0.549 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.585      ;
; -0.549 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.585      ;
; -0.549 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.585      ;
; -0.545 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.583      ;
; -0.545 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.583      ;
; -0.537 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.573      ;
; -0.537 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.573      ;
; -0.537 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.573      ;
+--------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.700 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; 0.000        ; 2.868      ; 0.731      ;
; -2.200 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; -0.500       ; 2.868      ; 0.731      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.980  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.981  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 1.011  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.012  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.012  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.015  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.251  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.537      ;
; 1.401  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.687      ;
; 1.404  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.690      ;
; 1.410  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.696      ;
; 1.412  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.698      ;
; 1.444  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.730      ;
; 1.446  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.732      ;
; 1.448  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.448  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.448  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.481  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.767      ;
; 1.484  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.770      ;
; 1.484  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.770      ;
; 1.490  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.776      ;
; 1.514  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.800      ;
; 1.524  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.810      ;
; 1.525  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.811      ;
; 1.528  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.814      ;
; 1.561  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.847      ;
; 1.564  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.850      ;
; 1.564  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.850      ;
; 1.594  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.880      ;
; 1.597  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.883      ;
; 1.602  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.888      ;
; 1.608  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.894      ;
; 1.622  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.908      ;
; 1.643  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.929      ;
; 1.644  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.930      ;
; 1.688  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.974      ;
; 1.702  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.988      ;
; 1.702  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.988      ;
; 1.707  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.993      ;
; 1.724  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.010      ;
; 1.735  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.021      ;
; 1.754  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.040      ;
; 1.757  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 2.041      ;
; 1.760  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.046      ;
; 1.761  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.047      ;
; 1.765  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.051      ;
; 1.765  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.051      ;
; 1.768  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.054      ;
; 1.782  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.068      ;
; 1.797  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.083      ;
; 1.801  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.087      ;
; 1.803  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.089      ;
; 1.804  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.090      ;
; 1.813  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.099      ;
; 1.815  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 2.099      ;
; 1.815  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.101      ;
; 1.834  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.120      ;
; 1.842  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.128      ;
; 1.848  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.134      ;
; 1.851  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.137      ;
; 1.862  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.148      ;
; 1.867  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.153      ;
; 1.879  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.165      ;
; 1.890  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.002      ; 2.178      ;
; 1.895  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 2.179      ;
; 1.905  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.191      ;
; 1.906  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.192      ;
; 1.914  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.200      ;
; 1.917  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 2.201      ;
; 1.939  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.225      ;
; 1.942  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.228      ;
; 1.942  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.228      ;
; 1.954  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.240      ;
; 1.964  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.250      ;
; 1.970  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.002      ; 2.258      ;
; 1.974  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.260      ;
; 1.975  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 2.259      ;
; 1.975  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.261      ;
; 1.994  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.280      ;
; 1.994  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.280      ;
; 1.995  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.281      ;
; 1.996  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.282      ;
; 1.999  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.285      ;
; 1.999  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.285      ;
; 2.007  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 2.291      ;
; 2.015  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.301      ;
; 2.015  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.301      ;
; 2.017  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.303      ;
; 2.017  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.303      ;
; 2.018  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.304      ;
; 2.019  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.305      ;
; 2.020  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.306      ;
; 2.022  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.308      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; cont_enable[2]                  ; cont_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; cont_enable[4]                  ; cont_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.614 ; load_enable_temp[4]             ; load_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.900      ;
; 0.623 ; load_enable_temp[3]             ; load_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.909      ;
; 0.642 ; ContadorMod10:dezena_min|Q[3]   ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.928      ;
; 0.643 ; ContadorMod10:dezena_min|Q[2]   ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.929      ;
; 0.659 ; ContadorMod10:dezena_min|Q[0]   ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.945      ;
; 0.676 ; ContadorMod10:unidade_seg|Q[0]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.962      ;
; 0.805 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.091      ;
; 0.808 ; ContadorMod10:unidade_seg|Q[1]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.094      ;
; 0.819 ; ContadorMod10:unidade_min|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.105      ;
; 0.827 ; ContadorMod10:unidade_min|Q[0]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.113      ;
; 0.832 ; ContadorMod10:unidade_min|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.118      ;
; 0.836 ; load_enable_temp[5]             ; load_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.010      ; 1.132      ;
; 0.852 ; ContadorMod10:unidade_seg|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.137      ;
; 0.861 ; ContadorMod10:dezena_min|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.146      ;
; 0.865 ; ContadorMod10:unidade_seg|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.152      ;
; 0.881 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.165      ;
; 0.882 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.169      ;
; 0.929 ; ContadorMod10:unidade_seg|Q[2]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.215      ;
; 0.942 ; load_enable_temp[2]             ; load_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.226      ;
; 0.944 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.230      ;
; 0.954 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.240      ;
; 0.956 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.242      ;
; 0.962 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.248      ;
; 0.966 ; ContadorMod10:dezena_hora|Q[1]  ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.251      ;
; 0.982 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.268      ;
; 1.000 ; ContadorMod10:dezena_min|Q[1]   ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.286      ;
; 1.002 ; ContadorMod10:unidade_hora|Q[2] ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.290      ;
; 1.002 ; ContadorMod10:unidade_seg|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.289      ;
; 1.014 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.300      ;
; 1.015 ; ContadorMod10:unidade_seg|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.302      ;
; 1.018 ; ContadorMod10:dezena_hora|Q[0]  ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.303      ;
; 1.020 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.306      ;
; 1.021 ; ContadorMod10:unidade_seg|Q[3]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.307      ;
; 1.058 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.344      ;
; 1.064 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.350      ;
; 1.066 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.352      ;
; 1.074 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.360      ;
; 1.074 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.360      ;
; 1.074 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.360      ;
; 1.074 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.360      ;
; 1.094 ; cont_enable[3]                  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.380      ;
; 1.147 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.433      ;
; 1.149 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.435      ;
; 1.150 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.436      ;
; 1.150 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.436      ;
; 1.153 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.439      ;
; 1.154 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.440      ;
; 1.154 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.440      ;
; 1.155 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.441      ;
; 1.156 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.442      ;
; 1.157 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.443      ;
; 1.164 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.451      ;
; 1.168 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.455      ;
; 1.168 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.455      ;
; 1.177 ; ContadorMod10:dezena_seg|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.010      ; 1.473      ;
; 1.185 ; ContadorMod10:unidade_min|Q[2]  ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.012      ; 1.483      ;
; 1.186 ; ContadorMod10:dezena_min|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.009     ; 1.463      ;
; 1.186 ; ContadorMod10:unidade_min|Q[0]  ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.012      ; 1.484      ;
; 1.198 ; ContadorMod10:dezena_hora|Q[3]  ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.483      ;
; 1.203 ; ContadorMod10:dezena_seg|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.010      ; 1.499      ;
; 1.203 ; ContadorMod10:unidade_min|Q[3]  ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.012      ; 1.501      ;
; 1.210 ; ContadorMod10:unidade_hora|Q[1] ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.498      ;
; 1.212 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.008      ; 1.506      ;
; 1.219 ; ContadorMod10:dezena_hora|Q[2]  ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.504      ;
; 1.227 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.511      ;
; 1.228 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.512      ;
; 1.229 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.513      ;
; 1.235 ; ContadorMod10:unidade_min|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.521      ;
; 1.236 ; ContadorMod10:dezena_seg|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.010      ; 1.532      ;
; 1.245 ; ContadorMod10:dezena_min|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.530      ;
; 1.252 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.536      ;
; 1.252 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.536      ;
; 1.252 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.536      ;
; 1.252 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.536      ;
; 1.263 ; ContadorMod10:dezena_seg|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.551      ;
; 1.267 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.553      ;
; 1.267 ; ContadorMod10:unidade_hora|Q[3] ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.555      ;
; 1.274 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.560      ;
; 1.275 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.561      ;
; 1.276 ; ContadorMod10:unidade_min|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.560      ;
; 1.277 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.563      ;
; 1.277 ; ContadorMod10:unidade_hora|Q[0] ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.565      ;
; 1.278 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.564      ;
; 1.279 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.565      ;
; 1.279 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.565      ;
; 1.281 ; ContadorMod10:dezena_min|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.566      ;
; 1.289 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.573      ;
; 1.289 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.573      ;
; 1.289 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.573      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[5]|clk           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 3.314 ; 3.314 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.719 ; 1.719 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.544 ; 1.544 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.219 ; 1.219 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.601 ; 0.601 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 3.314 ; 3.314 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.702 ; 2.702 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.306 ; 0.306 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.965 ; 0.965 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.867  ; 0.867  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.483 ; -0.483 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.766 ; -0.766 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.590 ; -0.590 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.231 ; -0.231 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.906 ; -0.906 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.350 ; -0.350 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.867  ; 0.867  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.628  ; 0.628  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.929 ; 8.929 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.570 ; 8.570 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.679 ; 8.679 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.368 ; 8.368 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.364 ; 8.364 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.929 ; 8.929 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.677 ; 8.677 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.748 ; 8.748 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.839 ; 8.839 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.467 ; 8.467 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.456 ; 8.456 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.453 ; 8.453 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.433 ; 8.433 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.472 ; 8.472 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.711 ; 8.711 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.839 ; 8.839 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.845 ; 8.845 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.427 ; 8.427 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.516 ; 8.516 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.574 ; 8.574 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.540 ; 8.540 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.546 ; 8.546 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.522 ; 8.522 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.845 ; 8.845 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.861 ; 8.861 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.509 ; 8.509 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.709 ; 8.709 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.699 ; 8.699 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.502 ; 8.502 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.368 ; 8.368 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.498 ; 8.498 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.861 ; 8.861 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.718 ; 7.718 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.914 ; 7.914 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.029 ; 8.029 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.720 ; 7.720 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.718 ; 7.718 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.620 ; 8.620 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.222 ; 8.222 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.222 ; 8.222 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.719 ; 7.719 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.719 ; 7.719 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.184 ; 8.184 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.182 ; 8.182 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.192 ; 8.192 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.200 ; 8.200 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.441 ; 8.441 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.566 ; 8.566 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.146 ; 8.146 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.149 ; 8.149 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.148 ; 8.148 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.206 ; 8.206 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.203 ; 8.203 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.175 ; 8.175 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.146 ; 8.146 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.475 ; 8.475 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.926 ; 7.926 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.070 ; 8.070 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.268 ; 8.268 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.263 ; 8.263 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.060 ; 8.060 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.926 ; 7.926 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.091 ; 8.091 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.421 ; 8.421 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -0.836 ; -9.017        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.117  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.728 ; -1.728        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.215  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.380 ; -27.380       ;
; Divisor50Clk:divisor_clk|clk_temp ; -0.500 ; -55.000       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.836 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.866      ;
; -0.818 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.848      ;
; -0.783 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.813      ;
; -0.765 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.795      ;
; -0.747 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.777      ;
; -0.736 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.768      ;
; -0.734 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.764      ;
; -0.712 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.742      ;
; -0.696 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.726      ;
; -0.678 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.708      ;
; -0.665 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.697      ;
; -0.663 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.693      ;
; -0.652 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.682      ;
; -0.650 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.680      ;
; -0.643 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.673      ;
; -0.634 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.664      ;
; -0.601 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.631      ;
; -0.599 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.629      ;
; -0.596 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.628      ;
; -0.594 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.624      ;
; -0.593 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.623      ;
; -0.589 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.621      ;
; -0.589 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.621      ;
; -0.579 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.609      ;
; -0.575 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.605      ;
; -0.570 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.600      ;
; -0.568 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.600      ;
; -0.568 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.600      ;
; -0.559 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.589      ;
; -0.552 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.584      ;
; -0.552 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.582      ;
; -0.550 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.580      ;
; -0.541 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.571      ;
; -0.540 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.570      ;
; -0.535 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.567      ;
; -0.535 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.567      ;
; -0.531 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.561      ;
; -0.530 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.560      ;
; -0.517 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.547      ;
; -0.511 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.541      ;
; -0.510 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.540      ;
; -0.508 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.540      ;
; -0.508 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.540      ;
; -0.507 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.537      ;
; -0.506 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.536      ;
; -0.505 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.535      ;
; -0.493 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.525      ;
; -0.491 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.521      ;
; -0.490 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.522      ;
; -0.490 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.522      ;
; -0.489 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.519      ;
; -0.489 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.519      ;
; -0.487 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.517      ;
; -0.482 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.512      ;
; -0.479 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.509      ;
; -0.470 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.502      ;
; -0.470 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.502      ;
; -0.470 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.502      ;
; -0.468 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.498      ;
; -0.468 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.498      ;
; -0.466 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.496      ;
; -0.462 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.494      ;
; -0.462 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.494      ;
; -0.461 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.491      ;
; -0.461 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.491      ;
; -0.460 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.490      ;
; -0.459 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.491      ;
; -0.457 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.487      ;
; -0.454 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.484      ;
; -0.453 ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.487      ;
; -0.453 ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.487      ;
; -0.452 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.484      ;
; -0.452 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.484      ;
; -0.444 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.474      ;
; -0.440 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.470      ;
; -0.435 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.465      ;
; -0.433 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.463      ;
; -0.428 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.458      ;
; -0.427 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.457      ;
; -0.427 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.457      ;
; -0.425 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.455      ;
; -0.424 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.454      ;
; -0.417 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.447      ;
; -0.416 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.446      ;
; -0.414 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.446      ;
; -0.414 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.446      ;
; -0.411 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.443      ;
; -0.411 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.443      ;
; -0.407 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.437      ;
; -0.407 ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.439      ;
; -0.407 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.439      ;
; -0.405 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.435      ;
; -0.405 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.437      ;
; -0.403 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.433      ;
; -0.401 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.431      ;
; -0.397 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.427      ;
; -0.397 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.427      ;
; -0.396 ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.430      ;
; -0.396 ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 1.430      ;
; -0.391 ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.423      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.117 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.915      ;
; 0.118 ; ContadorMod10:dezena_hora|Q[0]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.915      ;
; 0.122 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.910      ;
; 0.122 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.910      ;
; 0.135 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.897      ;
; 0.157 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.875      ;
; 0.158 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.874      ;
; 0.184 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.848      ;
; 0.194 ; ContadorMod10:dezena_hora|Q[2]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.839      ;
; 0.196 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.836      ;
; 0.198 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.834      ;
; 0.199 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.833      ;
; 0.200 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.007      ; 0.839      ;
; 0.200 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.007      ; 0.839      ;
; 0.200 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.007      ; 0.839      ;
; 0.200 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.007      ; 0.839      ;
; 0.200 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.832      ;
; 0.201 ; ContadorMod10:unidade_min|Q[3]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.831      ;
; 0.201 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.831      ;
; 0.201 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.831      ;
; 0.205 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.827      ;
; 0.208 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.824      ;
; 0.209 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.823      ;
; 0.212 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.820      ;
; 0.213 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.819      ;
; 0.213 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.819      ;
; 0.223 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.809      ;
; 0.230 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.802      ;
; 0.231 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.801      ;
; 0.242 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.790      ;
; 0.243 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.789      ;
; 0.244 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.788      ;
; 0.248 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.784      ;
; 0.252 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.780      ;
; 0.254 ; ContadorMod10:dezena_hora|Q[1]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.779      ;
; 0.255 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.777      ;
; 0.257 ; ContadorMod10:unidade_hora|Q[1] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.776      ;
; 0.262 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.770      ;
; 0.271 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.761      ;
; 0.272 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.760      ;
; 0.272 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.760      ;
; 0.273 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.759      ;
; 0.273 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.759      ;
; 0.275 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.757      ;
; 0.277 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.755      ;
; 0.279 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.753      ;
; 0.280 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.752      ;
; 0.280 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.752      ;
; 0.281 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.750      ;
; 0.281 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.750      ;
; 0.281 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.750      ;
; 0.281 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.750      ;
; 0.285 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.747      ;
; 0.287 ; ContadorMod10:unidade_min|Q[2]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.745      ;
; 0.289 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.743      ;
; 0.290 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.741      ;
; 0.290 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.741      ;
; 0.290 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.741      ;
; 0.290 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.741      ;
; 0.292 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.739      ;
; 0.292 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.739      ;
; 0.292 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.739      ;
; 0.292 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.739      ;
; 0.297 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.735      ;
; 0.298 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.007      ; 0.741      ;
; 0.299 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.732      ;
; 0.299 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.732      ;
; 0.299 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.732      ;
; 0.299 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.732      ;
; 0.299 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.733      ;
; 0.311 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.721      ;
; 0.312 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.720      ;
; 0.312 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.720      ;
; 0.315 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.717      ;
; 0.315 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.717      ;
; 0.320 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.712      ;
; 0.322 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.710      ;
; 0.322 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.710      ;
; 0.322 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.710      ;
; 0.324 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.708      ;
; 0.324 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.708      ;
; 0.326 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.706      ;
; 0.326 ; ContadorMod10:unidade_hora|Q[0] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.707      ;
; 0.327 ; ContadorMod10:unidade_hora|Q[2] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.706      ;
; 0.328 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.006      ; 0.710      ;
; 0.328 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.006      ; 0.710      ;
; 0.331 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.006      ; 0.707      ;
; 0.332 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.700      ;
; 0.334 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.006      ; 0.704      ;
; 0.335 ; ContadorMod10:dezena_hora|Q[3]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.698      ;
; 0.336 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.696      ;
; 0.336 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.696      ;
; 0.339 ; ContadorMod10:unidade_hora|Q[3] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.694      ;
; 0.340 ; ContadorMod10:unidade_min|Q[1]  ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.009      ; 0.701      ;
; 0.341 ; ContadorMod10:unidade_min|Q[1]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.691      ;
; 0.344 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.688      ;
; 0.348 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.684      ;
; 0.358 ; cont_enable[5]                  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.674      ;
; 0.364 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.668      ;
; 0.365 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.667      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.728 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; 0.000        ; 1.802      ; 0.367      ;
; -1.228 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; -0.500       ; 1.802      ; 0.367      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.365  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.369  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.374  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.486  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.638      ;
; 0.496  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.500  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.503  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.510  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.514  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.525  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.677      ;
; 0.531  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.531  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.532  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.535  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.544  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.546  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.549  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.559  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.711      ;
; 0.566  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.718      ;
; 0.567  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.719      ;
; 0.580  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.732      ;
; 0.581  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.736      ;
; 0.594  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.746      ;
; 0.601  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.753      ;
; 0.603  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.755      ;
; 0.608  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.760      ;
; 0.609  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.761      ;
; 0.615  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.767      ;
; 0.636  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.643  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.643  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.650  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.651  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.653  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.654  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.655  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.661  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.661  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.811      ;
; 0.664  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.664  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.664  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.664  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.666  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.002      ; 0.820      ;
; 0.667  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.819      ;
; 0.668  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.820      ;
; 0.673  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.825      ;
; 0.677  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.829      ;
; 0.678  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.679  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.831      ;
; 0.685  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.837      ;
; 0.685  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.837      ;
; 0.686  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.838      ;
; 0.693  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.845      ;
; 0.696  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.848      ;
; 0.697  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.847      ;
; 0.699  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.851      ;
; 0.701  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.002      ; 0.855      ;
; 0.713  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.865      ;
; 0.725  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.877      ;
; 0.728  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.880      ;
; 0.731  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.881      ;
; 0.732  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.882      ;
; 0.734  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.886      ;
; 0.736  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.002      ; 0.890      ;
; 0.738  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.890      ;
; 0.738  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.890      ;
; 0.741  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.893      ;
; 0.743  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.895      ;
; 0.744  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.896      ;
; 0.748  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.748  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.750  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
; 0.750  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
; 0.753  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.754  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.754  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.759  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.766  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.766  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.766  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.767  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.767  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.917      ;
; 0.768  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.769  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cont_enable[2]                  ; cont_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cont_enable[4]                  ; cont_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; load_enable_temp[4]             ; load_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.390      ;
; 0.242 ; load_enable_temp[3]             ; load_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.394      ;
; 0.250 ; ContadorMod10:dezena_min|Q[2]   ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; ContadorMod10:dezena_min|Q[3]   ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.403      ;
; 0.261 ; ContadorMod10:dezena_min|Q[0]   ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.413      ;
; 0.271 ; ContadorMod10:unidade_seg|Q[0]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.423      ;
; 0.306 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.458      ;
; 0.312 ; load_enable_temp[5]             ; load_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.008      ; 0.472      ;
; 0.314 ; ContadorMod10:unidade_seg|Q[1]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.466      ;
; 0.318 ; ContadorMod10:unidade_min|Q[0]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.470      ;
; 0.321 ; ContadorMod10:unidade_seg|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.472      ;
; 0.321 ; ContadorMod10:unidade_min|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.473      ;
; 0.324 ; ContadorMod10:unidade_min|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; ContadorMod10:dezena_min|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.476      ;
; 0.328 ; ContadorMod10:unidade_seg|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.481      ;
; 0.337 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.488      ;
; 0.339 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.492      ;
; 0.366 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.518      ;
; 0.372 ; ContadorMod10:unidade_hora|Q[2] ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.525      ;
; 0.372 ; ContadorMod10:dezena_hora|Q[1]  ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.523      ;
; 0.373 ; ContadorMod10:unidade_seg|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.526      ;
; 0.375 ; ContadorMod10:unidade_seg|Q[2]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; ContadorMod10:unidade_seg|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.531      ;
; 0.378 ; ContadorMod10:dezena_min|Q[1]   ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.530      ;
; 0.382 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; ContadorMod10:unidade_seg|Q[3]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; ContadorMod10:dezena_hora|Q[0]  ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.535      ;
; 0.387 ; load_enable_temp[2]             ; load_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.538      ;
; 0.390 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.542      ;
; 0.392 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.544      ;
; 0.393 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.545      ;
; 0.394 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.546      ;
; 0.394 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.546      ;
; 0.394 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.546      ;
; 0.396 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.548      ;
; 0.399 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.551      ;
; 0.407 ; cont_enable[3]                  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.559      ;
; 0.435 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.587      ;
; 0.435 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.587      ;
; 0.435 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.587      ;
; 0.437 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.589      ;
; 0.438 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.590      ;
; 0.439 ; ContadorMod10:dezena_seg|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.008      ; 0.599      ;
; 0.439 ; ContadorMod10:dezena_hora|Q[3]  ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.590      ;
; 0.439 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.591      ;
; 0.440 ; ContadorMod10:unidade_min|Q[0]  ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.009      ; 0.601      ;
; 0.440 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.592      ;
; 0.440 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.592      ;
; 0.441 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.593      ;
; 0.442 ; ContadorMod10:unidade_min|Q[2]  ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.009      ; 0.603      ;
; 0.442 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.594      ;
; 0.443 ; ContadorMod10:unidade_hora|Q[1] ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.596      ;
; 0.448 ; ContadorMod10:dezena_min|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.007     ; 0.593      ;
; 0.450 ; ContadorMod10:dezena_hora|Q[2]  ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.601      ;
; 0.450 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.603      ;
; 0.451 ; ContadorMod10:unidade_min|Q[3]  ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.009      ; 0.612      ;
; 0.453 ; ContadorMod10:dezena_seg|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.008      ; 0.613      ;
; 0.454 ; ContadorMod10:dezena_seg|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.008      ; 0.614      ;
; 0.455 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.608      ;
; 0.456 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.607      ;
; 0.457 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.610      ;
; 0.459 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.007      ; 0.618      ;
; 0.460 ; ContadorMod10:unidade_min|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.612      ;
; 0.462 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.614      ;
; 0.462 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.613      ;
; 0.462 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.613      ;
; 0.463 ; ContadorMod10:dezena_min|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.614      ;
; 0.468 ; ContadorMod10:dezena_seg|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 0.622      ;
; 0.472 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.624      ;
; 0.472 ; ContadorMod10:dezena_min|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.623      ;
; 0.473 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.625      ;
; 0.474 ; ContadorMod10:unidade_hora|Q[3] ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.627      ;
; 0.475 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.627      ;
; 0.475 ; ContadorMod10:unidade_min|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.625      ;
; 0.476 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.628      ;
; 0.476 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.628      ;
; 0.477 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.629      ;
; 0.477 ; ContadorMod10:unidade_hora|Q[0] ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.630      ;
; 0.478 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.630      ;
; 0.492 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.644      ;
; 0.492 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.644      ;
; 0.493 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.645      ;
; 0.498 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.007      ; 0.657      ;
; 0.499 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.007      ; 0.658      ;
; 0.508 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.660      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[5]|clk           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.903  ; 0.903  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.378  ; 0.378  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.229  ; 0.229  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.095  ; 0.095  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.134 ; -0.134 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.903  ; 0.903  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.599  ; 0.599  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.299 ; -0.299 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.054 ; -0.054 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.750  ; 0.750  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.174  ; 0.174  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.090  ; 0.090  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.164  ; 0.164  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.308  ; 0.308  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.036 ; -0.036 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.271  ; 0.271  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.750  ; 0.750  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.633  ; 0.633  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.363 ; 4.363 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.209 ; 4.209 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.275 ; 4.275 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.161 ; 4.161 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.168 ; 4.168 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.363 ; 4.363 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.329 ; 4.329 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.330 ; 4.330 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.361 ; 4.361 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.221 ; 4.221 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.193 ; 4.193 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.191 ; 4.191 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.201 ; 4.201 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.208 ; 4.208 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.306 ; 4.306 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.361 ; 4.361 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.365 ; 4.365 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.231 ; 4.231 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.231 ; 4.231 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.281 ; 4.281 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.284 ; 4.284 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.251 ; 4.251 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.242 ; 4.242 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.365 ; 4.365 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.384 ; 4.384 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.236 ; 4.236 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.384 ; 4.384 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.377 ; 4.377 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.229 ; 4.229 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.160 ; 4.160 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.252 ; 4.252 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.377 ; 4.377 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.934 ; 3.934 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.980 ; 3.980 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.047 ; 4.047 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.934 ; 3.934 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.934 ; 3.934 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.264 ; 4.264 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.126 ; 4.126 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.126 ; 4.126 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.947 ; 3.947 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.947 ; 3.947 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.121 ; 4.121 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.119 ; 4.119 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.129 ; 4.129 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.136 ; 4.136 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.234 ; 4.234 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.288 ; 4.288 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.113 ; 4.113 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.114 ; 4.114 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.113 ; 4.113 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.163 ; 4.163 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.166 ; 4.166 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.132 ; 4.132 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.113 ; 4.113 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.247 ; 4.247 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.020 ; 4.020 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.099 ; 4.099 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.248 ; 4.248 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.245 ; 4.245 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.090 ; 4.090 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.020 ; 4.020 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.112 ; 4.112 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.242 ; 4.242 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                              ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; -3.380  ; -2.700 ; N/A      ; N/A     ; -1.631              ;
;  CLOCK_50                          ; -3.380  ; -2.700 ; N/A      ; N/A     ; -1.631              ;
;  Divisor50Clk:divisor_clk|clk_temp ; -1.341  ; 0.215  ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                    ; -89.313 ; -2.7   ; 0.0      ; 0.0     ; -100.613            ;
;  CLOCK_50                          ; -57.187 ; -2.700 ; N/A      ; N/A     ; -33.403             ;
;  Divisor50Clk:divisor_clk|clk_temp ; -32.126 ; 0.000  ; N/A      ; N/A     ; -67.210             ;
+------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 3.314 ; 3.314 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.719 ; 1.719 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.544 ; 1.544 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.219 ; 1.219 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.601 ; 0.601 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 3.314 ; 3.314 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.702 ; 2.702 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.306 ; 0.306 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.965 ; 0.965 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.867  ; 0.867  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.174  ; 0.174  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.090  ; 0.090  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.164  ; 0.164  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.308  ; 0.308  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.036 ; -0.036 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.271  ; 0.271  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.867  ; 0.867  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.633  ; 0.633  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.929 ; 8.929 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.570 ; 8.570 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.679 ; 8.679 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.368 ; 8.368 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.364 ; 8.364 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.929 ; 8.929 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.677 ; 8.677 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.748 ; 8.748 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.839 ; 8.839 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.467 ; 8.467 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.456 ; 8.456 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.453 ; 8.453 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.433 ; 8.433 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.472 ; 8.472 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.711 ; 8.711 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.839 ; 8.839 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.845 ; 8.845 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.427 ; 8.427 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.516 ; 8.516 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.574 ; 8.574 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.540 ; 8.540 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.546 ; 8.546 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.522 ; 8.522 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.845 ; 8.845 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.861 ; 8.861 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.509 ; 8.509 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.709 ; 8.709 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.699 ; 8.699 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.502 ; 8.502 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.368 ; 8.368 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.498 ; 8.498 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.861 ; 8.861 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.934 ; 3.934 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.980 ; 3.980 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.047 ; 4.047 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.934 ; 3.934 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.934 ; 3.934 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.264 ; 4.264 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.126 ; 4.126 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.126 ; 4.126 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.947 ; 3.947 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.947 ; 3.947 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.121 ; 4.121 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.119 ; 4.119 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.129 ; 4.129 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.136 ; 4.136 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.234 ; 4.234 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.288 ; 4.288 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.113 ; 4.113 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.114 ; 4.114 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.113 ; 4.113 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.163 ; 4.163 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.166 ; 4.166 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.132 ; 4.132 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.113 ; 4.113 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.247 ; 4.247 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.020 ; 4.020 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.099 ; 4.099 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.248 ; 4.248 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.245 ; 4.245 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.090 ; 4.090 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.020 ; 4.020 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.112 ; 4.112 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.242 ; 4.242 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50                          ; CLOCK_50                          ; 675      ; 0        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 238      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50                          ; CLOCK_50                          ; 675      ; 0        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 238      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 76    ; 76   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May  5 18:51:54 2017
Info: Command: quartus_sta ex2c -c Relogio
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Relogio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name Divisor50Clk:divisor_clk|clk_temp Divisor50Clk:divisor_clk|clk_temp
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.380       -57.187 CLOCK_50 
    Info (332119):    -1.341       -32.126 Divisor50Clk:divisor_clk|clk_temp 
Info (332146): Worst-case hold slack is -2.700
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.700        -2.700 CLOCK_50 
    Info (332119):     0.445         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631       -33.403 CLOCK_50 
    Info (332119):    -0.611       -67.210 Divisor50Clk:divisor_clk|clk_temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.836
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.836        -9.017 CLOCK_50 
    Info (332119):     0.117         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332146): Worst-case hold slack is -1.728
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.728        -1.728 CLOCK_50 
    Info (332119):     0.215         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 CLOCK_50 
    Info (332119):    -0.500       -55.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 302 megabytes
    Info: Processing ended: Fri May  5 18:51:55 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


