#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b4aff320a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b4aff1dc30 .scope module, "CPU_top_tb" "CPU_top_tb" 3 8;
 .timescale -9 -12;
v000001b4aff93870_1 .array/port v000001b4aff93870, 1;
L_000001b4aff06260 .functor BUFZ 32, v000001b4aff93870_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4aff93870_2 .array/port v000001b4aff93870, 2;
L_000001b4aff06420 .functor BUFZ 32, v000001b4aff93870_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4aff93870_3 .array/port v000001b4aff93870, 3;
L_000001b4aff068f0 .functor BUFZ 32, v000001b4aff93870_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4aff93870_4 .array/port v000001b4aff93870, 4;
L_000001b4aff06500 .functor BUFZ 32, v000001b4aff93870_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4aff93870_5 .array/port v000001b4aff93870, 5;
L_000001b4aff06960 .functor BUFZ 32, v000001b4aff93870_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4aff93870_6 .array/port v000001b4aff93870, 6;
L_000001b4aff06180 .functor BUFZ 32, v000001b4aff93870_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4aff93870_7 .array/port v000001b4aff93870, 7;
L_000001b4aff06e30 .functor BUFZ 32, v000001b4aff93870_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4aff93870_8 .array/port v000001b4aff93870, 8;
L_000001b4aff06a40 .functor BUFZ 32, v000001b4aff93870_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4aff93870_9 .array/port v000001b4aff93870, 9;
L_000001b4aff062d0 .functor BUFZ 32, v000001b4aff93870_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4aff93870_10 .array/port v000001b4aff93870, 10;
L_000001b4aff06340 .functor BUFZ 32, v000001b4aff93870_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b4aff06d50 .functor BUFZ 32, v000001b4aff89df0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4aff95ba0_0 .var "clk", 0 0;
v000001b4aff94ca0_0 .var/i "errors", 31 0;
v000001b4aff95b00_0 .net "pc_value", 31 0, L_000001b4aff06d50;  1 drivers
v000001b4aff95240_0 .var "reset", 0 0;
v000001b4aff95ce0_0 .net/s "x1", 31 0, L_000001b4aff06260;  1 drivers
v000001b4aff94160_0 .net/s "x10", 31 0, L_000001b4aff06340;  1 drivers
v000001b4aff95c40_0 .net/s "x2", 31 0, L_000001b4aff06420;  1 drivers
v000001b4aff95920_0 .net/s "x3", 31 0, L_000001b4aff068f0;  1 drivers
v000001b4aff94480_0 .net/s "x4", 31 0, L_000001b4aff06500;  1 drivers
v000001b4aff94b60_0 .net/s "x5", 31 0, L_000001b4aff06960;  1 drivers
v000001b4aff95600_0 .net/s "x6", 31 0, L_000001b4aff06180;  1 drivers
v000001b4aff96000_0 .net/s "x7", 31 0, L_000001b4aff06e30;  1 drivers
v000001b4aff94a20_0 .net/s "x8", 31 0, L_000001b4aff06a40;  1 drivers
v000001b4aff95380_0 .net/s "x9", 31 0, L_000001b4aff062d0;  1 drivers
S_000001b4aff2d900 .scope module, "dut" "CPU_top" 3 22, 4 5 0, S_000001b4aff1dc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001b4aff92290_0 .net "ALUASrc", 0 0, v000001b4aff88310_0;  1 drivers
v000001b4aff92830_0 .net "ALUBSrc", 0 0, v000001b4aff88a90_0;  1 drivers
v000001b4aff928d0_0 .net "ALUOp", 3 0, v000001b4aff884f0_0;  1 drivers
v000001b4aff92970_0 .net/s "ALURes", 31 0, v000001b4aff00be0_0;  1 drivers
v000001b4aff92bf0_0 .net "BrOp", 4 0, v000001b4aff88b30_0;  1 drivers
v000001b4aff93190_0 .net "DMCtrl", 2 0, v000001b4aff88c70_0;  1 drivers
v000001b4aff92b50_0 .net "DMWr", 0 0, v000001b4aff88950_0;  1 drivers
v000001b4aff93af0_0 .net "ImmSrc", 2 0, v000001b4aff88bd0_0;  1 drivers
v000001b4aff92e70_0 .net/s "Imm_ext", 31 0, v000001b4aff88770_0;  1 drivers
v000001b4aff92c90_0 .net "NextPCSrc", 0 0, v000001b4aff89030_0;  1 drivers
v000001b4aff92d30_0 .var "PCWr", 0 0;
v000001b4aff93730_0 .net "RUDataWrSrc", 1 0, v000001b4aff88d10_0;  1 drivers
v000001b4aff93ff0_0 .net "RUWr", 0 0, v000001b4aff88450_0;  1 drivers
v000001b4aff92fb0_0 .net/s "alu_a", 31 0, v000001b4aff008c0_0;  1 drivers
v000001b4aff93eb0_0 .net/s "alu_b", 31 0, v000001b4aff00b40_0;  1 drivers
v000001b4aff93050_0 .net "clk", 0 0, v000001b4aff95ba0_0;  1 drivers
v000001b4aff937d0_0 .net/s "data_mem_rd", 31 0, v000001b4aff89170_0;  1 drivers
v000001b4aff932d0_0 .net "funct3", 2 0, L_000001b4aff95560;  1 drivers
v000001b4aff93370_0 .net "funct7", 6 0, L_000001b4aff94200;  1 drivers
v000001b4aff92330_0 .net "instruction", 31 0, L_000001b4aff06730;  1 drivers
v000001b4aff93410_0 .net "opcode", 6 0, L_000001b4aff94840;  1 drivers
v000001b4aff934b0_0 .net/s "pc", 31 0, v000001b4aff89df0_0;  1 drivers
v000001b4aff939b0_0 .net/s "pc_next", 31 0, v000001b4aff89850_0;  1 drivers
v000001b4aff923d0_0 .net/s "pc_plus4", 31 0, L_000001b4aff94980;  1 drivers
v000001b4aff93a50_0 .net "rd", 4 0, L_000001b4aff94f20;  1 drivers
v000001b4aff93b90_0 .net "reset", 0 0, v000001b4aff95240_0;  1 drivers
v000001b4aff93c30_0 .net "rs1", 4 0, L_000001b4aff95420;  1 drivers
v000001b4aff93cd0_0 .net "rs2", 4 0, L_000001b4aff952e0;  1 drivers
v000001b4aff93d70_0 .net/s "ru_rs1", 31 0, L_000001b4aff06b90;  1 drivers
v000001b4aff93e10_0 .net/s "ru_rs2", 31 0, L_000001b4aff067a0;  1 drivers
v000001b4aff93f50_0 .net/s "ru_writeback_data", 31 0, v000001b4aff92f10_0;  1 drivers
L_000001b4aff94840 .part L_000001b4aff06730, 0, 7;
L_000001b4aff94f20 .part L_000001b4aff06730, 7, 5;
L_000001b4aff95560 .part L_000001b4aff06730, 12, 3;
L_000001b4aff95420 .part L_000001b4aff06730, 15, 5;
L_000001b4aff952e0 .part L_000001b4aff06730, 20, 5;
L_000001b4aff94200 .part L_000001b4aff06730, 25, 7;
S_000001b4aff33d90 .scope module, "adder_pc4" "Adder" 4 154, 5 1 0, S_000001b4aff2d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_000001b4aff961b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b4aff00dc0_0 .net/2u *"_ivl_0", 31 0, L_000001b4aff961b8;  1 drivers
v000001b4aff00e60_0 .net/s "pc_in", 31 0, v000001b4aff89df0_0;  alias, 1 drivers
v000001b4aff01400_0 .net/s "pc_out", 31 0, L_000001b4aff94980;  alias, 1 drivers
L_000001b4aff94980 .arith/sum 32, v000001b4aff89df0_0, L_000001b4aff961b8;
S_000001b4aff34b80 .scope module, "alu" "ALU" 4 133, 6 1 0, S_000001b4aff2d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 32 "ALURes";
v000001b4aff00aa0_0 .net/s "A", 31 0, v000001b4aff008c0_0;  alias, 1 drivers
v000001b4aff01360_0 .net "ALUOp", 3 0, v000001b4aff884f0_0;  alias, 1 drivers
v000001b4aff00be0_0 .var/s "ALURes", 31 0;
v000001b4aff01040_0 .net/s "B", 31 0, v000001b4aff00b40_0;  alias, 1 drivers
E_000001b4aff0da00 .event anyedge, v000001b4aff01360_0, v000001b4aff00aa0_0, v000001b4aff01040_0;
S_000001b4aff351a0 .scope module, "alub_src_mux" "ALUBSrcMux" 4 122, 7 1 0, S_000001b4aff2d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ru_rs2";
    .port_info 1 /INPUT 32 "Imm_ext";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "b";
v000001b4aff00820_0 .net/s "Imm_ext", 31 0, v000001b4aff88770_0;  alias, 1 drivers
v000001b4aff00b40_0 .var/s "b", 31 0;
v000001b4aff00a00_0 .net/s "ru_rs2", 31 0, L_000001b4aff067a0;  alias, 1 drivers
v000001b4aff01180_0 .net "sel", 0 0, v000001b4aff88a90_0;  alias, 1 drivers
E_000001b4aff0e200 .event anyedge, v000001b4aff01180_0, v000001b4aff00820_0, v000001b4aff00a00_0;
S_000001b4aff35330 .scope module, "alusrc_a_mux" "ALUASrcMux" 4 115, 8 1 0, S_000001b4aff2d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ru_rs1";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "a";
v000001b4aff008c0_0 .var/s "a", 31 0;
v000001b4aff00960_0 .net/s "pc", 31 0, v000001b4aff89df0_0;  alias, 1 drivers
v000001b4aff88270_0 .net/s "ru_rs1", 31 0, L_000001b4aff06b90;  alias, 1 drivers
v000001b4aff890d0_0 .net "sel", 0 0, v000001b4aff88310_0;  alias, 1 drivers
E_000001b4aff0d800 .event anyedge, v000001b4aff890d0_0, v000001b4aff00e60_0, v000001b4aff88270_0;
S_000001b4afee5840 .scope module, "branch_unit" "BranchUnit" 4 144, 9 1 0, S_000001b4aff2d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "BrOp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "NextPCSrc";
v000001b4aff89cb0_0 .net/s "A", 31 0, L_000001b4aff06b90;  alias, 1 drivers
v000001b4aff89fd0_0 .net/s "B", 31 0, L_000001b4aff067a0;  alias, 1 drivers
v000001b4aff88130_0 .net "BrOp", 4 0, v000001b4aff88b30_0;  alias, 1 drivers
v000001b4aff89030_0 .var "NextPCSrc", 0 0;
E_000001b4aff0de00 .event anyedge, v000001b4aff88130_0, v000001b4aff88270_0, v000001b4aff00a00_0;
S_000001b4afee59d0 .scope module, "control" "ControlUnit" 4 66, 10 1 0, S_000001b4aff2d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "OpCode";
    .port_info 1 /INPUT 3 "Funct3";
    .port_info 2 /INPUT 7 "Funct7";
    .port_info 3 /OUTPUT 1 "RUWr";
    .port_info 4 /OUTPUT 2 "RUDataWrSrc";
    .port_info 5 /OUTPUT 1 "ALUASrc";
    .port_info 6 /OUTPUT 1 "ALUBSrc";
    .port_info 7 /OUTPUT 4 "ALUOp";
    .port_info 8 /OUTPUT 1 "DMWr";
    .port_info 9 /OUTPUT 3 "DMCtrl";
    .port_info 10 /OUTPUT 3 "ImmSrc";
    .port_info 11 /OUTPUT 5 "BrOp";
v000001b4aff88310_0 .var "ALUASrc", 0 0;
v000001b4aff88a90_0 .var "ALUBSrc", 0 0;
v000001b4aff884f0_0 .var "ALUOp", 3 0;
v000001b4aff88b30_0 .var "BrOp", 4 0;
v000001b4aff88c70_0 .var "DMCtrl", 2 0;
v000001b4aff88950_0 .var "DMWr", 0 0;
v000001b4aff89670_0 .net "Funct3", 2 0, L_000001b4aff95560;  alias, 1 drivers
v000001b4aff89d50_0 .net "Funct7", 6 0, L_000001b4aff94200;  alias, 1 drivers
v000001b4aff88bd0_0 .var "ImmSrc", 2 0;
v000001b4aff88590_0 .net "OpCode", 6 0, L_000001b4aff94840;  alias, 1 drivers
v000001b4aff88d10_0 .var "RUDataWrSrc", 1 0;
v000001b4aff88450_0 .var "RUWr", 0 0;
E_000001b4aff0db80 .event anyedge, v000001b4aff88590_0, v000001b4aff89d50_0, v000001b4aff89670_0;
S_000001b4afee5340 .scope module, "data_mem" "DataMemory" 4 174, 11 1 0, S_000001b4aff2d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 32 "DataWr";
    .port_info 3 /INPUT 1 "DMWr";
    .port_info 4 /INPUT 3 "DMCtrl";
    .port_info 5 /OUTPUT 32 "DataRd";
P_000001b4aff0db00 .param/l "ADDR_WIDTH" 0 11 2, +C4<00000000000000000000000000001010>;
L_000001b4aff06880 .functor BUFZ 32, L_000001b4aff956a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4aff88630_0 .net "Address", 31 0, v000001b4aff00be0_0;  alias, 1 drivers
v000001b4aff89210_0 .net "DMCtrl", 2 0, v000001b4aff88c70_0;  alias, 1 drivers
v000001b4aff89710_0 .net "DMWr", 0 0, v000001b4aff88950_0;  alias, 1 drivers
v000001b4aff89170_0 .var "DataRd", 31 0;
v000001b4aff888b0_0 .net "DataWr", 31 0, L_000001b4aff067a0;  alias, 1 drivers
v000001b4aff892b0_0 .net *"_ivl_0", 31 0, L_000001b4aff956a0;  1 drivers
v000001b4aff883b0_0 .net *"_ivl_3", 29 0, L_000001b4aff959c0;  1 drivers
v000001b4aff88db0_0 .net "clk", 0 0, v000001b4aff95ba0_0;  alias, 1 drivers
v000001b4aff886d0 .array "mem", 1023 0, 31 0;
v000001b4aff889f0_0 .net "read_word", 31 0, L_000001b4aff06880;  1 drivers
E_000001b4aff0e000/0 .event anyedge, v000001b4aff88c70_0, v000001b4aff00be0_0, v000001b4aff889f0_0, v000001b4aff889f0_0;
E_000001b4aff0e000/1 .event anyedge, v000001b4aff889f0_0, v000001b4aff889f0_0, v000001b4aff889f0_0, v000001b4aff889f0_0;
E_000001b4aff0e000/2 .event anyedge, v000001b4aff889f0_0, v000001b4aff889f0_0, v000001b4aff00be0_0, v000001b4aff889f0_0;
E_000001b4aff0e000/3 .event anyedge, v000001b4aff889f0_0, v000001b4aff889f0_0;
E_000001b4aff0e000 .event/or E_000001b4aff0e000/0, E_000001b4aff0e000/1, E_000001b4aff0e000/2, E_000001b4aff0e000/3;
E_000001b4aff0d880 .event posedge, v000001b4aff88db0_0;
L_000001b4aff956a0 .array/port v000001b4aff886d0, L_000001b4aff959c0;
L_000001b4aff959c0 .part v000001b4aff00be0_0, 2, 30;
S_000001b4afee54d0 .scope begin, "$unm_blk_33" "$unm_blk_33" 11 19, 11 19 0, S_000001b4afee5340;
 .timescale -9 -12;
v000001b4aff89530_0 .var/i "i", 31 0;
S_000001b4afedd000 .scope module, "immgen" "ImmGenerator" 4 85, 12 1 0, S_000001b4aff2d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ImmSrc";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 32 "Imm_ext";
v000001b4aff89350_0 .net "ImmSrc", 2 0, v000001b4aff88bd0_0;  alias, 1 drivers
v000001b4aff88770_0 .var/s "Imm_ext", 31 0;
o000001b4aff40c88 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001b4aff88810_0 .net "funct3", 2 0, o000001b4aff40c88;  0 drivers
v000001b4aff88e50_0 .net/s "instruction", 31 0, L_000001b4aff06730;  alias, 1 drivers
E_000001b4aff0e100 .event anyedge, v000001b4aff88bd0_0, v000001b4aff88e50_0;
S_000001b4afedd190 .scope module, "instr_mem" "InstructionMemory" 4 31, 13 1 0, S_000001b4aff2d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_000001b4aff06730 .functor BUFZ 32, L_000001b4aff94ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4aff88ef0_0 .net *"_ivl_0", 31 0, L_000001b4aff94ac0;  1 drivers
v000001b4aff88f90_0 .net *"_ivl_3", 29 0, L_000001b4aff943e0;  1 drivers
v000001b4aff893f0_0 .net "address", 31 0, v000001b4aff89df0_0;  alias, 1 drivers
v000001b4aff89490_0 .net "instruction", 31 0, L_000001b4aff06730;  alias, 1 drivers
v000001b4aff895d0 .array "memory", 255 0, 31 0;
L_000001b4aff94ac0 .array/port v000001b4aff895d0, L_000001b4aff943e0;
L_000001b4aff943e0 .part v000001b4aff89df0_0, 2, 30;
S_000001b4afecd160 .scope module, "nextpc_mux" "NextPCMux" 4 163, 14 1 0, S_000001b4aff2d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_plus4";
    .port_info 1 /INPUT 32 "branch_target";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "next_pc";
v000001b4aff897b0_0 .net/s "branch_target", 31 0, v000001b4aff00be0_0;  alias, 1 drivers
v000001b4aff89850_0 .var/s "next_pc", 31 0;
v000001b4aff898f0_0 .net/s "pc_plus4", 31 0, L_000001b4aff94980;  alias, 1 drivers
v000001b4aff89990_0 .net "sel", 0 0, v000001b4aff89030_0;  alias, 1 drivers
E_000001b4aff0e0c0 .event anyedge, v000001b4aff89030_0, v000001b4aff00be0_0, v000001b4aff01400_0;
S_000001b4afecd2f0 .scope module, "pc_unit" "ProgramCounter" 4 20, 15 1 0, S_000001b4aff2d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "PCWr";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v000001b4aff89a30_0 .net/s "PCIn", 31 0, v000001b4aff89850_0;  alias, 1 drivers
v000001b4aff89ad0_0 .net/s "PCOut", 31 0, v000001b4aff89df0_0;  alias, 1 drivers
v000001b4aff89b70_0 .net "PCWr", 0 0, v000001b4aff92d30_0;  1 drivers
v000001b4aff89c10_0 .net "clk", 0 0, v000001b4aff95ba0_0;  alias, 1 drivers
v000001b4aff89df0_0 .var/s "pc_reg", 31 0;
S_000001b4afea7570 .scope module, "registers_unit" "RegistersUnit" 4 98, 16 1 0, S_000001b4aff2d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "DataWR";
    .port_info 5 /INPUT 1 "RUWr";
    .port_info 6 /OUTPUT 32 "ru_rs1";
    .port_info 7 /OUTPUT 32 "ru_rs2";
L_000001b4aff06b90 .functor BUFZ 32, L_000001b4aff951a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b4aff067a0 .functor BUFZ 32, L_000001b4aff95d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4aff89f30_0 .net/s "DataWR", 31 0, v000001b4aff92f10_0;  alias, 1 drivers
v000001b4aff881d0_0 .net "RUWr", 0 0, v000001b4aff88450_0;  alias, 1 drivers
v000001b4aff93230_0 .net *"_ivl_0", 31 0, L_000001b4aff951a0;  1 drivers
v000001b4aff93910_0 .net *"_ivl_10", 6 0, L_000001b4aff954c0;  1 drivers
L_000001b4aff96170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b4aff935f0_0 .net *"_ivl_13", 1 0, L_000001b4aff96170;  1 drivers
v000001b4aff926f0_0 .net *"_ivl_2", 6 0, L_000001b4aff947a0;  1 drivers
L_000001b4aff96128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b4aff921f0_0 .net *"_ivl_5", 1 0, L_000001b4aff96128;  1 drivers
v000001b4aff92dd0_0 .net *"_ivl_8", 31 0, L_000001b4aff95d80;  1 drivers
v000001b4aff93550_0 .net "clk", 0 0, v000001b4aff95ba0_0;  alias, 1 drivers
v000001b4aff93690_0 .net "rd", 4 0, L_000001b4aff94f20;  alias, 1 drivers
v000001b4aff930f0_0 .net "rs1", 4 0, L_000001b4aff95420;  alias, 1 drivers
v000001b4aff925b0_0 .net "rs2", 4 0, L_000001b4aff952e0;  alias, 1 drivers
v000001b4aff93870 .array/s "ru", 0 31, 31 0;
v000001b4aff92a10_0 .net/s "ru_rs1", 31 0, L_000001b4aff06b90;  alias, 1 drivers
v000001b4aff92470_0 .net/s "ru_rs2", 31 0, L_000001b4aff067a0;  alias, 1 drivers
L_000001b4aff951a0 .array/port v000001b4aff93870, L_000001b4aff947a0;
L_000001b4aff947a0 .concat [ 5 2 0 0], L_000001b4aff95420, L_000001b4aff96128;
L_000001b4aff95d80 .array/port v000001b4aff93870, L_000001b4aff954c0;
L_000001b4aff954c0 .concat [ 5 2 0 0], L_000001b4aff952e0, L_000001b4aff96170;
S_000001b4afea7700 .scope begin, "$unm_blk_56" "$unm_blk_56" 16 17, 16 17 0, S_000001b4afea7570;
 .timescale -9 -12;
v000001b4aff89e90_0 .var/i "i", 31 0;
S_000001b4aff3ddf0 .scope module, "wr_mux" "RUDataWrSrcMux" 4 186, 17 1 0, S_000001b4aff2d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_result";
    .port_info 1 /INPUT 32 "data_mem_rd";
    .port_info 2 /INPUT 32 "adder_result";
    .port_info 3 /INPUT 32 "imm_ext";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "ru_wrdata";
v000001b4aff92ab0_0 .net/s "adder_result", 31 0, L_000001b4aff94980;  alias, 1 drivers
v000001b4aff92510_0 .net/s "alu_result", 31 0, v000001b4aff00be0_0;  alias, 1 drivers
v000001b4aff92650_0 .net/s "data_mem_rd", 31 0, v000001b4aff89170_0;  alias, 1 drivers
v000001b4aff92790_0 .net/s "imm_ext", 31 0, v000001b4aff88770_0;  alias, 1 drivers
v000001b4aff92f10_0 .var/s "ru_wrdata", 31 0;
v000001b4aff92150_0 .net/s "sel", 1 0, v000001b4aff88d10_0;  alias, 1 drivers
E_000001b4aff0dbc0/0 .event anyedge, v000001b4aff88d10_0, v000001b4aff00be0_0, v000001b4aff89170_0, v000001b4aff01400_0;
E_000001b4aff0dbc0/1 .event anyedge, v000001b4aff00820_0;
E_000001b4aff0dbc0 .event/or E_000001b4aff0dbc0/0, E_000001b4aff0dbc0/1;
    .scope S_000001b4afecd2f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4aff89df0_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_000001b4afecd2f0;
T_1 ;
    %wait E_000001b4aff0d880;
    %load/vec4 v000001b4aff89b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001b4aff89a30_0;
    %assign/vec4 v000001b4aff89df0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b4afedd190;
T_2 ;
    %vpi_call/w 13 10 "$readmemh", "src/program.hex", v000001b4aff895d0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001b4afee59d0;
T_3 ;
    %wait E_000001b4aff0db80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88450_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b4aff88d10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88a90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88950_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b4aff88c70_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b4aff88bd0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001b4aff88b30_0, 0, 5;
    %load/vec4 v000001b4aff88590_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88a90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b4aff88d10_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b4aff88bd0_0, 0, 3;
    %load/vec4 v000001b4aff89d50_0;
    %load/vec4 v000001b4aff89670_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.21;
T_3.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.21;
T_3.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.21;
T_3.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.21;
T_3.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.21;
T_3.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.21;
T_3.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.21;
T_3.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.21;
T_3.17 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.21;
T_3.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.21;
T_3.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88a90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b4aff88d10_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b4aff88bd0_0, 0, 3;
    %load/vec4 v000001b4aff89670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.30;
T_3.27 ;
    %load/vec4 v000001b4aff89d50_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.32;
T_3.31 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
T_3.32 ;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88a90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b4aff88d10_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b4aff88bd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88950_0, 0, 1;
    %load/vec4 v000001b4aff89670_0;
    %store/vec4 v000001b4aff88c70_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88a90_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b4aff88bd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88950_0, 0, 1;
    %load/vec4 v000001b4aff89670_0;
    %store/vec4 v000001b4aff88c70_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88a90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001b4aff88bd0_0, 0, 3;
    %load/vec4 v000001b4aff89670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001b4aff88b30_0, 0, 5;
    %jmp T_3.39;
T_3.34 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001b4aff88b30_0, 0, 5;
    %jmp T_3.39;
T_3.35 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001b4aff88b30_0, 0, 5;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001b4aff88b30_0, 0, 5;
    %jmp T_3.39;
T_3.37 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000001b4aff88b30_0, 0, 5;
    %jmp T_3.39;
T_3.38 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001b4aff88b30_0, 0, 5;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88450_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b4aff88d10_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001b4aff88bd0_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001b4aff88b30_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88a90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88450_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b4aff88d10_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b4aff88bd0_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001b4aff88b30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88a90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88450_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b4aff88d10_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b4aff88bd0_0, 0, 3;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88450_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b4aff88d10_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b4aff88bd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff88a90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b4aff884f0_0, 0, 4;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b4afedd000;
T_4 ;
    %wait E_000001b4aff0e100;
    %load/vec4 v000001b4aff89350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4aff88770_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_4.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_4.9;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff88770_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff88770_0, 0, 32;
T_4.8 ;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff88770_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88770_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001b4aff88770_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b4aff88e50_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001b4aff88770_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001b4afea7570;
T_5 ;
    %fork t_1, S_000001b4afea7700;
    %jmp t_0;
    .scope S_000001b4afea7700;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4aff89e90_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b4aff89e90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001b4aff89e90_0;
    %store/vec4a v000001b4aff93870, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b4aff89e90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001b4aff89e90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 512, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b4aff93870, 4, 0;
    %end;
    .scope S_000001b4afea7570;
t_0 %join;
    %end;
    .thread T_5;
    .scope S_000001b4afea7570;
T_6 ;
    %wait E_000001b4aff0d880;
    %load/vec4 v000001b4aff881d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000001b4aff93690_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001b4aff89f30_0;
    %load/vec4 v000001b4aff93690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4aff93870, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b4aff35330;
T_7 ;
    %wait E_000001b4aff0d800;
    %load/vec4 v000001b4aff890d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b4aff00960_0;
    %store/vec4 v000001b4aff008c0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b4aff88270_0;
    %store/vec4 v000001b4aff008c0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b4aff351a0;
T_8 ;
    %wait E_000001b4aff0e200;
    %load/vec4 v000001b4aff01180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001b4aff00820_0;
    %store/vec4 v000001b4aff00b40_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b4aff00a00_0;
    %store/vec4 v000001b4aff00b40_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001b4aff34b80;
T_9 ;
    %wait E_000001b4aff0da00;
    %load/vec4 v000001b4aff01360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4aff00be0_0, 0, 32;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v000001b4aff00aa0_0;
    %load/vec4 v000001b4aff01040_0;
    %add;
    %store/vec4 v000001b4aff00be0_0, 0, 32;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v000001b4aff00aa0_0;
    %load/vec4 v000001b4aff01040_0;
    %sub;
    %store/vec4 v000001b4aff00be0_0, 0, 32;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v000001b4aff00aa0_0;
    %load/vec4 v000001b4aff01040_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001b4aff00be0_0, 0, 32;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v000001b4aff00aa0_0;
    %load/vec4 v000001b4aff01040_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001b4aff00be0_0, 0, 32;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v000001b4aff00aa0_0;
    %load/vec4 v000001b4aff01040_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001b4aff00be0_0, 0, 32;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v000001b4aff00aa0_0;
    %load/vec4 v000001b4aff01040_0;
    %xor;
    %store/vec4 v000001b4aff00be0_0, 0, 32;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v000001b4aff00aa0_0;
    %load/vec4 v000001b4aff01040_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001b4aff00be0_0, 0, 32;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v000001b4aff00aa0_0;
    %load/vec4 v000001b4aff01040_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001b4aff00be0_0, 0, 32;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v000001b4aff00aa0_0;
    %load/vec4 v000001b4aff01040_0;
    %or;
    %store/vec4 v000001b4aff00be0_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v000001b4aff00aa0_0;
    %load/vec4 v000001b4aff01040_0;
    %and;
    %store/vec4 v000001b4aff00be0_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v000001b4aff01040_0;
    %store/vec4 v000001b4aff00be0_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001b4afee5840;
T_10 ;
    %wait E_000001b4aff0de00;
    %load/vec4 v000001b4aff88130_0;
    %dup/vec4;
    %pushi/vec4 7, 7, 5;
    %cmp/x;
    %jmp/1 T_10.0, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/x;
    %jmp/1 T_10.1, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/x;
    %jmp/1 T_10.2, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/x;
    %jmp/1 T_10.3, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/x;
    %jmp/1 T_10.4, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/x;
    %jmp/1 T_10.5, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/x;
    %jmp/1 T_10.6, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 5;
    %cmp/x;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff89030_0, 0, 1;
    %jmp T_10.9;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff89030_0, 0, 1;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v000001b4aff89cb0_0;
    %load/vec4 v000001b4aff89fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001b4aff89030_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v000001b4aff89cb0_0;
    %load/vec4 v000001b4aff89fd0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v000001b4aff89030_0, 0, 1;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v000001b4aff89cb0_0;
    %load/vec4 v000001b4aff89fd0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v000001b4aff89030_0, 0, 1;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v000001b4aff89fd0_0;
    %load/vec4 v000001b4aff89cb0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001b4aff89030_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v000001b4aff89cb0_0;
    %load/vec4 v000001b4aff89fd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001b4aff89030_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v000001b4aff89fd0_0;
    %load/vec4 v000001b4aff89cb0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001b4aff89030_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff89030_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b4afecd160;
T_11 ;
    %wait E_000001b4aff0e0c0;
    %load/vec4 v000001b4aff89990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001b4aff897b0_0;
    %store/vec4 v000001b4aff89850_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001b4aff898f0_0;
    %store/vec4 v000001b4aff89850_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001b4afee5340;
T_12 ;
    %fork t_3, S_000001b4afee54d0;
    %jmp t_2;
    .scope S_000001b4afee54d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4aff89530_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001b4aff89530_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001b4aff89530_0;
    %store/vec4a v000001b4aff886d0, 4, 0;
    %load/vec4 v000001b4aff89530_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4aff89530_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_000001b4afee5340;
t_2 %join;
    %end;
    .thread T_12;
    .scope S_000001b4afee5340;
T_13 ;
    %wait E_000001b4aff0d880;
    %load/vec4 v000001b4aff89710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001b4aff89210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v000001b4aff88630_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %jmp T_13.11;
T_13.7 ;
    %load/vec4 v000001b4aff888b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001b4aff88630_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4aff886d0, 0, 4;
    %jmp T_13.11;
T_13.8 ;
    %load/vec4 v000001b4aff888b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001b4aff88630_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4aff886d0, 4, 5;
    %jmp T_13.11;
T_13.9 ;
    %load/vec4 v000001b4aff888b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001b4aff88630_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4aff886d0, 4, 5;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v000001b4aff888b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001b4aff88630_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4aff886d0, 4, 5;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v000001b4aff88630_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %jmp T_13.14;
T_13.12 ;
    %load/vec4 v000001b4aff888b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001b4aff88630_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4aff886d0, 0, 4;
    %jmp T_13.14;
T_13.13 ;
    %load/vec4 v000001b4aff888b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001b4aff88630_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4aff886d0, 4, 5;
    %jmp T_13.14;
T_13.14 ;
    %pop/vec4 1;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v000001b4aff888b0_0;
    %load/vec4 v000001b4aff88630_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4aff886d0, 0, 4;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001b4afee5340;
T_14 ;
Ewait_0 .event/or E_000001b4aff0e000, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001b4aff89210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v000001b4aff88630_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %jmp T_14.11;
T_14.7 ;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.11;
T_14.8 ;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v000001b4aff88630_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.16;
T_14.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.16;
T_14.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.16;
T_14.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v000001b4aff88630_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %jmp T_14.19;
T_14.17 ;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.19;
T_14.18 ;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.19;
T_14.19 ;
    %pop/vec4 1;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v000001b4aff88630_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %jmp T_14.22;
T_14.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.22;
T_14.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001b4aff889f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.22;
T_14.22 ;
    %pop/vec4 1;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v000001b4aff889f0_0;
    %store/vec4 v000001b4aff89170_0, 0, 32;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b4aff3ddf0;
T_15 ;
    %wait E_000001b4aff0dbc0;
    %load/vec4 v000001b4aff92150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4aff92f10_0, 0, 32;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v000001b4aff92510_0;
    %store/vec4 v000001b4aff92f10_0, 0, 32;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v000001b4aff92650_0;
    %store/vec4 v000001b4aff92f10_0, 0, 32;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v000001b4aff92ab0_0;
    %store/vec4 v000001b4aff92f10_0, 0, 32;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v000001b4aff92790_0;
    %store/vec4 v000001b4aff92f10_0, 0, 32;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001b4aff2d900;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff92d30_0, 0, 1;
    %end;
    .thread T_16, $init;
    .scope S_000001b4aff1dc30;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff95ba0_0, 0, 1;
T_17.0 ;
    %delay 5000, 0;
    %load/vec4 v000001b4aff95ba0_0;
    %inv;
    %store/vec4 v000001b4aff95ba0_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_000001b4aff1dc30;
T_18 ;
    %vpi_call/w 3 48 "$display", "=================================================================" {0 0 0};
    %vpi_call/w 3 49 "$display", "  TESTBENCH FINAL - CPU MONOCICLO RISC-V" {0 0 0};
    %vpi_call/w 3 50 "$display", "  Prueba: 10 instrucciones fundamentales" {0 0 0};
    %vpi_call/w 3 51 "$display", "=================================================================\012" {0 0 0};
    %vpi_call/w 3 53 "$monitor", "Time=%0t ns | PC=0x%h | Instruction=0x%h", $time, v000001b4aff95b00_0, v000001b4aff92330_0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_000001b4aff1dc30;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4aff94ca0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4aff95240_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4aff95240_0, 0, 1;
    %vpi_call/w 3 67 "$display", "\012>>> Ejecutando programa de prueba...\012" {0 0 0};
    %delay 300000, 0;
    %vpi_call/w 3 73 "$display", "\012=================================================================" {0 0 0};
    %vpi_call/w 3 74 "$display", "  RESULTADOS FINALES" {0 0 0};
    %vpi_call/w 3 75 "$display", "=================================================================\012" {0 0 0};
    %vpi_call/w 3 77 "$display", "--- ARITM\303\211TICA E INMEDIATOS ---" {0 0 0};
    %vpi_call/w 3 78 "$display", "x1 (ADDI 42)       = %0d  | Esperado: 42", v000001b4aff95ce0_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "x2 (ADD 15+27)     = %0d  | Esperado: 42", v000001b4aff95c40_0 {0 0 0};
    %vpi_call/w 3 80 "$display", "x3 (SUB 50-8)      = %0d  | Esperado: 42", v000001b4aff95920_0 {0 0 0};
    %vpi_call/w 3 82 "$display", "\012--- L\303\223GICA ---" {0 0 0};
    %vpi_call/w 3 83 "$display", "x4 (XORI 42^15)    = %0d  | Esperado: 37", v000001b4aff94480_0 {0 0 0};
    %vpi_call/w 3 84 "$display", "x5 (AND 0xFF&0xAA) = 0x%h | Esperado: 0xAA", v000001b4aff94b60_0 {0 0 0};
    %vpi_call/w 3 86 "$display", "\012--- SHIFTS ---" {0 0 0};
    %vpi_call/w 3 87 "$display", "x6 (SLLI 10<<2)    = %0d  | Esperado: 40", v000001b4aff95600_0 {0 0 0};
    %vpi_call/w 3 88 "$display", "x7 (SRAI -16>>>2)  = %0d  | Esperado: -4", v000001b4aff96000_0 {0 0 0};
    %vpi_call/w 3 90 "$display", "\012--- MEMORIA ---" {0 0 0};
    %vpi_call/w 3 91 "$display", "x8 (LW load)       = 0x%h | Esperado: 0x12345678", v000001b4aff94a20_0 {0 0 0};
    %vpi_call/w 3 93 "$display", "\012--- CONTROL DE FLUJO ---" {0 0 0};
    %vpi_call/w 3 94 "$display", "x9 (Branch taken)  = %0d  | Esperado: 100", v000001b4aff95380_0 {0 0 0};
    %vpi_call/w 3 95 "$display", "x10 (JAL return)   = 0x%h | Esperado: 0x68", v000001b4aff94160_0 {0 0 0};
    %vpi_call/w 3 98 "$display", "\012=================================================================" {0 0 0};
    %vpi_call/w 3 99 "$display", "  VERIFICACI\303\223N AUTOM\303\201TICA" {0 0 0};
    %vpi_call/w 3 100 "$display", "=================================================================\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4aff94ca0_0, 0, 32;
    %load/vec4 v000001b4aff95ce0_0;
    %cmpi/ne 42, 0, 32;
    %jmp/0xz  T_19.0, 6;
    %vpi_call/w 3 105 "$error", "\342\235\214 ADDI fall\303\263: x1=%0d, esperado=42", v000001b4aff95ce0_0 {0 0 0};
    %load/vec4 v000001b4aff94ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4aff94ca0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %vpi_call/w 3 107 "$display", "\342\234\223 ADDI correcto" {0 0 0};
T_19.1 ;
    %load/vec4 v000001b4aff95c40_0;
    %cmpi/ne 42, 0, 32;
    %jmp/0xz  T_19.2, 6;
    %vpi_call/w 3 110 "$error", "\342\235\214 ADD fall\303\263: x2=%0d, esperado=42", v000001b4aff95c40_0 {0 0 0};
    %load/vec4 v000001b4aff94ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4aff94ca0_0, 0, 32;
    %jmp T_19.3;
T_19.2 ;
    %vpi_call/w 3 112 "$display", "\342\234\223 ADD correcto" {0 0 0};
T_19.3 ;
    %load/vec4 v000001b4aff95920_0;
    %cmpi/ne 42, 0, 32;
    %jmp/0xz  T_19.4, 6;
    %vpi_call/w 3 115 "$error", "\342\235\214 SUB fall\303\263: x3=%0d, esperado=42", v000001b4aff95920_0 {0 0 0};
    %load/vec4 v000001b4aff94ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4aff94ca0_0, 0, 32;
    %jmp T_19.5;
T_19.4 ;
    %vpi_call/w 3 117 "$display", "\342\234\223 SUB correcto" {0 0 0};
T_19.5 ;
    %load/vec4 v000001b4aff94480_0;
    %cmpi/ne 37, 0, 32;
    %jmp/0xz  T_19.6, 6;
    %vpi_call/w 3 120 "$error", "\342\235\214 XORI fall\303\263: x4=%0d, esperado=37", v000001b4aff94480_0 {0 0 0};
    %load/vec4 v000001b4aff94ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4aff94ca0_0, 0, 32;
    %jmp T_19.7;
T_19.6 ;
    %vpi_call/w 3 122 "$display", "\342\234\223 XORI correcto" {0 0 0};
T_19.7 ;
    %load/vec4 v000001b4aff94b60_0;
    %cmpi/ne 170, 0, 32;
    %jmp/0xz  T_19.8, 6;
    %vpi_call/w 3 125 "$error", "\342\235\214 AND fall\303\263: x5=0x%h, esperado=0xAA", v000001b4aff94b60_0 {0 0 0};
    %load/vec4 v000001b4aff94ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4aff94ca0_0, 0, 32;
    %jmp T_19.9;
T_19.8 ;
    %vpi_call/w 3 127 "$display", "\342\234\223 AND correcto" {0 0 0};
T_19.9 ;
    %load/vec4 v000001b4aff95600_0;
    %cmpi/ne 40, 0, 32;
    %jmp/0xz  T_19.10, 6;
    %vpi_call/w 3 130 "$error", "\342\235\214 SLLI fall\303\263: x6=%0d, esperado=40", v000001b4aff95600_0 {0 0 0};
    %load/vec4 v000001b4aff94ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4aff94ca0_0, 0, 32;
    %jmp T_19.11;
T_19.10 ;
    %vpi_call/w 3 132 "$display", "\342\234\223 SLLI correcto" {0 0 0};
T_19.11 ;
    %load/vec4 v000001b4aff96000_0;
    %cmpi/ne 4294967292, 0, 32;
    %jmp/0xz  T_19.12, 6;
    %vpi_call/w 3 135 "$error", "\342\235\214 SRAI fall\303\263: x7=%0d, esperado=-4", v000001b4aff96000_0 {0 0 0};
    %load/vec4 v000001b4aff94ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4aff94ca0_0, 0, 32;
    %jmp T_19.13;
T_19.12 ;
    %vpi_call/w 3 137 "$display", "\342\234\223 SRAI correcto" {0 0 0};
T_19.13 ;
    %load/vec4 v000001b4aff94a20_0;
    %cmpi/ne 305419896, 0, 32;
    %jmp/0xz  T_19.14, 6;
    %vpi_call/w 3 140 "$error", "\342\235\214 LW fall\303\263: x8=0x%h, esperado=0x12345678", v000001b4aff94a20_0 {0 0 0};
    %load/vec4 v000001b4aff94ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4aff94ca0_0, 0, 32;
    %jmp T_19.15;
T_19.14 ;
    %vpi_call/w 3 142 "$display", "\342\234\223 LW/SW correcto" {0 0 0};
T_19.15 ;
    %load/vec4 v000001b4aff95380_0;
    %cmpi/ne 100, 0, 32;
    %jmp/0xz  T_19.16, 6;
    %vpi_call/w 3 145 "$error", "\342\235\214 BEQ fall\303\263: x9=%0d, esperado=100", v000001b4aff95380_0 {0 0 0};
    %load/vec4 v000001b4aff94ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4aff94ca0_0, 0, 32;
    %jmp T_19.17;
T_19.16 ;
    %vpi_call/w 3 147 "$display", "\342\234\223 BEQ correcto" {0 0 0};
T_19.17 ;
    %load/vec4 v000001b4aff94160_0;
    %cmpi/ne 104, 0, 32;
    %jmp/0xz  T_19.18, 6;
    %vpi_call/w 3 150 "$error", "\342\235\214 JAL fall\303\263: x10=0x%h, esperado=0x68", v000001b4aff94160_0 {0 0 0};
    %load/vec4 v000001b4aff94ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4aff94ca0_0, 0, 32;
    %jmp T_19.19;
T_19.18 ;
    %vpi_call/w 3 152 "$display", "\342\234\223 JAL correcto" {0 0 0};
T_19.19 ;
    %vpi_call/w 3 155 "$display", "\012=================================================================" {0 0 0};
    %load/vec4 v000001b4aff94ca0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.20, 4;
    %vpi_call/w 3 157 "$display", "  \342\234\223\342\234\223\342\234\223 TODOS LOS TESTS PASARON (10/10) \342\234\223\342\234\223\342\234\223" {0 0 0};
    %vpi_call/w 3 158 "$display", "  Tu CPU RISC-V monociclo funciona correctamente!" {0 0 0};
    %jmp T_19.21;
T_19.20 ;
    %load/vec4 v000001b4aff94ca0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_19.22, 5;
    %vpi_call/w 3 160 "$display", "  \342\232\240 %0d test con problema menor - CPU funcional", v000001b4aff94ca0_0 {0 0 0};
    %jmp T_19.23;
T_19.22 ;
    %vpi_call/w 3 162 "$display", "  \342\235\214 %0d de 10 tests fallaron", v000001b4aff94ca0_0 {0 0 0};
T_19.23 ;
T_19.21 ;
    %vpi_call/w 3 164 "$display", "=================================================================\012" {0 0 0};
    %vpi_call/w 3 166 "$display", "Instrucciones probadas:" {0 0 0};
    %vpi_call/w 3 167 "$display", "  1. ADDI  - Aritm\303\251tica inmediata" {0 0 0};
    %vpi_call/w 3 168 "$display", "  2. ADD   - Suma" {0 0 0};
    %vpi_call/w 3 169 "$display", "  3. SUB   - Resta" {0 0 0};
    %vpi_call/w 3 170 "$display", "  4. XORI  - XOR inmediato" {0 0 0};
    %vpi_call/w 3 171 "$display", "  5. AND   - AND l\303\263gico" {0 0 0};
    %vpi_call/w 3 172 "$display", "  6. SLLI  - Shift left l\303\263gico" {0 0 0};
    %vpi_call/w 3 173 "$display", "  7. SRAI  - Shift right aritm\303\251tico" {0 0 0};
    %vpi_call/w 3 174 "$display", "  8. SW/LW - Store/Load word" {0 0 0};
    %vpi_call/w 3 175 "$display", "  9. BEQ   - Branch if equal" {0 0 0};
    %vpi_call/w 3 176 "$display", " 10. JAL   - Jump and link\012" {0 0 0};
    %vpi_call/w 3 178 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_000001b4aff1dc30;
T_20 ;
    %delay 500000, 0;
    %vpi_call/w 3 184 "$display", "\012\342\232\240 TIMEOUT - El testbench excedi\303\263 el tiempo l\303\255mite" {0 0 0};
    %vpi_call/w 3 185 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "tb/CPU_top_tb.sv";
    "src/CPU_top.sv";
    "src/Adder.sv";
    "src/ALU.sv";
    "src/ALUBSrcMux.sv";
    "src/ALUASrcMux.sv";
    "src/BranchUnit.sv";
    "src/ControlUnit.sv";
    "src/DataMemory.sv";
    "src/ImmGenerator.sv";
    "src/InstructionMemory.sv";
    "src/NextPCMux.sv";
    "src/ProgramCounter.sv";
    "src/RegistersUnit.sv";
    "src/RUDataWrSrcMux.sv";
