Analysis & Synthesis report for CPU_top
Tue Apr 25 15:20:59 2023
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Dependent File Changes for Partition ALU_mult_stage:am1
  8. Partition for Top-Level Resource Utilization by Entity
  9. Registers Removed During Synthesis
 10. Registers Packed Into Inferred Megafunctions
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_0|altsyncram_37s1:auto_generated
 13. Source assignments for CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_1|altsyncram_37s1:auto_generated
 14. Parameter Settings for User Entity Instance: clk_divider:cd0
 15. Parameter Settings for User Entity Instance: CPU:cpu0
 16. Parameter Settings for User Entity Instance: CPU:cpu0|mux_21:PC_en_mux
 17. Parameter Settings for User Entity Instance: CPU:cpu0|program_counter:pc
 18. Parameter Settings for User Entity Instance: CPU:cpu0|program_memory:pm
 19. Parameter Settings for User Entity Instance: CPU:cpu0|register_file:rf
 20. Parameter Settings for User Entity Instance: CPU:cpu0|register_file:rf|dual_port_SRAM:sr0
 21. Parameter Settings for User Entity Instance: CPU:cpu0|instruction_decoder:id
 22. Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu
 23. Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|mux_21:e_add_mux
 24. Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|mux_21:op_e_mux
 25. Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|sfixed_adder:a0
 26. Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|sfixed_adder:a1
 27. Parameter Settings for Inferred Entity Instance: CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_0
 28. Parameter Settings for Inferred Entity Instance: CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_1
 29. Partition Dependent Files
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Partition "ALU_mult_stage:am1" Resource Utilization by Entity
 32. Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|ALU_mult_stage:am1
 33. Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|ALU_mult_stage:am1|sfixed_mult:m0
 34. Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|ALU_mult_stage:am1|sfixed_mult:m1
 35. Partition Dependent Files
 36. Post-Synthesis Netlist Statistics for Partition ALU_mult_stage:am1
 37. Port Connectivity Checks: "CPU:cpu0|ALU_v2:alu"
 38. Port Connectivity Checks: "CPU:cpu0|program_memory:pm"
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Apr 25 15:20:59 2023           ;
; Quartus Prime Version       ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name               ; CPU_top                                         ;
; Top-level Entity Name       ; CPU_top                                         ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; CPU_top            ; CPU_top            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; DSP Block Balancing                                                             ; Simple Multipliers ; Auto               ;
; Maximum DSP Block Usage                                                         ; 1                  ; -1 (Unlimited)     ;
; Optimization Technique                                                          ; Area               ; Balanced           ;
; Auto Resource Sharing                                                           ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; On                 ; Off                ;
; Analysis & Synthesis Message Level                                              ; High               ; Medium             ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------+-----------------+---------------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                            ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                          ; Library ;
+-----------------------------------------------------------------------------+-----------------+---------------------------------------------+---------------------------------------------------------------------------------------+---------+
; ../../rtl/v8/ALU_mult_stage.sv                                              ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_mult_stage.sv      ;         ;
; ../../rtl/v8/ALU_v2.sv                                                      ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv              ;         ;
; ../../rtl/v8/clk_divider.sv                                                 ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/clk_divider.sv         ;         ;
; ../../rtl/v8/CPU.sv                                                         ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv                 ;         ;
; ../../rtl/v8/CPU_top.sv                                                     ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU_top.sv             ;         ;
; ../../rtl/v8/dual_port_SRAM.sv                                              ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/dual_port_SRAM.sv      ;         ;
; ../../rtl/v8/instruction_decoder.sv                                         ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/instruction_decoder.sv ;         ;
; ../../rtl/v8/mux_21.sv                                                      ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/mux_21.sv              ;         ;
; ../../rtl/v8/opcodes.sv                                                     ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/opcodes.sv             ;         ;
; ../../rtl/v8/program_counter.sv                                             ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_counter.sv     ;         ;
; ../../rtl/v8/program_memory.sv                                              ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_memory.sv      ;         ;
; ../../rtl/v8/register_file.sv                                               ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/register_file.sv       ;         ;
; ../../rtl/v8/sfixed_adder.sv                                                ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_adder.sv        ;         ;
; ../../rtl/v8/sfixed_mult.sv                                                 ; yes             ; User SystemVerilog HDL File                 ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_mult.sv         ;         ;
; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/programs/prog_3.hex ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/programs/prog_3.hex           ;         ;
+-----------------------------------------------------------------------------+-----------------+---------------------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Partition Status Summary                                      ;
+--------------------+-------------+----------------------------+
; Partition Name     ; Synthesized ; Reason                     ;
+--------------------+-------------+----------------------------+
; Top                ; yes         ; netlist type = Source File ;
; ALU_mult_stage:am1 ; yes         ; Dependent files changed    ;
+--------------------+-------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ALU_mult_stage:am1                                                                                                                      ;
+----------------------------------------+--------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                              ; File Name                      ; Relative Location ; Change   ; Old                              ; New                              ;
+----------------------------------------+--------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; CPU:cpu0|ALU_v2:alu|ALU_mult_stage:am1 ; ../../rtl/v8/ALU_mult_stage.sv ; Project Directory ; Checksum ; ebd1b618755158a5f9cb934efc4581cb ; 1f4041d7487bb61eb858e695fac91694 ;
+----------------------------------------+--------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |CPU_top                                        ; 60 (1)              ; 51 (0)                    ; 48                ; 0          ; 0    ; 0            ; |CPU_top                                                                                                  ; CPU_top             ; work         ;
;    |CPU:cpu0|                                   ; 34 (1)              ; 26 (14)                   ; 48                ; 0          ; 0    ; 0            ; |CPU_top|CPU:cpu0                                                                                         ; CPU                 ; work         ;
;       |ALU_v2:alu|                              ; 16 (0)              ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_top|CPU:cpu0|ALU_v2:alu                                                                              ; ALU_v2              ; work         ;
;          |mux_21:op_e_mux|                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_top|CPU:cpu0|ALU_v2:alu|mux_21:op_e_mux                                                              ; mux_21              ; work         ;
;          |sfixed_adder:a1|                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_top|CPU:cpu0|ALU_v2:alu|sfixed_adder:a1                                                              ; sfixed_adder        ; work         ;
;       |instruction_decoder:id|                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_top|CPU:cpu0|instruction_decoder:id                                                                  ; instruction_decoder ; work         ;
;       |program_counter:pc|                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_top|CPU:cpu0|program_counter:pc                                                                      ; program_counter     ; work         ;
;       |program_memory:pm|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_top|CPU:cpu0|program_memory:pm                                                                       ; program_memory      ; work         ;
;       |register_file:rf|                        ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |CPU_top|CPU:cpu0|register_file:rf                                                                        ; register_file       ; work         ;
;          |dual_port_SRAM:sr0|                   ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |CPU_top|CPU:cpu0|register_file:rf|dual_port_SRAM:sr0                                                     ; dual_port_SRAM      ; work         ;
;             |altsyncram:gpr_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 24                ; 0          ; 0    ; 0            ; |CPU_top|CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_0                                ; altsyncram          ; work         ;
;                |altsyncram_37s1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 24                ; 0          ; 0    ; 0            ; |CPU_top|CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_0|altsyncram_37s1:auto_generated ; altsyncram_37s1     ; work         ;
;             |altsyncram:gpr_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 24                ; 0          ; 0    ; 0            ; |CPU_top|CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_1                                ; altsyncram          ; work         ;
;                |altsyncram_37s1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 24                ; 0          ; 0    ; 0            ; |CPU_top|CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_1|altsyncram_37s1:auto_generated ; altsyncram_37s1     ; work         ;
;    |clk_divider:cd0|                            ; 25 (25)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU_top|clk_divider:cd0                                                                                  ; clk_divider         ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; CPU:cpu0|ALU_imm[7]                   ; Merged with CPU:cpu0|wr_addr[1]        ;
; CPU:cpu0|wr_addr[0]                   ; Merged with CPU:cpu0|ALU_imm[6]        ;
; CPU:cpu0|ALU_imm[1]                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                 ;
+--------------------------------------------------------------+--------------------------------------------------------+------+
; Register Name                                                ; Megafunction                                           ; Type ;
+--------------------------------------------------------------+--------------------------------------------------------+------+
; CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|rd_data_b[0..7] ; CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|gpr_rtl_0 ; RAM  ;
; CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|rd_data_a[0..7] ; CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|gpr_rtl_1 ; RAM  ;
+--------------------------------------------------------------+--------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CPU_top|CPU:cpu0|ALU_v2:alu|op_e_reg[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_0|altsyncram_37s1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_1|altsyncram_37s1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_divider:cd0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DIV_FACTOR     ; 25    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0 ;
+------------------+-------+----------------------------+
; Parameter Name   ; Value ; Type                       ;
+------------------+-------+----------------------------+
; INSTR_WIDTH      ; 24    ; Signed Integer             ;
; OPCODE_WIDTH     ; 3     ; Signed Integer             ;
; INSTR_ADDR_WIDTH ; 4     ; Signed Integer             ;
; REG_ADDR_WIDTH   ; 2     ; Signed Integer             ;
; BUS_WIDTH        ; 8     ; Signed Integer             ;
+------------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|mux_21:PC_en_mux ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; BIT_WIDTH      ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|program_counter:pc ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; ADDR_WIDTH     ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|program_memory:pm ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; ADDR_WIDTH     ; 4     ; Signed Integer                                 ;
; INSTR_WIDTH    ; 24    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|register_file:rf ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; BUS_WIDTH      ; 8     ; Signed Integer                                ;
; DEPTH          ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|register_file:rf|dual_port_SRAM:sr0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 8     ; Signed Integer                                                   ;
; DEPTH          ; 3     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|instruction_decoder:id ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; OPCODE_WIDTH   ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; BUS_WIDTH      ; 8     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|mux_21:e_add_mux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; BIT_WIDTH      ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|mux_21:op_e_mux ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; BIT_WIDTH      ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|sfixed_adder:a0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; A_LEFT         ; 7     ; Signed Integer                                          ;
; A_RIGHT        ; 0     ; Signed Integer                                          ;
; B_LEFT         ; 7     ; Signed Integer                                          ;
; B_RIGHT        ; 0     ; Signed Integer                                          ;
; OUT_LEFT       ; 7     ; Signed Integer                                          ;
; OUT_RIGHT      ; 0     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|sfixed_adder:a1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; A_LEFT         ; 7     ; Signed Integer                                          ;
; A_RIGHT        ; 0     ; Signed Integer                                          ;
; B_LEFT         ; 7     ; Signed Integer                                          ;
; B_RIGHT        ; 0     ; Signed Integer                                          ;
; OUT_LEFT       ; 7     ; Signed Integer                                          ;
; OUT_RIGHT      ; 0     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_0 ;
+------------------------------------+-------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                           ; Type                        ;
+------------------------------------+-------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                     ;
; WIDTH_A                            ; 8                                               ; Untyped                     ;
; WIDTHAD_A                          ; 2                                               ; Untyped                     ;
; NUMWORDS_A                         ; 3                                               ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                     ;
; WIDTH_B                            ; 8                                               ; Untyped                     ;
; WIDTHAD_B                          ; 2                                               ; Untyped                     ;
; NUMWORDS_B                         ; 3                                               ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                     ;
; BYTE_SIZE                          ; 8                                               ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                     ;
; INIT_FILE                          ; db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_37s1                                 ; Untyped                     ;
+------------------------------------+-------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_1 ;
+------------------------------------+-------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                           ; Type                        ;
+------------------------------------+-------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                     ;
; WIDTH_A                            ; 8                                               ; Untyped                     ;
; WIDTHAD_A                          ; 2                                               ; Untyped                     ;
; NUMWORDS_A                         ; 3                                               ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                     ;
; WIDTH_B                            ; 8                                               ; Untyped                     ;
; WIDTHAD_B                          ; 2                                               ; Untyped                     ;
; NUMWORDS_B                         ; 3                                               ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                     ;
; BYTE_SIZE                          ; 8                                               ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                     ;
; INIT_FILE                          ; db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_37s1                                 ; Untyped                     ;
+------------------------------------+-------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                            ;
+-------------------------------------+-------------------+---------+----------------------------------+
; File                                ; Location          ; Library ; Checksum                         ;
+-------------------------------------+-------------------+---------+----------------------------------+
; ../../programs/prog_3.hex           ; Project Directory ; work    ; 146fc4ee63211d8145a35f404adef94c ;
; ../../rtl/v8/ALU_v2.sv              ; Project Directory ; work    ; 8136ab3fbe1cc043733ca7df03919c34 ;
; ../../rtl/v8/CPU.sv                 ; Project Directory ; work    ; 2d425851b8a8463d6b94682089c94672 ;
; ../../rtl/v8/CPU_top.sv             ; Project Directory ; work    ; 5aac06aea997cceba560bf53b798733e ;
; ../../rtl/v8/clk_divider.sv         ; Project Directory ; work    ; d94af286c5bdfadcb0d0cd6e6de6c565 ;
; ../../rtl/v8/dual_port_SRAM.sv      ; Project Directory ; work    ; 7b463be1667d0ece4d457d9a72b9a09d ;
; ../../rtl/v8/instruction_decoder.sv ; Project Directory ; work    ; 430a09cc9413f2285eefa7d6a76ac89e ;
; ../../rtl/v8/mux_21.sv              ; Project Directory ; work    ; 52f08a77c0834786444f376627a181ca ;
; ../../rtl/v8/opcodes.sv             ; Project Directory ; work    ; 61153a5f0099706d31fd88dff2dc43b3 ;
; ../../rtl/v8/program_counter.sv     ; Project Directory ; work    ; 8726230e08ad155569c9eb0c873b096a ;
; ../../rtl/v8/program_memory.sv      ; Project Directory ; work    ; 85180692ef99032de4d6434af975e1f9 ;
; ../../rtl/v8/register_file.sv       ; Project Directory ; work    ; b266d9497eacefc9e030baa3beca1f78 ;
; ../../rtl/v8/sfixed_adder.sv        ; Project Directory ; work    ; 6fc00609ff7d72b5d83d802aa8bcc837 ;
+-------------------------------------+-------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------------------+---------------------+
; Type                          ; Count               ;
+-------------------------------+---------------------+
; arriav_ff                     ; 51                  ;
;     CLR                       ; 4                   ;
;     ENA                       ; 8                   ;
;     plain                     ; 39                  ;
; arriav_lcell_comb             ; 60                  ;
;     arith                     ; 24                  ;
;         1 data inputs         ; 23                  ;
;         2 data inputs         ; 1                   ;
;     normal                    ; 28                  ;
;         0 data inputs         ; 1                   ;
;         1 data inputs         ; 1                   ;
;         2 data inputs         ; 1                   ;
;         3 data inputs         ; 4                   ;
;         4 data inputs         ; 19                  ;
;         5 data inputs         ; 1                   ;
;         6 data inputs         ; 1                   ;
;     shared                    ; 8                   ;
;         3 data inputs         ; 8                   ;
; blackbox                      ; 1                   ;
;             LU_mult_stage:am1 ; 1                   ;
; boundary_port                 ; 19                  ;
; stratixv_ram_block            ; 16                  ;
;                               ;                     ;
; Max LUT depth                 ; 3.30                ;
; Average LUT depth             ; 1.68                ;
+-------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ALU_mult_stage:am1" Resource Utilization by Entity                                                                                                                                                                           ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                            ; Entity Name    ; Library Name ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------+----------------+--------------+
; |CPU_top                      ; 8 (0)               ; 16 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |CPU_top                                                       ; CPU_top        ; work         ;
;    |CPU:cpu0|                 ; 8 (0)               ; 16 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |CPU_top|CPU:cpu0                                              ; CPU            ; work         ;
;       |ALU_v2:alu|            ; 8 (0)               ; 16 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |CPU_top|CPU:cpu0|ALU_v2:alu                                   ; ALU_v2         ; work         ;
;          |ALU_mult_stage:am1| ; 8 (8)               ; 16 (16)                   ; 0                 ; 2          ; 0    ; 0            ; |CPU_top|CPU:cpu0|ALU_v2:alu|ALU_mult_stage:am1                ; ALU_mult_stage ; work         ;
;             |sfixed_mult:m0|  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |CPU_top|CPU:cpu0|ALU_v2:alu|ALU_mult_stage:am1|sfixed_mult:m0 ; sfixed_mult    ; work         ;
;             |sfixed_mult:m1|  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |CPU_top|CPU:cpu0|ALU_v2:alu|ALU_mult_stage:am1|sfixed_mult:m1 ; sfixed_mult    ; work         ;
+-------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|ALU_mult_stage:am1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; BUS_WIDTH      ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|ALU_mult_stage:am1|sfixed_mult:m0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; A_LEFT         ; 7     ; Signed Integer                                                            ;
; A_RIGHT        ; 0     ; Signed Integer                                                            ;
; B_LEFT         ; 0     ; Signed Integer                                                            ;
; B_RIGHT        ; 7     ; Signed Integer                                                            ;
; OUT_LEFT       ; 7     ; Signed Integer                                                            ;
; OUT_RIGHT      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu0|ALU_v2:alu|ALU_mult_stage:am1|sfixed_mult:m1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; A_LEFT         ; 7     ; Signed Integer                                                            ;
; A_RIGHT        ; 0     ; Signed Integer                                                            ;
; B_LEFT         ; 0     ; Signed Integer                                                            ;
; B_RIGHT        ; 7     ; Signed Integer                                                            ;
; OUT_LEFT       ; 7     ; Signed Integer                                                            ;
; OUT_RIGHT      ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                       ;
+--------------------------------+-------------------+---------+----------------------------------+
; File                           ; Location          ; Library ; Checksum                         ;
+--------------------------------+-------------------+---------+----------------------------------+
; ../../rtl/v8/ALU_mult_stage.sv ; Project Directory ; work    ; 1f4041d7487bb61eb858e695fac91694 ;
; ../../rtl/v8/sfixed_mult.sv    ; Project Directory ; work    ; 515976edb96ce8945839f4bc570cc317 ;
+--------------------------------+-------------------+---------+----------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ALU_mult_stage:am1 ;
+-----------------------+--------------------------------------------+
; Type                  ; Count                                      ;
+-----------------------+--------------------------------------------+
; arriav_ff             ; 16                                         ;
;     ENA               ; 16                                         ;
; arriav_lcell_comb     ; 8                                          ;
;     normal            ; 8                                          ;
;         2 data inputs ; 8                                          ;
; arriav_mac            ; 2                                          ;
; boundary_port         ; 44                                         ;
;                       ;                                            ;
; Max LUT depth         ; 1.00                                       ;
; Average LUT depth     ; 0.25                                       ;
+-----------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu0|ALU_v2:alu"                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sw   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu0|program_memory:pm"                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; instr[23..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instr[8]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------+
; Elapsed Time Per Partition        ;
+--------------------+--------------+
; Partition Name     ; Elapsed Time ;
+--------------------+--------------+
; Top                ; 00:00:03     ;
; ALU_mult_stage:am1 ; 00:00:03     ;
+--------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Tue Apr 25 15:20:42 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
    Info (16304): Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU.sv
    Info (12023): Found entity 1: ALU File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_mult_stage.sv
    Info (12023): Found entity 1: ALU_mult_stage File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_mult_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv
    Info (12023): Found entity 1: ALU_v2 File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/clk_divider.sv
    Info (12023): Found entity 1: clk_divider File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/clk_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv
    Info (12023): Found entity 1: CPU File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU_top.sv
    Info (12023): Found entity 1: CPU_top File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU_top.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/datatypes.sv
    Info (12022): Found design unit 1: datatypes (SystemVerilog) File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/datatypes.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/dual_port_SRAM.sv
    Info (12023): Found entity 1: dual_port_SRAM File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/dual_port_SRAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/instruction_decoder.sv
    Info (12023): Found entity 1: instruction_decoder File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/instruction_decoder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/mux_21.sv
    Info (12023): Found entity 1: mux_21 File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/mux_21.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/opcodes.sv
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_counter.sv
    Info (12023): Found entity 1: program_counter File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_memory.sv
    Info (12023): Found entity 1: program_memory File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/register_file.sv
    Info (12023): Found entity 1: register_file File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_adder.sv
    Info (12023): Found entity 1: sfixed_adder File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_adder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_mult.sv
    Info (12023): Found entity 1: sfixed_mult File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_mult.sv Line: 1
Info (12127): Elaborating entity "CPU_top" for the top level hierarchy
Info (12128): Elaborating entity "clk_divider" for hierarchy "clk_divider:cd0" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU_top.sv Line: 16
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:cpu0" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU_top.sv Line: 24
Info (12128): Elaborating entity "mux_21" for hierarchy "CPU:cpu0|mux_21:PC_en_mux" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv Line: 46
Info (12128): Elaborating entity "program_counter" for hierarchy "CPU:cpu0|program_counter:pc" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv Line: 57
Info (12128): Elaborating entity "program_memory" for hierarchy "CPU:cpu0|program_memory:pm" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv Line: 68
Warning (10030): Net "prog_mem.data_a" at program_memory.sv(9) has no driver or initial value, using a default initial value '0' File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_memory.sv Line: 9
Warning (10030): Net "prog_mem.waddr_a" at program_memory.sv(9) has no driver or initial value, using a default initial value '0' File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_memory.sv Line: 9
Warning (10030): Net "prog_mem.we_a" at program_memory.sv(9) has no driver or initial value, using a default initial value '0' File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_memory.sv Line: 9
Info (12128): Elaborating entity "register_file" for hierarchy "CPU:cpu0|register_file:rf" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv Line: 94
Info (12128): Elaborating entity "dual_port_SRAM" for hierarchy "CPU:cpu0|register_file:rf|dual_port_SRAM:sr0" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/register_file.sv Line: 25
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "CPU:cpu0|instruction_decoder:id" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv Line: 109
Info (12128): Elaborating entity "ALU_v2" for hierarchy "CPU:cpu0|ALU_v2:alu" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv Line: 135
Info (12128): Elaborating entity "mux_21" for hierarchy "CPU:cpu0|ALU_v2:alu|mux_21:e_add_mux" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv Line: 26
Info (12128): Elaborating entity "ALU_mult_stage" for hierarchy "CPU:cpu0|ALU_v2:alu|ALU_mult_stage:am1" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv Line: 58
Info (12128): Elaborating entity "sfixed_mult" for hierarchy "CPU:cpu0|ALU_v2:alu|ALU_mult_stage:am1|sfixed_mult:m0" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_mult_stage.sv Line: 49
Info (12128): Elaborating entity "sfixed_adder" for hierarchy "CPU:cpu0|ALU_v2:alu|sfixed_adder:a0" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv Line: 71
Info (12206): 2 design partitions require synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
    Info (12211): Partition "ALU_mult_stage:am1" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281037): Using 16 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Tue Apr 25 15:20:56 2023
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top affine_CPU_v8 -c CPU_top
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Tue Apr 25 15:20:56 2023
Info: Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=ALU_mult_stage:am1 affine_CPU_v8 -c CPU_top
Info (13005): Duplicate registers merged to single register
    Info (13350): Duplicate register "CPU:cpu0|ALU_imm[7]" merged to single register "CPU:cpu0|wr_addr[1]" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv Line: 117
    Info (13350): Duplicate register "CPU:cpu0|wr_addr[0]" merged to single register "CPU:cpu0|ALU_imm[6]" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv Line: 76
Warning (14130): Reduced register "CPU:cpu0|ALU_imm[1]" with stuck data_in port to stuck value GND File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv Line: 117
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|gpr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 3
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 3
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|gpr_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 3
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 3
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (270000): Limiting DSP block usage to 1 DSP block(s) for the partition CPU:cpu0|ALU_v2:alu|ALU_mult_stage:am1
Info (12130): Elaborated megafunction instantiation "CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_0"
Info (12133): Instantiated megafunction "CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "3"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_37s1.tdf
    Info (12023): Found entity 1: altsyncram_37s1 File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/v8/db/altsyncram_37s1.tdf Line: 28
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ALU_mult_stage:am1 File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv Line: 58
Info (12130): Elaborated megafunction instantiation "CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_1"
Info (12133): Instantiated megafunction "CPU:cpu0|register_file:rf|dual_port_SRAM:sr0|altsyncram:gpr_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "3"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (270000): Limiting DSP block usage to 1 DSP block(s) for the partition Top
Info (286031): Timing-Driven Synthesis is running on partition "ALU_mult_stage:am1"
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (21057): Implemented 70 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 24 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1038 megabytes
    Info: Processing ended: Tue Apr 25 15:20:58 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01
Info (21057): Implemented 100 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 64 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21071): Implemented 1 partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1145 megabytes
    Info: Processing ended: Tue Apr 25 15:20:58 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1174 megabytes
    Info: Processing ended: Tue Apr 25 15:20:59 2023
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:39


