v 20081231 1
B 400 300 1200 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 700 700 9 8 1 0 0 0 1
NAND
P 200 1000 400 1000 1 0 0
{
T 200 1000 5 10 0 0 180 0 1
pintype=in
T 455 995 5 10 1 1 0 0 1
pinlabel=IN-1
T 305 1045 5 10 1 1 0 6 1
pinnumber=4
T 200 1000 5 10 0 0 180 0 1
pinseq=4
}
P 200 400 400 400 1 0 0
{
T 200 400 5 10 0 0 180 0 1
pintype=in
T 455 395 5 10 1 1 0 0 1
pinlabel=IN-2
T 305 445 5 10 1 1 0 6 1
pinnumber=5
T 200 400 5 10 0 0 180 0 1
pinseq=5
}
P 1000 100 1000 300 1 0 0
{
T 1000 100 5 10 0 0 180 0 1
pintype=pwr
T 1245 500 5 10 1 1 180 0 1
pinlabel=V-
T 795 250 5 10 1 1 180 6 1
pinnumber=3
T 1000 100 5 10 0 0 180 0 1
pinseq=3
}
P 1000 1400 1000 1200 1 0 0
{
T 1000 1400 5 10 0 0 180 0 1
pintype=pwr
T 955 1100 5 10 1 1 180 6 1
pinlabel=V+
T 1205 1550 5 10 1 1 180 0 1
pinnumber=2
T 1000 1400 5 10 0 0 180 0 1
pinseq=2
}
P 1800 800 1600 800 1 0 0
{
T 1800 800 5 10 0 0 180 0 1
pintype=out
T 1545 795 5 10 1 1 0 6 1
pinlabel=out
T 1695 845 5 10 1 1 0 0 1
pinnumber=1
T 1800 800 5 10 0 0 180 0 1
pinseq=1
}
T 275 95 8 10 1 1 0 0 1
refdes=X?
T 1075 90 8 10 1 1 0 0 1
device=2NAND1-model
T 175 90 8 10 0 1 0 0 1
numslots=1
T 175 90 8 10 0 1 0 0 1
numslots=1
T 175 90 8 10 0 1 0 0 1
slotdef=1:1,2,3,4,5
