--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
Nexys2_programmer.tsi -s 4 -n 3 -fastpaths -xml Nexys2_programmer.twx
Nexys2_programmer.ncd -o Nexys2_programmer.twr Nexys2_programmer.pcf -ucf
Nexys2_500General.ucf

Design file:              Nexys2_programmer.ncd
Physical constraint file: Nexys2_programmer.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_inst/DCM_SP_INST/CLKIN
  Logical resource: PLL_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_inst/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_inst/DCM_SP_INST/CLKIN
  Logical resource: PLL_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_inst/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: PLL_inst/DCM_SP_INST/CLKIN
  Logical resource: PLL_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_inst/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_inst_CLK0_BUF = PERIOD TIMEGRP "PLL_inst_CLK0_BUF" 
TS_sys_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 165019 paths analyzed, 5919 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.306ns.
--------------------------------------------------------------------------------

Paths for end point CPU_inst/ALU_inst/z (SLICE_X27Y50.G3), 12180 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/dest_waddr2_0 (FF)
  Destination:          CPU_inst/ALU_inst/z (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.296ns (Levels of Logic = 13)
  Clock Path Skew:      -0.010ns (0.113 - 0.123)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/dest_waddr2_0 to CPU_inst/ALU_inst/z
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.YQ      Tcko                  0.652   CPU_inst/dest_waddr2<1>
                                                       CPU_inst/dest_waddr2_0
    SLICE_X34Y30.G2      net (fanout=15)       1.437   CPU_inst/dest_waddr2<0>
    SLICE_X34Y30.Y       Tilo                  0.759   CPU_inst/reg_file_inst/ial_7_not0001
                                                       CPU_inst/reg_file_inst/aux2_15_and000011
    SLICE_X28Y52.G1      net (fanout=7)        1.463   CPU_inst/reg_file_inst/N2
    SLICE_X28Y52.Y       Tilo                  0.759   CPU_inst/b_data<7>
                                                       CPU_inst/reg_file_inst/bl_forward1
    SLICE_X25Y40.F1      net (fanout=19)       0.908   CPU_inst/reg_file_inst/bl_forward
    SLICE_X25Y40.X       Tilo                  0.704   CPU_inst/b_data<0>
                                                       CPU_inst/reg_file_inst/b_data_0_mux00001
    SLICE_X31Y57.F4      net (fanout=3)        1.274   CPU_inst/b_data<0>
    SLICE_X31Y57.COUT    Topcyf                1.162   CPU_inst/ALU_inst/add_result<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_lut<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<1>
    SLICE_X31Y58.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<1>
    SLICE_X31Y58.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X31Y61.X       Tcinx                 0.462   CPU_inst/ALU_inst/add_result<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<8>
    SLICE_X29Y67.G1      net (fanout=2)        0.835   CPU_inst/ALU_inst/add_result<8>
    SLICE_X29Y67.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f514
                                                       CPU_inst/ALU_inst/add_result<8>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_13
    SLICE_X29Y66.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f514
    SLICE_X29Y66.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<8>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_13
    SLICE_X31Y65.F1      net (fanout=3)        1.053   CPU_inst/ALU_inst/alu_result<8>
    SLICE_X31Y65.X       Tilo                  0.704   CPU_inst/ALU_inst/z_and00167
                                                       CPU_inst/ALU_inst/z_and00167
    SLICE_X30Y59.F1      net (fanout=1)        0.619   CPU_inst/ALU_inst/z_and00167
    SLICE_X30Y59.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001621
    SLICE_X27Y50.G3      net (fanout=2)        1.159   CPU_inst/ALU_inst/z_and0016
    SLICE_X27Y50.CLK     Tgck                  0.837   CPU_inst/ALU_inst/z
                                                       CPU_inst/ALU_inst/z_mux0000411
                                                       CPU_inst/ALU_inst/z
    -------------------------------------------------  ---------------------------
    Total                                     17.296ns (8.548ns logic, 8.748ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/reg_file_inst/prev_a_address_1 (FF)
  Destination:          CPU_inst/ALU_inst/z (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.279ns (Levels of Logic = 13)
  Clock Path Skew:      -0.005ns (0.113 - 0.118)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/reg_file_inst/prev_a_address_1 to CPU_inst/ALU_inst/z
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.XQ      Tcko                  0.592   CPU_inst/reg_file_inst/prev_a_address<1>
                                                       CPU_inst/reg_file_inst/prev_a_address_1
    SLICE_X29Y55.G2      net (fanout=4)        1.318   CPU_inst/reg_file_inst/prev_a_address<1>
    SLICE_X29Y55.Y       Tilo                  0.704   CPU_inst/ALU_inst/alu_result_mux0000<6>
                                                       CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000526
    SLICE_X30Y56.F2      net (fanout=1)        0.398   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000526
    SLICE_X30Y56.X       Tilo                  0.759   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000
                                                       CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000578
    SLICE_X31Y54.F1      net (fanout=2)        0.751   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000
    SLICE_X31Y54.X       Tilo                  0.704   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y56.F1      net (fanout=20)       1.230   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y56.X       Tilo                  0.759   CPU_inst/a_data<3>
                                                       CPU_inst/reg_file_inst/a_data_3_mux0000
    SLICE_X31Y58.BY      net (fanout=8)        1.032   CPU_inst/a_data<3>
    SLICE_X31Y58.COUT    Tbycy                 0.972   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X31Y61.X       Tcinx                 0.462   CPU_inst/ALU_inst/add_result<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<8>
    SLICE_X29Y67.G1      net (fanout=2)        0.835   CPU_inst/ALU_inst/add_result<8>
    SLICE_X29Y67.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f514
                                                       CPU_inst/ALU_inst/add_result<8>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_13
    SLICE_X29Y66.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f514
    SLICE_X29Y66.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<8>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_13
    SLICE_X31Y65.F1      net (fanout=3)        1.053   CPU_inst/ALU_inst/alu_result<8>
    SLICE_X31Y65.X       Tilo                  0.704   CPU_inst/ALU_inst/z_and00167
                                                       CPU_inst/ALU_inst/z_and00167
    SLICE_X30Y59.F1      net (fanout=1)        0.619   CPU_inst/ALU_inst/z_and00167
    SLICE_X30Y59.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001621
    SLICE_X27Y50.G3      net (fanout=2)        1.159   CPU_inst/ALU_inst/z_and0016
    SLICE_X27Y50.CLK     Tgck                  0.837   CPU_inst/ALU_inst/z
                                                       CPU_inst/ALU_inst/z_mux0000411
                                                       CPU_inst/ALU_inst/z
    -------------------------------------------------  ---------------------------
    Total                                     17.279ns (8.884ns logic, 8.395ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/reg_file_inst/prev_a_address_1 (FF)
  Destination:          CPU_inst/ALU_inst/z (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.053ns (Levels of Logic = 14)
  Clock Path Skew:      -0.005ns (0.113 - 0.118)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/reg_file_inst/prev_a_address_1 to CPU_inst/ALU_inst/z
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.XQ      Tcko                  0.592   CPU_inst/reg_file_inst/prev_a_address<1>
                                                       CPU_inst/reg_file_inst/prev_a_address_1
    SLICE_X29Y55.G2      net (fanout=4)        1.318   CPU_inst/reg_file_inst/prev_a_address<1>
    SLICE_X29Y55.Y       Tilo                  0.704   CPU_inst/ALU_inst/alu_result_mux0000<6>
                                                       CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000526
    SLICE_X30Y56.F2      net (fanout=1)        0.398   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000526
    SLICE_X30Y56.X       Tilo                  0.759   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000
                                                       CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000578
    SLICE_X31Y54.F1      net (fanout=2)        0.751   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000
    SLICE_X31Y54.X       Tilo                  0.704   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X27Y51.F3      net (fanout=20)       0.667   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X27Y51.X       Tilo                  0.704   CPU_inst/a_data<1>
                                                       CPU_inst/reg_file_inst/a_data_1_mux0000
    SLICE_X31Y57.BY      net (fanout=8)        1.306   CPU_inst/a_data<1>
    SLICE_X31Y57.COUT    Tbycy                 0.972   CPU_inst/ALU_inst/add_result<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<1>
    SLICE_X31Y58.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<1>
    SLICE_X31Y58.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X31Y61.X       Tcinx                 0.462   CPU_inst/ALU_inst/add_result<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<8>
    SLICE_X29Y67.G1      net (fanout=2)        0.835   CPU_inst/ALU_inst/add_result<8>
    SLICE_X29Y67.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f514
                                                       CPU_inst/ALU_inst/add_result<8>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_13
    SLICE_X29Y66.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f514
    SLICE_X29Y66.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<8>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_13
    SLICE_X31Y65.F1      net (fanout=3)        1.053   CPU_inst/ALU_inst/alu_result<8>
    SLICE_X31Y65.X       Tilo                  0.704   CPU_inst/ALU_inst/z_and00167
                                                       CPU_inst/ALU_inst/z_and00167
    SLICE_X30Y59.F1      net (fanout=1)        0.619   CPU_inst/ALU_inst/z_and00167
    SLICE_X30Y59.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001621
    SLICE_X27Y50.G3      net (fanout=2)        1.159   CPU_inst/ALU_inst/z_and0016
    SLICE_X27Y50.CLK     Tgck                  0.837   CPU_inst/ALU_inst/z
                                                       CPU_inst/ALU_inst/z_mux0000411
                                                       CPU_inst/ALU_inst/z
    -------------------------------------------------  ---------------------------
    Total                                     17.053ns (8.947ns logic, 8.106ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU_inst/ALU_inst/p (SLICE_X29Y50.F4), 12180 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/dest_waddr2_0 (FF)
  Destination:          CPU_inst/ALU_inst/p (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.978ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.117 - 0.123)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/dest_waddr2_0 to CPU_inst/ALU_inst/p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.YQ      Tcko                  0.652   CPU_inst/dest_waddr2<1>
                                                       CPU_inst/dest_waddr2_0
    SLICE_X34Y30.G2      net (fanout=15)       1.437   CPU_inst/dest_waddr2<0>
    SLICE_X34Y30.Y       Tilo                  0.759   CPU_inst/reg_file_inst/ial_7_not0001
                                                       CPU_inst/reg_file_inst/aux2_15_and000011
    SLICE_X28Y52.G1      net (fanout=7)        1.463   CPU_inst/reg_file_inst/N2
    SLICE_X28Y52.Y       Tilo                  0.759   CPU_inst/b_data<7>
                                                       CPU_inst/reg_file_inst/bl_forward1
    SLICE_X25Y40.F1      net (fanout=19)       0.908   CPU_inst/reg_file_inst/bl_forward
    SLICE_X25Y40.X       Tilo                  0.704   CPU_inst/b_data<0>
                                                       CPU_inst/reg_file_inst/b_data_0_mux00001
    SLICE_X31Y57.F4      net (fanout=3)        1.274   CPU_inst/b_data<0>
    SLICE_X31Y57.COUT    Topcyf                1.162   CPU_inst/ALU_inst/add_result<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_lut<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<1>
    SLICE_X31Y58.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<1>
    SLICE_X31Y58.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X31Y61.X       Tcinx                 0.462   CPU_inst/ALU_inst/add_result<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<8>
    SLICE_X29Y67.G1      net (fanout=2)        0.835   CPU_inst/ALU_inst/add_result<8>
    SLICE_X29Y67.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f514
                                                       CPU_inst/ALU_inst/add_result<8>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_13
    SLICE_X29Y66.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f514
    SLICE_X29Y66.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<8>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_13
    SLICE_X31Y65.F1      net (fanout=3)        1.053   CPU_inst/ALU_inst/alu_result<8>
    SLICE_X31Y65.X       Tilo                  0.704   CPU_inst/ALU_inst/z_and00167
                                                       CPU_inst/ALU_inst/z_and00167
    SLICE_X30Y59.F1      net (fanout=1)        0.619   CPU_inst/ALU_inst/z_and00167
    SLICE_X30Y59.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001621
    SLICE_X29Y50.F4      net (fanout=2)        0.841   CPU_inst/ALU_inst/z_and0016
    SLICE_X29Y50.CLK     Tfck                  0.837   CPU_inst/ALU_inst/p
                                                       CPU_inst/ALU_inst/p_mux0001
                                                       CPU_inst/ALU_inst/p
    -------------------------------------------------  ---------------------------
    Total                                     16.978ns (8.548ns logic, 8.430ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/reg_file_inst/prev_a_address_1 (FF)
  Destination:          CPU_inst/ALU_inst/p (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.961ns (Levels of Logic = 13)
  Clock Path Skew:      -0.001ns (0.117 - 0.118)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/reg_file_inst/prev_a_address_1 to CPU_inst/ALU_inst/p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.XQ      Tcko                  0.592   CPU_inst/reg_file_inst/prev_a_address<1>
                                                       CPU_inst/reg_file_inst/prev_a_address_1
    SLICE_X29Y55.G2      net (fanout=4)        1.318   CPU_inst/reg_file_inst/prev_a_address<1>
    SLICE_X29Y55.Y       Tilo                  0.704   CPU_inst/ALU_inst/alu_result_mux0000<6>
                                                       CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000526
    SLICE_X30Y56.F2      net (fanout=1)        0.398   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000526
    SLICE_X30Y56.X       Tilo                  0.759   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000
                                                       CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000578
    SLICE_X31Y54.F1      net (fanout=2)        0.751   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000
    SLICE_X31Y54.X       Tilo                  0.704   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y56.F1      net (fanout=20)       1.230   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y56.X       Tilo                  0.759   CPU_inst/a_data<3>
                                                       CPU_inst/reg_file_inst/a_data_3_mux0000
    SLICE_X31Y58.BY      net (fanout=8)        1.032   CPU_inst/a_data<3>
    SLICE_X31Y58.COUT    Tbycy                 0.972   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X31Y61.X       Tcinx                 0.462   CPU_inst/ALU_inst/add_result<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<8>
    SLICE_X29Y67.G1      net (fanout=2)        0.835   CPU_inst/ALU_inst/add_result<8>
    SLICE_X29Y67.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f514
                                                       CPU_inst/ALU_inst/add_result<8>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_13
    SLICE_X29Y66.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f514
    SLICE_X29Y66.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<8>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_13
    SLICE_X31Y65.F1      net (fanout=3)        1.053   CPU_inst/ALU_inst/alu_result<8>
    SLICE_X31Y65.X       Tilo                  0.704   CPU_inst/ALU_inst/z_and00167
                                                       CPU_inst/ALU_inst/z_and00167
    SLICE_X30Y59.F1      net (fanout=1)        0.619   CPU_inst/ALU_inst/z_and00167
    SLICE_X30Y59.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001621
    SLICE_X29Y50.F4      net (fanout=2)        0.841   CPU_inst/ALU_inst/z_and0016
    SLICE_X29Y50.CLK     Tfck                  0.837   CPU_inst/ALU_inst/p
                                                       CPU_inst/ALU_inst/p_mux0001
                                                       CPU_inst/ALU_inst/p
    -------------------------------------------------  ---------------------------
    Total                                     16.961ns (8.884ns logic, 8.077ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/reg_file_inst/prev_a_address_1 (FF)
  Destination:          CPU_inst/ALU_inst/p (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.735ns (Levels of Logic = 14)
  Clock Path Skew:      -0.001ns (0.117 - 0.118)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/reg_file_inst/prev_a_address_1 to CPU_inst/ALU_inst/p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.XQ      Tcko                  0.592   CPU_inst/reg_file_inst/prev_a_address<1>
                                                       CPU_inst/reg_file_inst/prev_a_address_1
    SLICE_X29Y55.G2      net (fanout=4)        1.318   CPU_inst/reg_file_inst/prev_a_address<1>
    SLICE_X29Y55.Y       Tilo                  0.704   CPU_inst/ALU_inst/alu_result_mux0000<6>
                                                       CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000526
    SLICE_X30Y56.F2      net (fanout=1)        0.398   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000526
    SLICE_X30Y56.X       Tilo                  0.759   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000
                                                       CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000578
    SLICE_X31Y54.F1      net (fanout=2)        0.751   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000
    SLICE_X31Y54.X       Tilo                  0.704   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X27Y51.F3      net (fanout=20)       0.667   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X27Y51.X       Tilo                  0.704   CPU_inst/a_data<1>
                                                       CPU_inst/reg_file_inst/a_data_1_mux0000
    SLICE_X31Y57.BY      net (fanout=8)        1.306   CPU_inst/a_data<1>
    SLICE_X31Y57.COUT    Tbycy                 0.972   CPU_inst/ALU_inst/add_result<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<1>
    SLICE_X31Y58.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<1>
    SLICE_X31Y58.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X31Y61.X       Tcinx                 0.462   CPU_inst/ALU_inst/add_result<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<8>
    SLICE_X29Y67.G1      net (fanout=2)        0.835   CPU_inst/ALU_inst/add_result<8>
    SLICE_X29Y67.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f514
                                                       CPU_inst/ALU_inst/add_result<8>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_13
    SLICE_X29Y66.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f514
    SLICE_X29Y66.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<8>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_13
    SLICE_X31Y65.F1      net (fanout=3)        1.053   CPU_inst/ALU_inst/alu_result<8>
    SLICE_X31Y65.X       Tilo                  0.704   CPU_inst/ALU_inst/z_and00167
                                                       CPU_inst/ALU_inst/z_and00167
    SLICE_X30Y59.F1      net (fanout=1)        0.619   CPU_inst/ALU_inst/z_and00167
    SLICE_X30Y59.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001621
    SLICE_X29Y50.F4      net (fanout=2)        0.841   CPU_inst/ALU_inst/z_and0016
    SLICE_X29Y50.CLK     Tfck                  0.837   CPU_inst/ALU_inst/p
                                                       CPU_inst/ALU_inst/p_mux0001
                                                       CPU_inst/ALU_inst/p
    -------------------------------------------------  ---------------------------
    Total                                     16.735ns (8.947ns logic, 7.788ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU_inst/ALU_inst/p (SLICE_X29Y50.F2), 5702 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/dest_waddr2_0 (FF)
  Destination:          CPU_inst/ALU_inst/p (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.123ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.117 - 0.123)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/dest_waddr2_0 to CPU_inst/ALU_inst/p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.YQ      Tcko                  0.652   CPU_inst/dest_waddr2<1>
                                                       CPU_inst/dest_waddr2_0
    SLICE_X34Y30.G2      net (fanout=15)       1.437   CPU_inst/dest_waddr2<0>
    SLICE_X34Y30.Y       Tilo                  0.759   CPU_inst/reg_file_inst/ial_7_not0001
                                                       CPU_inst/reg_file_inst/aux2_15_and000011
    SLICE_X28Y52.G1      net (fanout=7)        1.463   CPU_inst/reg_file_inst/N2
    SLICE_X28Y52.Y       Tilo                  0.759   CPU_inst/b_data<7>
                                                       CPU_inst/reg_file_inst/bl_forward1
    SLICE_X25Y40.F1      net (fanout=19)       0.908   CPU_inst/reg_file_inst/bl_forward
    SLICE_X25Y40.X       Tilo                  0.704   CPU_inst/b_data<0>
                                                       CPU_inst/reg_file_inst/b_data_0_mux00001
    SLICE_X31Y57.F4      net (fanout=3)        1.274   CPU_inst/b_data<0>
    SLICE_X31Y57.COUT    Topcyf                1.162   CPU_inst/ALU_inst/add_result<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_lut<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<1>
    SLICE_X31Y58.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<1>
    SLICE_X31Y58.Y       Tciny                 0.869   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<3>
    SLICE_X25Y57.G1      net (fanout=1)        0.797   CPU_inst/ALU_inst/add_result<3>
    SLICE_X25Y57.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f59
                                                       CPU_inst/ALU_inst/add_result<3>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_8
    SLICE_X25Y56.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f59
    SLICE_X25Y56.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<3>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_8
    SLICE_X22Y56.F4      net (fanout=3)        0.350   CPU_inst/ALU_inst/alu_result<3>
    SLICE_X22Y56.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and00177
                                                       CPU_inst/ALU_inst/z_and00177
    SLICE_X27Y56.F4      net (fanout=1)        0.309   CPU_inst/ALU_inst/z_and00177
    SLICE_X27Y56.X       Tilo                  0.704   CPU_inst/ALU_inst/z_and0017
                                                       CPU_inst/ALU_inst/z_and001721
    SLICE_X29Y50.F2      net (fanout=2)        0.984   CPU_inst/ALU_inst/z_and0017
    SLICE_X29Y50.CLK     Tfck                  0.837   CPU_inst/ALU_inst/p
                                                       CPU_inst/ALU_inst/p_mux0001
                                                       CPU_inst/ALU_inst/p
    -------------------------------------------------  ---------------------------
    Total                                     16.123ns (8.601ns logic, 7.522ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/dest_waddr2_0 (FF)
  Destination:          CPU_inst/ALU_inst/p (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.960ns (Levels of Logic = 12)
  Clock Path Skew:      -0.006ns (0.117 - 0.123)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/dest_waddr2_0 to CPU_inst/ALU_inst/p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.YQ      Tcko                  0.652   CPU_inst/dest_waddr2<1>
                                                       CPU_inst/dest_waddr2_0
    SLICE_X34Y30.G2      net (fanout=15)       1.437   CPU_inst/dest_waddr2<0>
    SLICE_X34Y30.Y       Tilo                  0.759   CPU_inst/reg_file_inst/ial_7_not0001
                                                       CPU_inst/reg_file_inst/aux2_15_and000011
    SLICE_X28Y52.G1      net (fanout=7)        1.463   CPU_inst/reg_file_inst/N2
    SLICE_X28Y52.Y       Tilo                  0.759   CPU_inst/b_data<7>
                                                       CPU_inst/reg_file_inst/bl_forward1
    SLICE_X25Y40.F1      net (fanout=19)       0.908   CPU_inst/reg_file_inst/bl_forward
    SLICE_X25Y40.X       Tilo                  0.704   CPU_inst/b_data<0>
                                                       CPU_inst/reg_file_inst/b_data_0_mux00001
    SLICE_X31Y57.F4      net (fanout=3)        1.274   CPU_inst/b_data<0>
    SLICE_X31Y57.COUT    Topcyf                1.162   CPU_inst/ALU_inst/add_result<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_lut<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<0>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<1>
    SLICE_X31Y58.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<1>
    SLICE_X31Y58.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.Y       Tciny                 0.869   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<7>
    SLICE_X27Y61.G2      net (fanout=1)        0.361   CPU_inst/ALU_inst/add_result<7>
    SLICE_X27Y61.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f513
                                                       CPU_inst/ALU_inst/add_result<7>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_12
    SLICE_X27Y60.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f513
    SLICE_X27Y60.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<7>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_12
    SLICE_X27Y56.G1      net (fanout=5)        0.728   CPU_inst/ALU_inst/alu_result<7>
    SLICE_X27Y56.Y       Tilo                  0.704   CPU_inst/ALU_inst/z_and0017
                                                       CPU_inst/ALU_inst/z_and001712
    SLICE_X27Y56.F3      net (fanout=1)        0.023   CPU_inst/ALU_inst/z_and001712/O
    SLICE_X27Y56.X       Tilo                  0.704   CPU_inst/ALU_inst/z_and0017
                                                       CPU_inst/ALU_inst/z_and001721
    SLICE_X29Y50.F2      net (fanout=2)        0.984   CPU_inst/ALU_inst/z_and0017
    SLICE_X29Y50.CLK     Tfck                  0.837   CPU_inst/ALU_inst/p
                                                       CPU_inst/ALU_inst/p_mux0001
                                                       CPU_inst/ALU_inst/p
    -------------------------------------------------  ---------------------------
    Total                                     15.960ns (8.782ns logic, 7.178ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/reg_file_inst/prev_a_address_1 (FF)
  Destination:          CPU_inst/ALU_inst/p (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.943ns (Levels of Logic = 12)
  Clock Path Skew:      -0.001ns (0.117 - 0.118)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/reg_file_inst/prev_a_address_1 to CPU_inst/ALU_inst/p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.XQ      Tcko                  0.592   CPU_inst/reg_file_inst/prev_a_address<1>
                                                       CPU_inst/reg_file_inst/prev_a_address_1
    SLICE_X29Y55.G2      net (fanout=4)        1.318   CPU_inst/reg_file_inst/prev_a_address<1>
    SLICE_X29Y55.Y       Tilo                  0.704   CPU_inst/ALU_inst/alu_result_mux0000<6>
                                                       CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000526
    SLICE_X30Y56.F2      net (fanout=1)        0.398   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000526
    SLICE_X30Y56.X       Tilo                  0.759   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000
                                                       CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000578
    SLICE_X31Y54.F1      net (fanout=2)        0.751   CPU_inst/reg_file_inst/ah_forward1_cmp_eq0000
    SLICE_X31Y54.X       Tilo                  0.704   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y56.F1      net (fanout=20)       1.230   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y56.X       Tilo                  0.759   CPU_inst/a_data<3>
                                                       CPU_inst/reg_file_inst/a_data_3_mux0000
    SLICE_X31Y58.BY      net (fanout=8)        1.032   CPU_inst/a_data<3>
    SLICE_X31Y58.COUT    Tbycy                 0.972   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X31Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X31Y60.Y       Tciny                 0.869   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<7>
    SLICE_X27Y61.G2      net (fanout=1)        0.361   CPU_inst/ALU_inst/add_result<7>
    SLICE_X27Y61.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f513
                                                       CPU_inst/ALU_inst/add_result<7>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_12
    SLICE_X27Y60.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f513
    SLICE_X27Y60.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<7>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_12
    SLICE_X27Y56.G1      net (fanout=5)        0.728   CPU_inst/ALU_inst/alu_result<7>
    SLICE_X27Y56.Y       Tilo                  0.704   CPU_inst/ALU_inst/z_and0017
                                                       CPU_inst/ALU_inst/z_and001712
    SLICE_X27Y56.F3      net (fanout=1)        0.023   CPU_inst/ALU_inst/z_and001712/O
    SLICE_X27Y56.X       Tilo                  0.704   CPU_inst/ALU_inst/z_and0017
                                                       CPU_inst/ALU_inst/z_and001721
    SLICE_X29Y50.F2      net (fanout=2)        0.984   CPU_inst/ALU_inst/z_and0017
    SLICE_X29Y50.CLK     Tfck                  0.837   CPU_inst/ALU_inst/p
                                                       CPU_inst/ALU_inst/p_mux0001
                                                       CPU_inst/ALU_inst/p
    -------------------------------------------------  ---------------------------
    Total                                     15.943ns (9.118ns logic, 6.825ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_inst_CLK0_BUF = PERIOD TIMEGRP "PLL_inst_CLK0_BUF" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU_inst/PC_inst/cstack0/Mram_stack_mem32 (SLICE_X52Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.674ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU_inst/PC_inst/cstack0/input_buf_31 (FF)
  Destination:          CPU_inst/PC_inst/cstack0/Mram_stack_mem32 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.015 - 0.012)
  Source Clock:         clk_sys rising at 20.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU_inst/PC_inst/cstack0/input_buf_31 to CPU_inst/PC_inst/cstack0/Mram_stack_mem32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.XQ      Tcko                  0.473   CPU_inst/PC_inst/cstack0/input_buf<31>
                                                       CPU_inst/PC_inst/cstack0/input_buf_31
    SLICE_X52Y53.BX      net (fanout=1)        0.353   CPU_inst/PC_inst/cstack0/input_buf<31>
    SLICE_X52Y53.CLK     Tdh         (-Th)     0.149   CPU_inst/PC_inst/cstack0/output_buf<31>
                                                       CPU_inst/PC_inst/cstack0/Mram_stack_mem32
    -------------------------------------------------  ---------------------------
    Total                                      0.677ns (0.324ns logic, 0.353ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU_inst/PC_inst/cstack0/Mram_stack_mem30 (SLICE_X52Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.682ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU_inst/PC_inst/cstack0/input_buf_29 (FF)
  Destination:          CPU_inst/PC_inst/cstack0/Mram_stack_mem30 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.023 - 0.016)
  Source Clock:         clk_sys rising at 20.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU_inst/PC_inst/cstack0/input_buf_29 to CPU_inst/PC_inst/cstack0/Mram_stack_mem30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y56.XQ      Tcko                  0.474   CPU_inst/PC_inst/cstack0/input_buf<29>
                                                       CPU_inst/PC_inst/cstack0/input_buf_29
    SLICE_X52Y57.BX      net (fanout=1)        0.364   CPU_inst/PC_inst/cstack0/input_buf<29>
    SLICE_X52Y57.CLK     Tdh         (-Th)     0.149   CPU_inst/PC_inst/cstack0/output_buf<29>
                                                       CPU_inst/PC_inst/cstack0/Mram_stack_mem30
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.325ns logic, 0.364ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU_inst/PC_inst/cstack0/Mram_stack_mem10 (SLICE_X52Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU_inst/PC_inst/cstack0/input_buf_9 (FF)
  Destination:          CPU_inst/PC_inst/cstack0/Mram_stack_mem10 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_sys rising at 20.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU_inst/PC_inst/cstack0/input_buf_9 to CPU_inst/PC_inst/cstack0/Mram_stack_mem10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y44.XQ      Tcko                  0.473   CPU_inst/PC_inst/cstack0/input_buf<9>
                                                       CPU_inst/PC_inst/cstack0/input_buf_9
    SLICE_X52Y44.BX      net (fanout=1)        0.364   CPU_inst/PC_inst/cstack0/input_buf<9>
    SLICE_X52Y44.CLK     Tdh         (-Th)     0.149   CPU_inst/PC_inst/cstack0/output_buf<9>
                                                       CPU_inst/PC_inst/cstack0/Mram_stack_mem10
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.324ns logic, 0.364ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_inst_CLK0_BUF = PERIOD TIMEGRP "PLL_inst_CLK0_BUF" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: CPU_inst/PC_inst/A_current_I<12>/SR
  Logical resource: CPU_inst/PC_inst/A_current_I_12/SR
  Location pin: SLICE_X54Y82.SR
  Clock network: _or0000
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: CPU_inst/PC_inst/A_current_I<12>/SR
  Logical resource: CPU_inst/PC_inst/A_current_I_12/SR
  Location pin: SLICE_X54Y82.SR
  Clock network: _or0000
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: CPU_inst/PC_inst/A_current_I<13>/SR
  Logical resource: CPU_inst/PC_inst/A_current_I_13/SR
  Location pin: SLICE_X54Y83.SR
  Clock network: _or0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_inst_CLKDV_BUF = PERIOD TIMEGRP "PLL_inst_CLKDV_BUF" 
TS_sys_clk / 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1127 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.861ns.
--------------------------------------------------------------------------------

Paths for end point hex_inst/seg1_s_1 (SLICE_X51Y85.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_indicators_5 (FF)
  Destination:          hex_inst/seg1_s_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.653ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_sys rising at 20.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hex_indicators_5 to hex_inst/seg1_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y84.XQ      Tcko                  0.591   hex_indicators<5>
                                                       hex_indicators_5
    SLICE_X51Y85.BX      net (fanout=1)        0.754   hex_indicators<5>
    SLICE_X51Y85.CLK     Tdick                 0.308   hex_inst/seg1_s<1>
                                                       hex_inst/seg1_s_1
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (0.899ns logic, 0.754ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point hex_inst/seg0_s_0 (SLICE_X48Y87.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_indicators_0 (FF)
  Destination:          hex_inst/seg0_s_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.651ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_sys rising at 20.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hex_indicators_0 to hex_inst/seg0_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y86.YQ      Tcko                  0.587   hex_indicators<1>
                                                       hex_indicators_0
    SLICE_X48Y87.BY      net (fanout=1)        0.682   hex_indicators<0>
    SLICE_X48Y87.CLK     Tdick                 0.382   hex_inst/seg0_s<1>
                                                       hex_inst/seg0_s_0
    -------------------------------------------------  ---------------------------
    Total                                      1.651ns (0.969ns logic, 0.682ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point hex_inst/seg0_s_1 (SLICE_X48Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_indicators_1 (FF)
  Destination:          hex_inst/seg0_s_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.634ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_sys rising at 20.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hex_indicators_1 to hex_inst/seg0_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y86.XQ      Tcko                  0.591   hex_indicators<1>
                                                       hex_indicators_1
    SLICE_X48Y87.BX      net (fanout=1)        0.683   hex_indicators<1>
    SLICE_X48Y87.CLK     Tdick                 0.360   hex_inst/seg0_s<1>
                                                       hex_inst/seg0_s_1
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.951ns logic, 0.683ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_inst_CLKDV_BUF = PERIOD TIMEGRP "PLL_inst_CLKDV_BUF" TS_sys_clk / 2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hex_inst/dp_s_1 (SLICE_X51Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_indicators_9 (FF)
  Destination:          hex_inst/dp_s_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.922ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_sys rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led_indicators_9 to hex_inst/dp_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y70.XQ      Tcko                  0.474   led_indicators<9>
                                                       led_indicators_9
    SLICE_X51Y72.BX      net (fanout=1)        0.355   led_indicators<9>
    SLICE_X51Y72.CLK     Tckdi       (-Th)    -0.093   hex_inst/dp_s<1>
                                                       hex_inst/dp_s_1
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.567ns logic, 0.355ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point hex_inst/seg2_s_3 (SLICE_X51Y82.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hex_indicators_11 (FF)
  Destination:          hex_inst/seg2_s_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (1.999 - 1.998)
  Source Clock:         clk_sys rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hex_indicators_11 to hex_inst/seg2_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y82.XQ      Tcko                  0.473   hex_indicators<11>
                                                       hex_indicators_11
    SLICE_X51Y82.BX      net (fanout=1)        0.364   hex_indicators<11>
    SLICE_X51Y82.CLK     Tckdi       (-Th)    -0.093   hex_inst/seg2_s<3>
                                                       hex_inst/seg2_s_3
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.566ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point hex_inst/dp_s_3 (SLICE_X51Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_indicators_11 (FF)
  Destination:          hex_inst/dp_s_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_sys rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led_indicators_11 to hex_inst/dp_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y70.XQ      Tcko                  0.473   led_indicators<11>
                                                       led_indicators_11
    SLICE_X51Y71.BX      net (fanout=1)        0.364   led_indicators<11>
    SLICE_X51Y71.CLK     Tckdi       (-Th)    -0.093   hex_inst/dp_s<3>
                                                       hex_inst/dp_s_3
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.566ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_inst_CLKDV_BUF = PERIOD TIMEGRP "PLL_inst_CLKDV_BUF" TS_sys_clk / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: debounce_inst/clk_div<0>/SR
  Logical resource: debounce_inst/clk_div_0/SR
  Location pin: SLICE_X43Y64.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: debounce_inst/clk_div<0>/SR
  Logical resource: debounce_inst/clk_div_0/SR
  Location pin: SLICE_X43Y64.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: debounce_inst/clk_div<0>/SR
  Logical resource: debounce_inst/clk_div_1/SR
  Location pin: SLICE_X43Y64.SR
  Clock network: rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     20.000ns|      6.000ns|     17.306ns|            0|            0|            0|       166146|
| TS_PLL_inst_CLK0_BUF          |     20.000ns|     17.306ns|          N/A|            0|            0|       165019|            0|
| TS_PLL_inst_CLKDV_BUF         |     40.000ns|      6.861ns|          N/A|            0|            0|         1127|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.306|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 166146 paths, 0 nets, and 11542 connections

Design statistics:
   Minimum period:  17.306ns{1}   (Maximum frequency:  57.783MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 25 02:32:36 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



