module ALU_tb();
endmodule

`timescale 1ns/1ps
module FA4_tb();

reg [3:0] A, B; reg Cin;

endmodule 
