

================================================================
== Vitis HLS Report for 'array_io'
================================================================
* Date:           Fri Oct 14 17:25:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        labA-3
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.029 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  36.000 ns|  36.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1640|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      647|    -|
|Register             |        -|     -|     1298|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1298|     2287|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln67_10_fu_1056_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_12_fu_1078_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_13_fu_941_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln67_14_fu_1086_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_16_fu_1192_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_17_fu_1112_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln67_18_fu_1200_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_1_fu_896_p2    |         +|   0|  0|  24|          17|          17|
    |add_ln67_20_fu_1222_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_21_fu_1127_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln67_22_fu_1230_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_24_fu_1252_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_25_fu_1142_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln67_26_fu_1260_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_28_fu_1282_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_29_fu_1157_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln67_2_fu_996_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln67_30_fu_1290_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_4_fu_1018_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln67_5_fu_911_p2    |         +|   0|  0|  24|          17|          17|
    |add_ln67_6_fu_1026_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln67_8_fu_1048_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln67_9_fu_926_p2    |         +|   0|  0|  24|          17|          17|
    |add_ln67_fu_988_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln69_10_fu_810_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_11_fu_815_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_12_fu_820_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_13_fu_825_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_14_fu_830_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_15_fu_835_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_16_fu_840_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_17_fu_845_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_18_fu_850_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_19_fu_855_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_1_fu_710_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_20_fu_872_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_21_fu_877_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_22_fu_882_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_23_fu_887_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_24_fu_902_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_25_fu_917_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_26_fu_932_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_27_fu_947_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_28_fu_1118_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_29_fu_1133_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_2_fu_724_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_30_fu_1148_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_31_fu_1163_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_3_fu_738_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_4_fu_752_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_5_fu_766_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_6_fu_780_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_7_fu_794_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_8_fu_800_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_9_fu_805_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_fu_696_p2      |         +|   0|  0|  23|          16|          16|
    |temp_1_fu_1036_p2       |         +|   0|  0|  32|          32|          32|
    |temp_2_fu_1066_p2       |         +|   0|  0|  32|          32|          32|
    |temp_3_fu_1096_p2       |         +|   0|  0|  32|          32|          32|
    |temp_4_fu_1210_p2       |         +|   0|  0|  32|          32|          32|
    |temp_5_fu_1240_p2       |         +|   0|  0|  32|          32|          32|
    |temp_6_fu_1270_p2       |         +|   0|  0|  32|          32|          32|
    |temp_7_fu_1300_p2       |         +|   0|  0|  32|          32|          32|
    |temp_fu_1006_p2         |         +|   0|  0|  32|          32|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1640|        1304|        1304|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  59|         11|    1|         11|
    |d_i_0_address0  |  49|          9|    3|         27|
    |d_i_1_address0  |  49|          9|    3|         27|
    |d_i_2_address0  |  49|          9|    3|         27|
    |d_i_3_address0  |  49|          9|    3|         27|
    |d_o_0_address0  |  49|          9|    3|         27|
    |d_o_0_d0        |  49|          9|   16|        144|
    |d_o_1_address0  |  49|          9|    3|         27|
    |d_o_1_d0        |  49|          9|   16|        144|
    |d_o_2_address0  |  49|          9|    3|         27|
    |d_o_2_d0        |  49|          9|   16|        144|
    |d_o_3_address0  |  49|          9|    3|         27|
    |d_o_3_d0        |  49|          9|   16|        144|
    +----------------+----+-----------+-----+-----------+
    |Total           | 647|        119|   89|        803|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |acc_0                  |  32|   0|   32|          0|
    |acc_1                  |  32|   0|   32|          0|
    |acc_2                  |  32|   0|   32|          0|
    |acc_3                  |  32|   0|   32|          0|
    |acc_4                  |  32|   0|   32|          0|
    |acc_5                  |  32|   0|   32|          0|
    |acc_6                  |  32|   0|   32|          0|
    |acc_7                  |  32|   0|   32|          0|
    |add_ln67_13_reg_1770   |  17|   0|   17|          0|
    |add_ln67_17_reg_1800   |  17|   0|   17|          0|
    |add_ln67_1_reg_1740    |  17|   0|   17|          0|
    |add_ln67_21_reg_1810   |  17|   0|   17|          0|
    |add_ln67_25_reg_1820   |  17|   0|   17|          0|
    |add_ln67_29_reg_1830   |  17|   0|   17|          0|
    |add_ln67_5_reg_1750    |  17|   0|   17|          0|
    |add_ln67_9_reg_1760    |  17|   0|   17|          0|
    |add_ln69_10_reg_1538   |  16|   0|   16|          0|
    |add_ln69_11_reg_1543   |  16|   0|   16|          0|
    |add_ln69_12_reg_1592   |  16|   0|   16|          0|
    |add_ln69_13_reg_1597   |  16|   0|   16|          0|
    |add_ln69_14_reg_1602   |  16|   0|   16|          0|
    |add_ln69_15_reg_1607   |  16|   0|   16|          0|
    |add_ln69_16_reg_1656   |  16|   0|   16|          0|
    |add_ln69_17_reg_1661   |  16|   0|   16|          0|
    |add_ln69_18_reg_1666   |  16|   0|   16|          0|
    |add_ln69_19_reg_1671   |  16|   0|   16|          0|
    |add_ln69_1_reg_1387    |  16|   0|   16|          0|
    |add_ln69_20_reg_1720   |  16|   0|   16|          0|
    |add_ln69_21_reg_1725   |  16|   0|   16|          0|
    |add_ln69_22_reg_1730   |  16|   0|   16|          0|
    |add_ln69_23_reg_1735   |  16|   0|   16|          0|
    |add_ln69_24_reg_1745   |  16|   0|   16|          0|
    |add_ln69_25_reg_1755   |  16|   0|   16|          0|
    |add_ln69_26_reg_1765   |  16|   0|   16|          0|
    |add_ln69_27_reg_1775   |  16|   0|   16|          0|
    |add_ln69_28_reg_1805   |  16|   0|   16|          0|
    |add_ln69_29_reg_1815   |  16|   0|   16|          0|
    |add_ln69_2_reg_1395    |  16|   0|   16|          0|
    |add_ln69_30_reg_1825   |  16|   0|   16|          0|
    |add_ln69_31_reg_1835   |  16|   0|   16|          0|
    |add_ln69_3_reg_1403    |  16|   0|   16|          0|
    |add_ln69_4_reg_1455    |  16|   0|   16|          0|
    |add_ln69_5_reg_1463    |  16|   0|   16|          0|
    |add_ln69_6_reg_1471    |  16|   0|   16|          0|
    |add_ln69_7_reg_1479    |  16|   0|   16|          0|
    |add_ln69_8_reg_1528    |  16|   0|   16|          0|
    |add_ln69_9_reg_1533    |  16|   0|   16|          0|
    |add_ln69_reg_1379      |  16|   0|   16|          0|
    |ap_CS_fsm              |  10|   0|   10|          0|
    |d_i_0_load_1_reg_1408  |  16|   0|   16|          0|
    |d_i_0_load_2_reg_1484  |  16|   0|   16|          0|
    |d_i_0_load_3_reg_1548  |  16|   0|   16|          0|
    |d_i_0_load_4_reg_1612  |  16|   0|   16|          0|
    |d_i_0_load_5_reg_1676  |  16|   0|   16|          0|
    |d_i_0_load_reg_1332    |  16|   0|   16|          0|
    |d_i_1_load_1_reg_1414  |  16|   0|   16|          0|
    |d_i_1_load_2_reg_1490  |  16|   0|   16|          0|
    |d_i_1_load_3_reg_1554  |  16|   0|   16|          0|
    |d_i_1_load_4_reg_1618  |  16|   0|   16|          0|
    |d_i_1_load_5_reg_1682  |  16|   0|   16|          0|
    |d_i_1_load_reg_1338    |  16|   0|   16|          0|
    |d_i_2_load_1_reg_1420  |  16|   0|   16|          0|
    |d_i_2_load_2_reg_1496  |  16|   0|   16|          0|
    |d_i_2_load_3_reg_1560  |  16|   0|   16|          0|
    |d_i_2_load_4_reg_1624  |  16|   0|   16|          0|
    |d_i_2_load_5_reg_1688  |  16|   0|   16|          0|
    |d_i_2_load_reg_1344    |  16|   0|   16|          0|
    |d_i_3_load_1_reg_1426  |  16|   0|   16|          0|
    |d_i_3_load_2_reg_1502  |  16|   0|   16|          0|
    |d_i_3_load_3_reg_1566  |  16|   0|   16|          0|
    |d_i_3_load_4_reg_1630  |  16|   0|   16|          0|
    |d_i_3_load_5_reg_1694  |  16|   0|   16|          0|
    |d_i_3_load_reg_1350    |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |1298|   0| 1298|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|d_o_0_address0  |  out|    3|   ap_memory|         d_o_0|         array|
|d_o_0_ce0       |  out|    1|   ap_memory|         d_o_0|         array|
|d_o_0_we0       |  out|    1|   ap_memory|         d_o_0|         array|
|d_o_0_d0        |  out|   16|   ap_memory|         d_o_0|         array|
|d_o_1_address0  |  out|    3|   ap_memory|         d_o_1|         array|
|d_o_1_ce0       |  out|    1|   ap_memory|         d_o_1|         array|
|d_o_1_we0       |  out|    1|   ap_memory|         d_o_1|         array|
|d_o_1_d0        |  out|   16|   ap_memory|         d_o_1|         array|
|d_o_2_address0  |  out|    3|   ap_memory|         d_o_2|         array|
|d_o_2_ce0       |  out|    1|   ap_memory|         d_o_2|         array|
|d_o_2_we0       |  out|    1|   ap_memory|         d_o_2|         array|
|d_o_2_d0        |  out|   16|   ap_memory|         d_o_2|         array|
|d_o_3_address0  |  out|    3|   ap_memory|         d_o_3|         array|
|d_o_3_ce0       |  out|    1|   ap_memory|         d_o_3|         array|
|d_o_3_we0       |  out|    1|   ap_memory|         d_o_3|         array|
|d_o_3_d0        |  out|   16|   ap_memory|         d_o_3|         array|
|d_i_0_address0  |  out|    3|   ap_memory|         d_i_0|         array|
|d_i_0_ce0       |  out|    1|   ap_memory|         d_i_0|         array|
|d_i_0_q0        |   in|   16|   ap_memory|         d_i_0|         array|
|d_i_1_address0  |  out|    3|   ap_memory|         d_i_1|         array|
|d_i_1_ce0       |  out|    1|   ap_memory|         d_i_1|         array|
|d_i_1_q0        |   in|   16|   ap_memory|         d_i_1|         array|
|d_i_2_address0  |  out|    3|   ap_memory|         d_i_2|         array|
|d_i_2_ce0       |  out|    1|   ap_memory|         d_i_2|         array|
|d_i_2_q0        |   in|   16|   ap_memory|         d_i_2|         array|
|d_i_3_address0  |  out|    3|   ap_memory|         d_i_3|         array|
|d_i_3_ce0       |  out|    1|   ap_memory|         d_i_3|         array|
|d_i_3_q0        |   in|   16|   ap_memory|         d_i_3|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d_i_0_addr = getelementptr i16 %d_i_0, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 11 'getelementptr' 'd_i_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.73ns)   --->   "%d_i_0_load = load i3 %d_i_0_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 12 'load' 'd_i_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_i_1_addr = getelementptr i16 %d_i_1, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 13 'getelementptr' 'd_i_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.73ns)   --->   "%d_i_1_load = load i3 %d_i_1_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 14 'load' 'd_i_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%d_i_2_addr = getelementptr i16 %d_i_2, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 15 'getelementptr' 'd_i_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.73ns)   --->   "%d_i_2_load = load i3 %d_i_2_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 16 'load' 'd_i_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%d_i_3_addr = getelementptr i16 %d_i_3, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 17 'getelementptr' 'd_i_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.73ns)   --->   "%d_i_3_load = load i3 %d_i_3_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 18 'load' 'd_i_3_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 19 [1/2] (0.73ns)   --->   "%d_i_0_load = load i3 %d_i_0_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 19 'load' 'd_i_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 20 [1/2] (0.73ns)   --->   "%d_i_1_load = load i3 %d_i_1_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 20 'load' 'd_i_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 21 [1/2] (0.73ns)   --->   "%d_i_2_load = load i3 %d_i_2_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 21 'load' 'd_i_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/2] (0.73ns)   --->   "%d_i_3_load = load i3 %d_i_3_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 22 'load' 'd_i_3_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%d_i_0_addr_1 = getelementptr i16 %d_i_0, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 23 'getelementptr' 'd_i_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.73ns)   --->   "%d_i_0_load_1 = load i3 %d_i_0_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 24 'load' 'd_i_0_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%d_i_1_addr_1 = getelementptr i16 %d_i_1, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 25 'getelementptr' 'd_i_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.73ns)   --->   "%d_i_1_load_1 = load i3 %d_i_1_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 26 'load' 'd_i_1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%d_i_2_addr_1 = getelementptr i16 %d_i_2, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 27 'getelementptr' 'd_i_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.73ns)   --->   "%d_i_2_load_1 = load i3 %d_i_2_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 28 'load' 'd_i_2_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%d_i_3_addr_1 = getelementptr i16 %d_i_3, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 29 'getelementptr' 'd_i_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.73ns)   --->   "%d_i_3_load_1 = load i3 %d_i_3_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 30 'load' 'd_i_3_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 1.85>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%acc_0_load = load i32 %acc_0" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 31 'load' 'acc_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %acc_0_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 32 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.12ns)   --->   "%add_ln69 = add i16 %d_i_0_load, i16 %trunc_ln67" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 33 'add' 'add_ln69' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%d_o_0_addr = getelementptr i16 %d_o_0, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 34 'getelementptr' 'd_o_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69, i3 %d_o_0_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 35 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%acc_1_load = load i32 %acc_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 36 'load' 'acc_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i32 %acc_1_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 37 'trunc' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.12ns)   --->   "%add_ln69_1 = add i16 %d_i_1_load, i16 %trunc_ln67_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 38 'add' 'add_ln69_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%d_o_1_addr = getelementptr i16 %d_o_1, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 39 'getelementptr' 'd_o_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_1, i3 %d_o_1_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 40 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%acc_2_load = load i32 %acc_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 41 'load' 'acc_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = trunc i32 %acc_2_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 42 'trunc' 'trunc_ln67_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.12ns)   --->   "%add_ln69_2 = add i16 %d_i_2_load, i16 %trunc_ln67_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 43 'add' 'add_ln69_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%d_o_2_addr = getelementptr i16 %d_o_2, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 44 'getelementptr' 'd_o_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_2, i3 %d_o_2_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 45 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%acc_3_load = load i32 %acc_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 46 'load' 'acc_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = trunc i32 %acc_3_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 47 'trunc' 'trunc_ln67_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.12ns)   --->   "%add_ln69_3 = add i16 %d_i_3_load, i16 %trunc_ln67_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 48 'add' 'add_ln69_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%d_o_3_addr = getelementptr i16 %d_o_3, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 49 'getelementptr' 'd_o_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_3, i3 %d_o_3_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 50 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 51 [1/2] (0.73ns)   --->   "%d_i_0_load_1 = load i3 %d_i_0_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 51 'load' 'd_i_0_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 52 [1/2] (0.73ns)   --->   "%d_i_1_load_1 = load i3 %d_i_1_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 52 'load' 'd_i_1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 53 [1/2] (0.73ns)   --->   "%d_i_2_load_1 = load i3 %d_i_2_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 53 'load' 'd_i_2_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 54 [1/2] (0.73ns)   --->   "%d_i_3_load_1 = load i3 %d_i_3_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 54 'load' 'd_i_3_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%d_i_0_addr_2 = getelementptr i16 %d_i_0, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 55 'getelementptr' 'd_i_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (0.73ns)   --->   "%d_i_0_load_2 = load i3 %d_i_0_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 56 'load' 'd_i_0_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%d_i_1_addr_2 = getelementptr i16 %d_i_1, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 57 'getelementptr' 'd_i_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (0.73ns)   --->   "%d_i_1_load_2 = load i3 %d_i_1_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 58 'load' 'd_i_1_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%d_i_2_addr_2 = getelementptr i16 %d_i_2, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 59 'getelementptr' 'd_i_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (0.73ns)   --->   "%d_i_2_load_2 = load i3 %d_i_2_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 60 'load' 'd_i_2_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%d_i_3_addr_2 = getelementptr i16 %d_i_3, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 61 'getelementptr' 'd_i_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (0.73ns)   --->   "%d_i_3_load_2 = load i3 %d_i_3_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 62 'load' 'd_i_3_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.85>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%acc_4_load = load i32 %acc_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 63 'load' 'acc_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln67_4 = trunc i32 %acc_4_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 64 'trunc' 'trunc_ln67_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.12ns)   --->   "%add_ln69_4 = add i16 %d_i_0_load_1, i16 %trunc_ln67_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 65 'add' 'add_ln69_4' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%d_o_0_addr_1 = getelementptr i16 %d_o_0, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 66 'getelementptr' 'd_o_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_4, i3 %d_o_0_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 67 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%acc_5_load = load i32 %acc_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 68 'load' 'acc_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln67_5 = trunc i32 %acc_5_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 69 'trunc' 'trunc_ln67_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.12ns)   --->   "%add_ln69_5 = add i16 %d_i_1_load_1, i16 %trunc_ln67_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 70 'add' 'add_ln69_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%d_o_1_addr_1 = getelementptr i16 %d_o_1, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 71 'getelementptr' 'd_o_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_5, i3 %d_o_1_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 72 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%acc_6_load = load i32 %acc_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 73 'load' 'acc_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln67_6 = trunc i32 %acc_6_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 74 'trunc' 'trunc_ln67_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.12ns)   --->   "%add_ln69_6 = add i16 %d_i_2_load_1, i16 %trunc_ln67_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 75 'add' 'add_ln69_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%d_o_2_addr_1 = getelementptr i16 %d_o_2, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 76 'getelementptr' 'd_o_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_6, i3 %d_o_2_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 77 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%acc_7_load = load i32 %acc_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 78 'load' 'acc_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln67_7 = trunc i32 %acc_7_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 79 'trunc' 'trunc_ln67_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.12ns)   --->   "%add_ln69_7 = add i16 %d_i_3_load_1, i16 %trunc_ln67_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 80 'add' 'add_ln69_7' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%d_o_3_addr_1 = getelementptr i16 %d_o_3, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 81 'getelementptr' 'd_o_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_7, i3 %d_o_3_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 82 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 83 [1/2] (0.73ns)   --->   "%d_i_0_load_2 = load i3 %d_i_0_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 83 'load' 'd_i_0_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 84 [1/2] (0.73ns)   --->   "%d_i_1_load_2 = load i3 %d_i_1_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 84 'load' 'd_i_1_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 85 [1/2] (0.73ns)   --->   "%d_i_2_load_2 = load i3 %d_i_2_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 85 'load' 'd_i_2_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 86 [1/2] (0.73ns)   --->   "%d_i_3_load_2 = load i3 %d_i_3_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 86 'load' 'd_i_3_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%d_i_0_addr_3 = getelementptr i16 %d_i_0, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 87 'getelementptr' 'd_i_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (0.73ns)   --->   "%d_i_0_load_3 = load i3 %d_i_0_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 88 'load' 'd_i_0_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%d_i_1_addr_3 = getelementptr i16 %d_i_1, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 89 'getelementptr' 'd_i_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (0.73ns)   --->   "%d_i_1_load_3 = load i3 %d_i_1_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 90 'load' 'd_i_1_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%d_i_2_addr_3 = getelementptr i16 %d_i_2, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 91 'getelementptr' 'd_i_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (0.73ns)   --->   "%d_i_2_load_3 = load i3 %d_i_2_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 92 'load' 'd_i_2_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%d_i_3_addr_3 = getelementptr i16 %d_i_3, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 93 'getelementptr' 'd_i_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (0.73ns)   --->   "%d_i_3_load_3 = load i3 %d_i_3_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 94 'load' 'd_i_3_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 1.85>
ST_5 : Operation 95 [1/1] (1.12ns)   --->   "%add_ln69_8 = add i16 %d_i_0_load_2, i16 %add_ln69" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 95 'add' 'add_ln69_8' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%d_o_0_addr_2 = getelementptr i16 %d_o_0, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 96 'getelementptr' 'd_o_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_8, i3 %d_o_0_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 97 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 98 [1/1] (1.12ns)   --->   "%add_ln69_9 = add i16 %d_i_1_load_2, i16 %add_ln69_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 98 'add' 'add_ln69_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%d_o_1_addr_2 = getelementptr i16 %d_o_1, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 99 'getelementptr' 'd_o_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_9, i3 %d_o_1_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 100 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 101 [1/1] (1.12ns)   --->   "%add_ln69_10 = add i16 %d_i_2_load_2, i16 %add_ln69_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 101 'add' 'add_ln69_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%d_o_2_addr_2 = getelementptr i16 %d_o_2, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 102 'getelementptr' 'd_o_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_10, i3 %d_o_2_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 103 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 104 [1/1] (1.12ns)   --->   "%add_ln69_11 = add i16 %d_i_3_load_2, i16 %add_ln69_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 104 'add' 'add_ln69_11' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%d_o_3_addr_2 = getelementptr i16 %d_o_3, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 105 'getelementptr' 'd_o_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_11, i3 %d_o_3_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 106 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 107 [1/2] (0.73ns)   --->   "%d_i_0_load_3 = load i3 %d_i_0_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 107 'load' 'd_i_0_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 108 [1/2] (0.73ns)   --->   "%d_i_1_load_3 = load i3 %d_i_1_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 108 'load' 'd_i_1_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 109 [1/2] (0.73ns)   --->   "%d_i_2_load_3 = load i3 %d_i_2_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 109 'load' 'd_i_2_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 110 [1/2] (0.73ns)   --->   "%d_i_3_load_3 = load i3 %d_i_3_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 110 'load' 'd_i_3_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%d_i_0_addr_4 = getelementptr i16 %d_i_0, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 111 'getelementptr' 'd_i_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [2/2] (0.73ns)   --->   "%d_i_0_load_4 = load i3 %d_i_0_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 112 'load' 'd_i_0_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%d_i_1_addr_4 = getelementptr i16 %d_i_1, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 113 'getelementptr' 'd_i_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (0.73ns)   --->   "%d_i_1_load_4 = load i3 %d_i_1_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 114 'load' 'd_i_1_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%d_i_2_addr_4 = getelementptr i16 %d_i_2, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 115 'getelementptr' 'd_i_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (0.73ns)   --->   "%d_i_2_load_4 = load i3 %d_i_2_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 116 'load' 'd_i_2_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%d_i_3_addr_4 = getelementptr i16 %d_i_3, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 117 'getelementptr' 'd_i_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (0.73ns)   --->   "%d_i_3_load_4 = load i3 %d_i_3_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 118 'load' 'd_i_3_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 1.85>
ST_6 : Operation 119 [1/1] (1.12ns)   --->   "%add_ln69_12 = add i16 %d_i_0_load_3, i16 %add_ln69_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 119 'add' 'add_ln69_12' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%d_o_0_addr_3 = getelementptr i16 %d_o_0, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 120 'getelementptr' 'd_o_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_12, i3 %d_o_0_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 121 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 122 [1/1] (1.12ns)   --->   "%add_ln69_13 = add i16 %d_i_1_load_3, i16 %add_ln69_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 122 'add' 'add_ln69_13' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%d_o_1_addr_3 = getelementptr i16 %d_o_1, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 123 'getelementptr' 'd_o_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_13, i3 %d_o_1_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 124 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 125 [1/1] (1.12ns)   --->   "%add_ln69_14 = add i16 %d_i_2_load_3, i16 %add_ln69_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 125 'add' 'add_ln69_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%d_o_2_addr_3 = getelementptr i16 %d_o_2, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 126 'getelementptr' 'd_o_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_14, i3 %d_o_2_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 127 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 128 [1/1] (1.12ns)   --->   "%add_ln69_15 = add i16 %d_i_3_load_3, i16 %add_ln69_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 128 'add' 'add_ln69_15' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%d_o_3_addr_3 = getelementptr i16 %d_o_3, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 129 'getelementptr' 'd_o_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_15, i3 %d_o_3_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 130 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 131 [1/2] (0.73ns)   --->   "%d_i_0_load_4 = load i3 %d_i_0_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 131 'load' 'd_i_0_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 132 [1/2] (0.73ns)   --->   "%d_i_1_load_4 = load i3 %d_i_1_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 132 'load' 'd_i_1_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 133 [1/2] (0.73ns)   --->   "%d_i_2_load_4 = load i3 %d_i_2_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 133 'load' 'd_i_2_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 134 [1/2] (0.73ns)   --->   "%d_i_3_load_4 = load i3 %d_i_3_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 134 'load' 'd_i_3_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%d_i_0_addr_5 = getelementptr i16 %d_i_0, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 135 'getelementptr' 'd_i_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [2/2] (0.73ns)   --->   "%d_i_0_load_5 = load i3 %d_i_0_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 136 'load' 'd_i_0_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%d_i_1_addr_5 = getelementptr i16 %d_i_1, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 137 'getelementptr' 'd_i_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (0.73ns)   --->   "%d_i_1_load_5 = load i3 %d_i_1_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 138 'load' 'd_i_1_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%d_i_2_addr_5 = getelementptr i16 %d_i_2, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 139 'getelementptr' 'd_i_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (0.73ns)   --->   "%d_i_2_load_5 = load i3 %d_i_2_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 140 'load' 'd_i_2_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%d_i_3_addr_5 = getelementptr i16 %d_i_3, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 141 'getelementptr' 'd_i_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [2/2] (0.73ns)   --->   "%d_i_3_load_5 = load i3 %d_i_3_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 142 'load' 'd_i_3_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 1.85>
ST_7 : Operation 143 [1/1] (1.12ns)   --->   "%add_ln69_16 = add i16 %d_i_0_load_4, i16 %add_ln69_8" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 143 'add' 'add_ln69_16' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%d_o_0_addr_4 = getelementptr i16 %d_o_0, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 144 'getelementptr' 'd_o_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_16, i3 %d_o_0_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 145 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 146 [1/1] (1.12ns)   --->   "%add_ln69_17 = add i16 %d_i_1_load_4, i16 %add_ln69_9" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 146 'add' 'add_ln69_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%d_o_1_addr_4 = getelementptr i16 %d_o_1, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 147 'getelementptr' 'd_o_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_17, i3 %d_o_1_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 148 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 149 [1/1] (1.12ns)   --->   "%add_ln69_18 = add i16 %d_i_2_load_4, i16 %add_ln69_10" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 149 'add' 'add_ln69_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%d_o_2_addr_4 = getelementptr i16 %d_o_2, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 150 'getelementptr' 'd_o_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_18, i3 %d_o_2_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 151 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 152 [1/1] (1.12ns)   --->   "%add_ln69_19 = add i16 %d_i_3_load_4, i16 %add_ln69_11" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 152 'add' 'add_ln69_19' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%d_o_3_addr_4 = getelementptr i16 %d_o_3, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 153 'getelementptr' 'd_o_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_19, i3 %d_o_3_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 154 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 155 [1/2] (0.73ns)   --->   "%d_i_0_load_5 = load i3 %d_i_0_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 155 'load' 'd_i_0_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 156 [1/2] (0.73ns)   --->   "%d_i_1_load_5 = load i3 %d_i_1_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 156 'load' 'd_i_1_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 157 [1/2] (0.73ns)   --->   "%d_i_2_load_5 = load i3 %d_i_2_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 157 'load' 'd_i_2_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 158 [1/2] (0.73ns)   --->   "%d_i_3_load_5 = load i3 %d_i_3_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 158 'load' 'd_i_3_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%d_i_0_addr_6 = getelementptr i16 %d_i_0, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 159 'getelementptr' 'd_i_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [2/2] (0.73ns)   --->   "%d_i_0_load_6 = load i3 %d_i_0_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 160 'load' 'd_i_0_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%d_i_1_addr_6 = getelementptr i16 %d_i_1, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 161 'getelementptr' 'd_i_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [2/2] (0.73ns)   --->   "%d_i_1_load_6 = load i3 %d_i_1_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 162 'load' 'd_i_1_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%d_i_2_addr_6 = getelementptr i16 %d_i_2, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 163 'getelementptr' 'd_i_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [2/2] (0.73ns)   --->   "%d_i_2_load_6 = load i3 %d_i_2_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 164 'load' 'd_i_2_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%d_i_3_addr_6 = getelementptr i16 %d_i_3, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 165 'getelementptr' 'd_i_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [2/2] (0.73ns)   --->   "%d_i_3_load_6 = load i3 %d_i_3_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 166 'load' 'd_i_3_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 1.85>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln69_8 = sext i16 %d_i_0_load_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 167 'sext' 'sext_ln69_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln69_9 = sext i16 %d_i_1_load_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 168 'sext' 'sext_ln69_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln69_10 = sext i16 %d_i_2_load_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 169 'sext' 'sext_ln69_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln69_11 = sext i16 %d_i_3_load_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 170 'sext' 'sext_ln69_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (1.12ns)   --->   "%add_ln69_20 = add i16 %d_i_0_load_5, i16 %add_ln69_12" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 171 'add' 'add_ln69_20' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%d_o_0_addr_5 = getelementptr i16 %d_o_0, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 172 'getelementptr' 'd_o_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_20, i3 %d_o_0_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 173 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 174 [1/1] (1.12ns)   --->   "%add_ln69_21 = add i16 %d_i_1_load_5, i16 %add_ln69_13" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 174 'add' 'add_ln69_21' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%d_o_1_addr_5 = getelementptr i16 %d_o_1, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 175 'getelementptr' 'd_o_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_21, i3 %d_o_1_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 176 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 177 [1/1] (1.12ns)   --->   "%add_ln69_22 = add i16 %d_i_2_load_5, i16 %add_ln69_14" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 177 'add' 'add_ln69_22' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%d_o_2_addr_5 = getelementptr i16 %d_o_2, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 178 'getelementptr' 'd_o_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_22, i3 %d_o_2_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 179 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 180 [1/1] (1.12ns)   --->   "%add_ln69_23 = add i16 %d_i_3_load_5, i16 %add_ln69_15" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 180 'add' 'add_ln69_23' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%d_o_3_addr_5 = getelementptr i16 %d_o_3, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 181 'getelementptr' 'd_o_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_23, i3 %d_o_3_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 182 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 183 [1/2] (0.73ns)   --->   "%d_i_0_load_6 = load i3 %d_i_0_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 183 'load' 'd_i_0_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln67_8 = sext i16 %d_i_0_load_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 184 'sext' 'sext_ln67_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (1.12ns)   --->   "%add_ln67_1 = add i17 %sext_ln69_8, i17 %sext_ln67_8" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 185 'add' 'add_ln67_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (1.12ns)   --->   "%add_ln69_24 = add i16 %d_i_0_load_6, i16 %add_ln69_16" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 186 'add' 'add_ln69_24' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/2] (0.73ns)   --->   "%d_i_1_load_6 = load i3 %d_i_1_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 187 'load' 'd_i_1_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln67_11 = sext i16 %d_i_1_load_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 188 'sext' 'sext_ln67_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (1.12ns)   --->   "%add_ln67_5 = add i17 %sext_ln69_9, i17 %sext_ln67_11" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 189 'add' 'add_ln67_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (1.12ns)   --->   "%add_ln69_25 = add i16 %d_i_1_load_6, i16 %add_ln69_17" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 190 'add' 'add_ln69_25' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/2] (0.73ns)   --->   "%d_i_2_load_6 = load i3 %d_i_2_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 191 'load' 'd_i_2_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln67_14 = sext i16 %d_i_2_load_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 192 'sext' 'sext_ln67_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (1.12ns)   --->   "%add_ln67_9 = add i17 %sext_ln69_10, i17 %sext_ln67_14" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 193 'add' 'add_ln67_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (1.12ns)   --->   "%add_ln69_26 = add i16 %d_i_2_load_6, i16 %add_ln69_18" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 194 'add' 'add_ln69_26' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/2] (0.73ns)   --->   "%d_i_3_load_6 = load i3 %d_i_3_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 195 'load' 'd_i_3_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln67_17 = sext i16 %d_i_3_load_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 196 'sext' 'sext_ln67_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (1.12ns)   --->   "%add_ln67_13 = add i17 %sext_ln69_11, i17 %sext_ln67_17" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 197 'add' 'add_ln67_13' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (1.12ns)   --->   "%add_ln69_27 = add i16 %d_i_3_load_6, i16 %add_ln69_19" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 198 'add' 'add_ln69_27' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%d_i_0_addr_7 = getelementptr i16 %d_i_0, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 199 'getelementptr' 'd_i_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [2/2] (0.73ns)   --->   "%d_i_0_load_7 = load i3 %d_i_0_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 200 'load' 'd_i_0_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%d_i_1_addr_7 = getelementptr i16 %d_i_1, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 201 'getelementptr' 'd_i_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [2/2] (0.73ns)   --->   "%d_i_1_load_7 = load i3 %d_i_1_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 202 'load' 'd_i_1_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%d_i_2_addr_7 = getelementptr i16 %d_i_2, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 203 'getelementptr' 'd_i_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [2/2] (0.73ns)   --->   "%d_i_2_load_7 = load i3 %d_i_2_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 204 'load' 'd_i_2_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%d_i_3_addr_7 = getelementptr i16 %d_i_3, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 205 'getelementptr' 'd_i_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [2/2] (0.73ns)   --->   "%d_i_3_load_7 = load i3 %d_i_3_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 206 'load' 'd_i_3_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i16 %d_i_0_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 207 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i16 %d_i_1_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 208 'sext' 'sext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i16 %d_i_2_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 209 'sext' 'sext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln67_3 = sext i16 %d_i_3_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 210 'sext' 'sext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i16 %d_i_0_load_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 211 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i16 %d_i_1_load_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 212 'sext' 'sext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln69_2 = sext i16 %d_i_2_load_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 213 'sext' 'sext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln69_3 = sext i16 %d_i_3_load_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 214 'sext' 'sext_ln69_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln69_12 = sext i16 %d_i_0_load_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 215 'sext' 'sext_ln69_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln69_13 = sext i16 %d_i_1_load_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 216 'sext' 'sext_ln69_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln69_14 = sext i16 %d_i_2_load_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 217 'sext' 'sext_ln69_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln69_15 = sext i16 %d_i_3_load_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 218 'sext' 'sext_ln69_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67 = add i32 %acc_0_load, i32 %sext_ln67" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 219 'add' 'add_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln67_9 = sext i17 %add_ln67_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 220 'sext' 'sext_ln67_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (1.12ns)   --->   "%add_ln67_2 = add i18 %sext_ln67_9, i18 %sext_ln69" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 221 'add' 'add_ln67_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln67_10 = sext i18 %add_ln67_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 222 'sext' 'sext_ln67_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp = add i32 %sext_ln67_10, i32 %add_ln67" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 223 'add' 'temp' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp, i32 %acc_0" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 224 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%d_o_0_addr_6 = getelementptr i16 %d_o_0, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 225 'getelementptr' 'd_o_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_24, i3 %d_o_0_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 226 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_4 = add i32 %acc_1_load, i32 %sext_ln67_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 227 'add' 'add_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln67_12 = sext i17 %add_ln67_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 228 'sext' 'sext_ln67_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (1.12ns)   --->   "%add_ln67_6 = add i18 %sext_ln67_12, i18 %sext_ln69_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 229 'add' 'add_ln67_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln67_13 = sext i18 %add_ln67_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 230 'sext' 'sext_ln67_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_1 = add i32 %sext_ln67_13, i32 %add_ln67_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 231 'add' 'temp_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_1, i32 %acc_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 232 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%d_o_1_addr_6 = getelementptr i16 %d_o_1, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 233 'getelementptr' 'd_o_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_25, i3 %d_o_1_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 234 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_8 = add i32 %acc_2_load, i32 %sext_ln67_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 235 'add' 'add_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln67_15 = sext i17 %add_ln67_9" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 236 'sext' 'sext_ln67_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (1.12ns)   --->   "%add_ln67_10 = add i18 %sext_ln67_15, i18 %sext_ln69_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 237 'add' 'add_ln67_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln67_16 = sext i18 %add_ln67_10" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 238 'sext' 'sext_ln67_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_2 = add i32 %sext_ln67_16, i32 %add_ln67_8" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 239 'add' 'temp_2' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_2, i32 %acc_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 240 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%d_o_2_addr_6 = getelementptr i16 %d_o_2, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 241 'getelementptr' 'd_o_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_26, i3 %d_o_2_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 242 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_12 = add i32 %acc_3_load, i32 %sext_ln67_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 243 'add' 'add_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln67_18 = sext i17 %add_ln67_13" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 244 'sext' 'sext_ln67_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (1.12ns)   --->   "%add_ln67_14 = add i18 %sext_ln67_18, i18 %sext_ln69_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 245 'add' 'add_ln67_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln67_19 = sext i18 %add_ln67_14" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 246 'sext' 'sext_ln67_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_3 = add i32 %sext_ln67_19, i32 %add_ln67_12" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 247 'add' 'temp_3' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_3, i32 %acc_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 248 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%d_o_3_addr_6 = getelementptr i16 %d_o_3, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 249 'getelementptr' 'd_o_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_27, i3 %d_o_3_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 250 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 251 [1/2] (0.73ns)   --->   "%d_i_0_load_7 = load i3 %d_i_0_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 251 'load' 'd_i_0_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln67_20 = sext i16 %d_i_0_load_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 252 'sext' 'sext_ln67_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (1.12ns)   --->   "%add_ln67_17 = add i17 %sext_ln69_12, i17 %sext_ln67_20" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 253 'add' 'add_ln67_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [1/1] (1.12ns)   --->   "%add_ln69_28 = add i16 %d_i_0_load_7, i16 %add_ln69_20" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 254 'add' 'add_ln69_28' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [1/2] (0.73ns)   --->   "%d_i_1_load_7 = load i3 %d_i_1_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 255 'load' 'd_i_1_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln67_23 = sext i16 %d_i_1_load_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 256 'sext' 'sext_ln67_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (1.12ns)   --->   "%add_ln67_21 = add i17 %sext_ln69_13, i17 %sext_ln67_23" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 257 'add' 'add_ln67_21' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [1/1] (1.12ns)   --->   "%add_ln69_29 = add i16 %d_i_1_load_7, i16 %add_ln69_21" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 258 'add' 'add_ln69_29' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [1/2] (0.73ns)   --->   "%d_i_2_load_7 = load i3 %d_i_2_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 259 'load' 'd_i_2_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln67_26 = sext i16 %d_i_2_load_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 260 'sext' 'sext_ln67_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (1.12ns)   --->   "%add_ln67_25 = add i17 %sext_ln69_14, i17 %sext_ln67_26" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 261 'add' 'add_ln67_25' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 262 [1/1] (1.12ns)   --->   "%add_ln69_30 = add i16 %d_i_2_load_7, i16 %add_ln69_22" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 262 'add' 'add_ln69_30' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/2] (0.73ns)   --->   "%d_i_3_load_7 = load i3 %d_i_3_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 263 'load' 'd_i_3_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln67_29 = sext i16 %d_i_3_load_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 264 'sext' 'sext_ln67_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (1.12ns)   --->   "%add_ln67_29 = add i17 %sext_ln69_15, i17 %sext_ln67_29" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 265 'add' 'add_ln67_29' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (1.12ns)   --->   "%add_ln69_31 = add i16 %d_i_3_load_7, i16 %add_ln69_23" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 266 'add' 'add_ln69_31' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.02>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%spectopmodule_ln57 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:57]   --->   Operation 267 'spectopmodule' 'spectopmodule_ln57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_o_0, i64 666, i64 207, i64 4294967295"   --->   Operation 269 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_0"   --->   Operation 270 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_o_1, i64 666, i64 207, i64 4294967295"   --->   Operation 272 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_1"   --->   Operation 273 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_o_2, i64 666, i64 207, i64 4294967295"   --->   Operation 275 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_2"   --->   Operation 276 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_o_3, i64 666, i64 207, i64 4294967295"   --->   Operation 278 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_3"   --->   Operation 279 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_i_0, i64 666, i64 207, i64 4294967295"   --->   Operation 281 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_0"   --->   Operation 282 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_i_1, i64 666, i64 207, i64 4294967295"   --->   Operation 284 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_1"   --->   Operation 285 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_i_2, i64 666, i64 207, i64 4294967295"   --->   Operation 287 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_2"   --->   Operation 288 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_i_3, i64 666, i64 207, i64 4294967295"   --->   Operation 290 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_3"   --->   Operation 291 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln67_4 = sext i16 %d_i_0_load_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 292 'sext' 'sext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln67_5 = sext i16 %d_i_1_load_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 293 'sext' 'sext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln67_6 = sext i16 %d_i_2_load_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 294 'sext' 'sext_ln67_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln67_7 = sext i16 %d_i_3_load_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 295 'sext' 'sext_ln67_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln69_4 = sext i16 %d_i_0_load_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 296 'sext' 'sext_ln69_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln69_5 = sext i16 %d_i_1_load_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 297 'sext' 'sext_ln69_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln69_6 = sext i16 %d_i_2_load_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 298 'sext' 'sext_ln69_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln69_7 = sext i16 %d_i_3_load_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 299 'sext' 'sext_ln69_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_16 = add i32 %acc_4_load, i32 %sext_ln67_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 300 'add' 'add_ln67_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln67_21 = sext i17 %add_ln67_17" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 301 'sext' 'sext_ln67_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 302 [1/1] (1.12ns)   --->   "%add_ln67_18 = add i18 %sext_ln67_21, i18 %sext_ln69_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 302 'add' 'add_ln67_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln67_22 = sext i18 %add_ln67_18" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 303 'sext' 'sext_ln67_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 304 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_4 = add i32 %sext_ln67_22, i32 %add_ln67_16" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 304 'add' 'temp_4' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_4, i32 %acc_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 305 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%d_o_0_addr_7 = getelementptr i16 %d_o_0, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 306 'getelementptr' 'd_o_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_28, i3 %d_o_0_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 307 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_20 = add i32 %acc_5_load, i32 %sext_ln67_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 308 'add' 'add_ln67_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln67_24 = sext i17 %add_ln67_21" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 309 'sext' 'sext_ln67_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (1.12ns)   --->   "%add_ln67_22 = add i18 %sext_ln67_24, i18 %sext_ln69_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 310 'add' 'add_ln67_22' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln67_25 = sext i18 %add_ln67_22" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 311 'sext' 'sext_ln67_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_5 = add i32 %sext_ln67_25, i32 %add_ln67_20" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 312 'add' 'temp_5' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_5, i32 %acc_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 313 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%d_o_1_addr_7 = getelementptr i16 %d_o_1, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 314 'getelementptr' 'd_o_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_29, i3 %d_o_1_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 315 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_24 = add i32 %acc_6_load, i32 %sext_ln67_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 316 'add' 'add_ln67_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln67_27 = sext i17 %add_ln67_25" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 317 'sext' 'sext_ln67_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (1.12ns)   --->   "%add_ln67_26 = add i18 %sext_ln67_27, i18 %sext_ln69_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 318 'add' 'add_ln67_26' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln67_28 = sext i18 %add_ln67_26" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 319 'sext' 'sext_ln67_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_6 = add i32 %sext_ln67_28, i32 %add_ln67_24" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 320 'add' 'temp_6' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_6, i32 %acc_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 321 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%d_o_2_addr_7 = getelementptr i16 %d_o_2, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 322 'getelementptr' 'd_o_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_30, i3 %d_o_2_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 323 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_28 = add i32 %acc_7_load, i32 %sext_ln67_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 324 'add' 'add_ln67_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln67_30 = sext i17 %add_ln67_29" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 325 'sext' 'sext_ln67_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (1.12ns)   --->   "%add_ln67_30 = add i18 %sext_ln67_30, i18 %sext_ln69_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 326 'add' 'add_ln67_30' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln67_31 = sext i18 %add_ln67_30" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 327 'sext' 'sext_ln67_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_7 = add i32 %sext_ln67_31, i32 %add_ln67_28" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 328 'add' 'temp_7' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_7, i32 %acc_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 329 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%d_o_3_addr_7 = getelementptr i16 %d_o_3, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 330 'getelementptr' 'd_o_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_31, i3 %d_o_3_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 331 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [../course-labA/Interface_Synthesis/lab3/array_io.c:71]   --->   Operation 332 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ d_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ d_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ d_o_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ d_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ d_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ d_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ d_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ acc_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_i_0_addr         (getelementptr) [ 00100000000]
d_i_1_addr         (getelementptr) [ 00100000000]
d_i_2_addr         (getelementptr) [ 00100000000]
d_i_3_addr         (getelementptr) [ 00100000000]
d_i_0_load         (load         ) [ 00011111110]
d_i_1_load         (load         ) [ 00011111110]
d_i_2_load         (load         ) [ 00011111110]
d_i_3_load         (load         ) [ 00011111110]
d_i_0_addr_1       (getelementptr) [ 00010000000]
d_i_1_addr_1       (getelementptr) [ 00010000000]
d_i_2_addr_1       (getelementptr) [ 00010000000]
d_i_3_addr_1       (getelementptr) [ 00010000000]
acc_0_load         (load         ) [ 00001111110]
trunc_ln67         (trunc        ) [ 00000000000]
add_ln69           (add          ) [ 00001100000]
d_o_0_addr         (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
acc_1_load         (load         ) [ 00001111110]
trunc_ln67_1       (trunc        ) [ 00000000000]
add_ln69_1         (add          ) [ 00001100000]
d_o_1_addr         (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
acc_2_load         (load         ) [ 00001111110]
trunc_ln67_2       (trunc        ) [ 00000000000]
add_ln69_2         (add          ) [ 00001100000]
d_o_2_addr         (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
acc_3_load         (load         ) [ 00001111110]
trunc_ln67_3       (trunc        ) [ 00000000000]
add_ln69_3         (add          ) [ 00001100000]
d_o_3_addr         (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
d_i_0_load_1       (load         ) [ 00001111111]
d_i_1_load_1       (load         ) [ 00001111111]
d_i_2_load_1       (load         ) [ 00001111111]
d_i_3_load_1       (load         ) [ 00001111111]
d_i_0_addr_2       (getelementptr) [ 00001000000]
d_i_1_addr_2       (getelementptr) [ 00001000000]
d_i_2_addr_2       (getelementptr) [ 00001000000]
d_i_3_addr_2       (getelementptr) [ 00001000000]
acc_4_load         (load         ) [ 00000111111]
trunc_ln67_4       (trunc        ) [ 00000000000]
add_ln69_4         (add          ) [ 00000110000]
d_o_0_addr_1       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
acc_5_load         (load         ) [ 00000111111]
trunc_ln67_5       (trunc        ) [ 00000000000]
add_ln69_5         (add          ) [ 00000110000]
d_o_1_addr_1       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
acc_6_load         (load         ) [ 00000111111]
trunc_ln67_6       (trunc        ) [ 00000000000]
add_ln69_6         (add          ) [ 00000110000]
d_o_2_addr_1       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
acc_7_load         (load         ) [ 00000111111]
trunc_ln67_7       (trunc        ) [ 00000000000]
add_ln69_7         (add          ) [ 00000110000]
d_o_3_addr_1       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
d_i_0_load_2       (load         ) [ 00000111110]
d_i_1_load_2       (load         ) [ 00000111110]
d_i_2_load_2       (load         ) [ 00000111110]
d_i_3_load_2       (load         ) [ 00000111110]
d_i_0_addr_3       (getelementptr) [ 00000100000]
d_i_1_addr_3       (getelementptr) [ 00000100000]
d_i_2_addr_3       (getelementptr) [ 00000100000]
d_i_3_addr_3       (getelementptr) [ 00000100000]
add_ln69_8         (add          ) [ 00000011000]
d_o_0_addr_2       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln69_9         (add          ) [ 00000011000]
d_o_1_addr_2       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln69_10        (add          ) [ 00000011000]
d_o_2_addr_2       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln69_11        (add          ) [ 00000011000]
d_o_3_addr_2       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
d_i_0_load_3       (load         ) [ 00000011111]
d_i_1_load_3       (load         ) [ 00000011111]
d_i_2_load_3       (load         ) [ 00000011111]
d_i_3_load_3       (load         ) [ 00000011111]
d_i_0_addr_4       (getelementptr) [ 00000010000]
d_i_1_addr_4       (getelementptr) [ 00000010000]
d_i_2_addr_4       (getelementptr) [ 00000010000]
d_i_3_addr_4       (getelementptr) [ 00000010000]
add_ln69_12        (add          ) [ 00000001100]
d_o_0_addr_3       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln69_13        (add          ) [ 00000001100]
d_o_1_addr_3       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln69_14        (add          ) [ 00000001100]
d_o_2_addr_3       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln69_15        (add          ) [ 00000001100]
d_o_3_addr_3       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
d_i_0_load_4       (load         ) [ 00000001100]
d_i_1_load_4       (load         ) [ 00000001100]
d_i_2_load_4       (load         ) [ 00000001100]
d_i_3_load_4       (load         ) [ 00000001100]
d_i_0_addr_5       (getelementptr) [ 00000001000]
d_i_1_addr_5       (getelementptr) [ 00000001000]
d_i_2_addr_5       (getelementptr) [ 00000001000]
d_i_3_addr_5       (getelementptr) [ 00000001000]
add_ln69_16        (add          ) [ 00000000100]
d_o_0_addr_4       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln69_17        (add          ) [ 00000000100]
d_o_1_addr_4       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln69_18        (add          ) [ 00000000100]
d_o_2_addr_4       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln69_19        (add          ) [ 00000000100]
d_o_3_addr_4       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
d_i_0_load_5       (load         ) [ 00000000110]
d_i_1_load_5       (load         ) [ 00000000110]
d_i_2_load_5       (load         ) [ 00000000110]
d_i_3_load_5       (load         ) [ 00000000110]
d_i_0_addr_6       (getelementptr) [ 00000000100]
d_i_1_addr_6       (getelementptr) [ 00000000100]
d_i_2_addr_6       (getelementptr) [ 00000000100]
d_i_3_addr_6       (getelementptr) [ 00000000100]
sext_ln69_8        (sext         ) [ 00000000000]
sext_ln69_9        (sext         ) [ 00000000000]
sext_ln69_10       (sext         ) [ 00000000000]
sext_ln69_11       (sext         ) [ 00000000000]
add_ln69_20        (add          ) [ 00000000010]
d_o_0_addr_5       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln69_21        (add          ) [ 00000000010]
d_o_1_addr_5       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln69_22        (add          ) [ 00000000010]
d_o_2_addr_5       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln69_23        (add          ) [ 00000000010]
d_o_3_addr_5       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
d_i_0_load_6       (load         ) [ 00000000000]
sext_ln67_8        (sext         ) [ 00000000000]
add_ln67_1         (add          ) [ 00000000010]
add_ln69_24        (add          ) [ 00000000010]
d_i_1_load_6       (load         ) [ 00000000000]
sext_ln67_11       (sext         ) [ 00000000000]
add_ln67_5         (add          ) [ 00000000010]
add_ln69_25        (add          ) [ 00000000010]
d_i_2_load_6       (load         ) [ 00000000000]
sext_ln67_14       (sext         ) [ 00000000000]
add_ln67_9         (add          ) [ 00000000010]
add_ln69_26        (add          ) [ 00000000010]
d_i_3_load_6       (load         ) [ 00000000000]
sext_ln67_17       (sext         ) [ 00000000000]
add_ln67_13        (add          ) [ 00000000010]
add_ln69_27        (add          ) [ 00000000010]
d_i_0_addr_7       (getelementptr) [ 00000000010]
d_i_1_addr_7       (getelementptr) [ 00000000010]
d_i_2_addr_7       (getelementptr) [ 00000000010]
d_i_3_addr_7       (getelementptr) [ 00000000010]
sext_ln67          (sext         ) [ 00000000000]
sext_ln67_1        (sext         ) [ 00000000000]
sext_ln67_2        (sext         ) [ 00000000000]
sext_ln67_3        (sext         ) [ 00000000000]
sext_ln69          (sext         ) [ 00000000000]
sext_ln69_1        (sext         ) [ 00000000000]
sext_ln69_2        (sext         ) [ 00000000000]
sext_ln69_3        (sext         ) [ 00000000000]
sext_ln69_12       (sext         ) [ 00000000000]
sext_ln69_13       (sext         ) [ 00000000000]
sext_ln69_14       (sext         ) [ 00000000000]
sext_ln69_15       (sext         ) [ 00000000000]
add_ln67           (add          ) [ 00000000000]
sext_ln67_9        (sext         ) [ 00000000000]
add_ln67_2         (add          ) [ 00000000000]
sext_ln67_10       (sext         ) [ 00000000000]
temp               (add          ) [ 00000000000]
store_ln68         (store        ) [ 00000000000]
d_o_0_addr_6       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln67_4         (add          ) [ 00000000000]
sext_ln67_12       (sext         ) [ 00000000000]
add_ln67_6         (add          ) [ 00000000000]
sext_ln67_13       (sext         ) [ 00000000000]
temp_1             (add          ) [ 00000000000]
store_ln68         (store        ) [ 00000000000]
d_o_1_addr_6       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln67_8         (add          ) [ 00000000000]
sext_ln67_15       (sext         ) [ 00000000000]
add_ln67_10        (add          ) [ 00000000000]
sext_ln67_16       (sext         ) [ 00000000000]
temp_2             (add          ) [ 00000000000]
store_ln68         (store        ) [ 00000000000]
d_o_2_addr_6       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln67_12        (add          ) [ 00000000000]
sext_ln67_18       (sext         ) [ 00000000000]
add_ln67_14        (add          ) [ 00000000000]
sext_ln67_19       (sext         ) [ 00000000000]
temp_3             (add          ) [ 00000000000]
store_ln68         (store        ) [ 00000000000]
d_o_3_addr_6       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
d_i_0_load_7       (load         ) [ 00000000000]
sext_ln67_20       (sext         ) [ 00000000000]
add_ln67_17        (add          ) [ 00000000001]
add_ln69_28        (add          ) [ 00000000001]
d_i_1_load_7       (load         ) [ 00000000000]
sext_ln67_23       (sext         ) [ 00000000000]
add_ln67_21        (add          ) [ 00000000001]
add_ln69_29        (add          ) [ 00000000001]
d_i_2_load_7       (load         ) [ 00000000000]
sext_ln67_26       (sext         ) [ 00000000000]
add_ln67_25        (add          ) [ 00000000001]
add_ln69_30        (add          ) [ 00000000001]
d_i_3_load_7       (load         ) [ 00000000000]
sext_ln67_29       (sext         ) [ 00000000000]
add_ln67_29        (add          ) [ 00000000001]
add_ln69_31        (add          ) [ 00000000001]
spectopmodule_ln57 (spectopmodule) [ 00000000000]
specinterface_ln0  (specinterface) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specinterface_ln0  (specinterface) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specinterface_ln0  (specinterface) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specinterface_ln0  (specinterface) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specinterface_ln0  (specinterface) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specinterface_ln0  (specinterface) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specinterface_ln0  (specinterface) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specinterface_ln0  (specinterface) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
sext_ln67_4        (sext         ) [ 00000000000]
sext_ln67_5        (sext         ) [ 00000000000]
sext_ln67_6        (sext         ) [ 00000000000]
sext_ln67_7        (sext         ) [ 00000000000]
sext_ln69_4        (sext         ) [ 00000000000]
sext_ln69_5        (sext         ) [ 00000000000]
sext_ln69_6        (sext         ) [ 00000000000]
sext_ln69_7        (sext         ) [ 00000000000]
add_ln67_16        (add          ) [ 00000000000]
sext_ln67_21       (sext         ) [ 00000000000]
add_ln67_18        (add          ) [ 00000000000]
sext_ln67_22       (sext         ) [ 00000000000]
temp_4             (add          ) [ 00000000000]
store_ln68         (store        ) [ 00000000000]
d_o_0_addr_7       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln67_20        (add          ) [ 00000000000]
sext_ln67_24       (sext         ) [ 00000000000]
add_ln67_22        (add          ) [ 00000000000]
sext_ln67_25       (sext         ) [ 00000000000]
temp_5             (add          ) [ 00000000000]
store_ln68         (store        ) [ 00000000000]
d_o_1_addr_7       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln67_24        (add          ) [ 00000000000]
sext_ln67_27       (sext         ) [ 00000000000]
add_ln67_26        (add          ) [ 00000000000]
sext_ln67_28       (sext         ) [ 00000000000]
temp_6             (add          ) [ 00000000000]
store_ln68         (store        ) [ 00000000000]
d_o_2_addr_7       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
add_ln67_28        (add          ) [ 00000000000]
sext_ln67_30       (sext         ) [ 00000000000]
add_ln67_30        (add          ) [ 00000000000]
sext_ln67_31       (sext         ) [ 00000000000]
temp_7             (add          ) [ 00000000000]
store_ln68         (store        ) [ 00000000000]
d_o_3_addr_7       (getelementptr) [ 00000000000]
store_ln69         (store        ) [ 00000000000]
ret_ln71           (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_o_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_o_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_o_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_i_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_i_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_i_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_i_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="acc_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="acc_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="acc_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="acc_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="acc_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="acc_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="acc_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="acc_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="d_i_0_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_0_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_i_0_load/1 d_i_0_load_1/2 d_i_0_load_2/3 d_i_0_load_3/4 d_i_0_load_4/5 d_i_0_load_5/6 d_i_0_load_6/7 d_i_0_load_7/8 "/>
</bind>
</comp>

<comp id="86" class="1004" name="d_i_1_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_1_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_i_1_load/1 d_i_1_load_1/2 d_i_1_load_2/3 d_i_1_load_3/4 d_i_1_load_4/5 d_i_1_load_5/6 d_i_1_load_6/7 d_i_1_load_7/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="d_i_2_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_2_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_i_2_load/1 d_i_2_load_1/2 d_i_2_load_2/3 d_i_2_load_3/4 d_i_2_load_4/5 d_i_2_load_5/6 d_i_2_load_6/7 d_i_2_load_7/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="d_i_3_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_3_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_i_3_load/1 d_i_3_load_1/2 d_i_3_load_2/3 d_i_3_load_3/4 d_i_3_load_4/5 d_i_3_load_5/6 d_i_3_load_6/7 d_i_3_load_7/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="d_i_0_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_0_addr_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="d_i_1_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_1_addr_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="d_i_2_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_2_addr_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="d_i_3_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_3_addr_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="d_o_0_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_0_addr/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/3 store_ln69/4 store_ln69/5 store_ln69/6 store_ln69/7 store_ln69/8 store_ln69/9 store_ln69/10 "/>
</bind>
</comp>

<comp id="178" class="1004" name="d_o_1_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_1_addr/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/3 store_ln69/4 store_ln69/5 store_ln69/6 store_ln69/7 store_ln69/8 store_ln69/9 store_ln69/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="d_o_2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_2_addr/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/3 store_ln69/4 store_ln69/5 store_ln69/6 store_ln69/7 store_ln69/8 store_ln69/9 store_ln69/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="d_o_3_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_3_addr/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/3 store_ln69/4 store_ln69/5 store_ln69/6 store_ln69/7 store_ln69/8 store_ln69/9 store_ln69/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="d_i_0_addr_2_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="3" slack="0"/>
<pin id="224" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_0_addr_2/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="d_i_1_addr_2_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_1_addr_2/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="d_i_2_addr_2_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_2_addr_2/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="d_i_3_addr_2_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_3_addr_2/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="d_o_0_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_0_addr_1/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="d_o_1_addr_1_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_1_addr_1/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="d_o_2_addr_1_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_2_addr_1/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="d_o_3_addr_1_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_3_addr_1/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="d_i_0_addr_3_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="3" slack="0"/>
<pin id="296" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_0_addr_3/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="d_i_1_addr_3_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="3" slack="0"/>
<pin id="305" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_1_addr_3/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="d_i_2_addr_3_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="3" slack="0"/>
<pin id="314" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_2_addr_3/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="d_i_3_addr_3_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="3" slack="0"/>
<pin id="323" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_3_addr_3/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="d_o_0_addr_2_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_0_addr_2/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="d_o_1_addr_2_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="3" slack="0"/>
<pin id="341" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_1_addr_2/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="d_o_2_addr_2_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="3" slack="0"/>
<pin id="350" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_2_addr_2/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="d_o_3_addr_2_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="3" slack="0"/>
<pin id="359" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_3_addr_2/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="d_i_0_addr_4_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_0_addr_4/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="d_i_1_addr_4_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="4" slack="0"/>
<pin id="377" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_1_addr_4/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="d_i_2_addr_4_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="4" slack="0"/>
<pin id="386" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_2_addr_4/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="d_i_3_addr_4_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="4" slack="0"/>
<pin id="395" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_3_addr_4/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="d_o_0_addr_3_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="3" slack="0"/>
<pin id="404" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_0_addr_3/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="d_o_1_addr_3_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="3" slack="0"/>
<pin id="413" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_1_addr_3/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="d_o_2_addr_3_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="3" slack="0"/>
<pin id="422" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_2_addr_3/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="d_o_3_addr_3_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="3" slack="0"/>
<pin id="431" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_3_addr_3/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="d_i_0_addr_5_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="4" slack="0"/>
<pin id="440" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_0_addr_5/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="d_i_1_addr_5_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="4" slack="0"/>
<pin id="449" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_1_addr_5/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="d_i_2_addr_5_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="4" slack="0"/>
<pin id="458" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_2_addr_5/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="d_i_3_addr_5_gep_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="4" slack="0"/>
<pin id="467" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_3_addr_5/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="d_o_0_addr_4_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="4" slack="0"/>
<pin id="476" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_0_addr_4/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="d_o_1_addr_4_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="4" slack="0"/>
<pin id="485" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_1_addr_4/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="d_o_2_addr_4_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="4" slack="0"/>
<pin id="494" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_2_addr_4/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="d_o_3_addr_4_gep_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="4" slack="0"/>
<pin id="503" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_3_addr_4/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="d_i_0_addr_6_gep_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="4" slack="0"/>
<pin id="512" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_0_addr_6/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="d_i_1_addr_6_gep_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="4" slack="0"/>
<pin id="521" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_1_addr_6/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="d_i_2_addr_6_gep_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="4" slack="0"/>
<pin id="530" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_2_addr_6/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="d_i_3_addr_6_gep_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="4" slack="0"/>
<pin id="539" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_3_addr_6/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="d_o_0_addr_5_gep_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="4" slack="0"/>
<pin id="548" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_0_addr_5/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="d_o_1_addr_5_gep_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="4" slack="0"/>
<pin id="557" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_1_addr_5/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="d_o_2_addr_5_gep_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="0" index="2" bw="4" slack="0"/>
<pin id="566" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_2_addr_5/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="d_o_3_addr_5_gep_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="0" index="2" bw="4" slack="0"/>
<pin id="575" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_3_addr_5/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="d_i_0_addr_7_gep_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="4" slack="0"/>
<pin id="584" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_0_addr_7/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="d_i_1_addr_7_gep_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="0" index="2" bw="4" slack="0"/>
<pin id="593" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_1_addr_7/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="d_i_2_addr_7_gep_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="16" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="0" index="2" bw="4" slack="0"/>
<pin id="602" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_2_addr_7/8 "/>
</bind>
</comp>

<comp id="607" class="1004" name="d_i_3_addr_7_gep_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="0" index="2" bw="4" slack="0"/>
<pin id="611" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_3_addr_7/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="d_o_0_addr_6_gep_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="0" index="2" bw="4" slack="0"/>
<pin id="620" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_0_addr_6/9 "/>
</bind>
</comp>

<comp id="625" class="1004" name="d_o_1_addr_6_gep_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="0" index="2" bw="4" slack="0"/>
<pin id="629" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_1_addr_6/9 "/>
</bind>
</comp>

<comp id="634" class="1004" name="d_o_2_addr_6_gep_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="0" index="2" bw="4" slack="0"/>
<pin id="638" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_2_addr_6/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="d_o_3_addr_6_gep_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="0" index="2" bw="4" slack="0"/>
<pin id="647" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_3_addr_6/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="d_o_0_addr_7_gep_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="4" slack="0"/>
<pin id="656" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_0_addr_7/10 "/>
</bind>
</comp>

<comp id="661" class="1004" name="d_o_1_addr_7_gep_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="0" index="2" bw="4" slack="0"/>
<pin id="665" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_1_addr_7/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="d_o_2_addr_7_gep_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="0" index="2" bw="4" slack="0"/>
<pin id="674" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_2_addr_7/10 "/>
</bind>
</comp>

<comp id="679" class="1004" name="d_o_3_addr_7_gep_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="0" index="2" bw="4" slack="0"/>
<pin id="683" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_3_addr_7/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="acc_0_load_load_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_load/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="trunc_ln67_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln69_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="1"/>
<pin id="698" dir="0" index="1" bw="16" slack="0"/>
<pin id="699" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="acc_1_load_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_load/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="trunc_ln67_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_1/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln69_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="1"/>
<pin id="712" dir="0" index="1" bw="16" slack="0"/>
<pin id="713" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_1/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="acc_2_load_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_load/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="trunc_ln67_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_2/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln69_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="1"/>
<pin id="726" dir="0" index="1" bw="16" slack="0"/>
<pin id="727" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_2/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="acc_3_load_load_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_load/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="trunc_ln67_3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_3/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="add_ln69_3_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="1"/>
<pin id="740" dir="0" index="1" bw="16" slack="0"/>
<pin id="741" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_3/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="acc_4_load_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_4_load/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="trunc_ln67_4_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_4/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln69_4_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="1"/>
<pin id="754" dir="0" index="1" bw="16" slack="0"/>
<pin id="755" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_4/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="acc_5_load_load_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_5_load/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="trunc_ln67_5_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_5/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add_ln69_5_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="1"/>
<pin id="768" dir="0" index="1" bw="16" slack="0"/>
<pin id="769" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_5/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="acc_6_load_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_6_load/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="trunc_ln67_6_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_6/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="add_ln69_6_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="1"/>
<pin id="782" dir="0" index="1" bw="16" slack="0"/>
<pin id="783" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_6/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="acc_7_load_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="0"/>
<pin id="788" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_7_load/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="trunc_ln67_7_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="0"/>
<pin id="792" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_7/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln69_7_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="1"/>
<pin id="796" dir="0" index="1" bw="16" slack="0"/>
<pin id="797" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_7/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="add_ln69_8_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="1"/>
<pin id="802" dir="0" index="1" bw="16" slack="2"/>
<pin id="803" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_8/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln69_9_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="1"/>
<pin id="807" dir="0" index="1" bw="16" slack="2"/>
<pin id="808" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_9/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="add_ln69_10_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="1"/>
<pin id="812" dir="0" index="1" bw="16" slack="2"/>
<pin id="813" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_10/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="add_ln69_11_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="1"/>
<pin id="817" dir="0" index="1" bw="16" slack="2"/>
<pin id="818" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_11/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="add_ln69_12_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="1"/>
<pin id="822" dir="0" index="1" bw="16" slack="2"/>
<pin id="823" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_12/6 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln69_13_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="1"/>
<pin id="827" dir="0" index="1" bw="16" slack="2"/>
<pin id="828" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_13/6 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add_ln69_14_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="0" index="1" bw="16" slack="2"/>
<pin id="833" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_14/6 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln69_15_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="1"/>
<pin id="837" dir="0" index="1" bw="16" slack="2"/>
<pin id="838" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_15/6 "/>
</bind>
</comp>

<comp id="840" class="1004" name="add_ln69_16_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="1"/>
<pin id="842" dir="0" index="1" bw="16" slack="2"/>
<pin id="843" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_16/7 "/>
</bind>
</comp>

<comp id="845" class="1004" name="add_ln69_17_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="1"/>
<pin id="847" dir="0" index="1" bw="16" slack="2"/>
<pin id="848" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_17/7 "/>
</bind>
</comp>

<comp id="850" class="1004" name="add_ln69_18_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="1"/>
<pin id="852" dir="0" index="1" bw="16" slack="2"/>
<pin id="853" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_18/7 "/>
</bind>
</comp>

<comp id="855" class="1004" name="add_ln69_19_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="1"/>
<pin id="857" dir="0" index="1" bw="16" slack="2"/>
<pin id="858" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_19/7 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sext_ln69_8_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="2"/>
<pin id="862" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_8/8 "/>
</bind>
</comp>

<comp id="863" class="1004" name="sext_ln69_9_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="2"/>
<pin id="865" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_9/8 "/>
</bind>
</comp>

<comp id="866" class="1004" name="sext_ln69_10_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="2"/>
<pin id="868" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_10/8 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sext_ln69_11_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="2"/>
<pin id="871" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_11/8 "/>
</bind>
</comp>

<comp id="872" class="1004" name="add_ln69_20_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="1"/>
<pin id="874" dir="0" index="1" bw="16" slack="2"/>
<pin id="875" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_20/8 "/>
</bind>
</comp>

<comp id="877" class="1004" name="add_ln69_21_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="1"/>
<pin id="879" dir="0" index="1" bw="16" slack="2"/>
<pin id="880" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_21/8 "/>
</bind>
</comp>

<comp id="882" class="1004" name="add_ln69_22_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="1"/>
<pin id="884" dir="0" index="1" bw="16" slack="2"/>
<pin id="885" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_22/8 "/>
</bind>
</comp>

<comp id="887" class="1004" name="add_ln69_23_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="1"/>
<pin id="889" dir="0" index="1" bw="16" slack="2"/>
<pin id="890" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_23/8 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sext_ln67_8_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="0"/>
<pin id="894" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_8/8 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln67_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="0"/>
<pin id="898" dir="0" index="1" bw="16" slack="0"/>
<pin id="899" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/8 "/>
</bind>
</comp>

<comp id="902" class="1004" name="add_ln69_24_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="0"/>
<pin id="904" dir="0" index="1" bw="16" slack="1"/>
<pin id="905" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_24/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sext_ln67_11_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="0"/>
<pin id="909" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_11/8 "/>
</bind>
</comp>

<comp id="911" class="1004" name="add_ln67_5_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="0"/>
<pin id="913" dir="0" index="1" bw="16" slack="0"/>
<pin id="914" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_5/8 "/>
</bind>
</comp>

<comp id="917" class="1004" name="add_ln69_25_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="0"/>
<pin id="919" dir="0" index="1" bw="16" slack="1"/>
<pin id="920" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_25/8 "/>
</bind>
</comp>

<comp id="922" class="1004" name="sext_ln67_14_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="0"/>
<pin id="924" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_14/8 "/>
</bind>
</comp>

<comp id="926" class="1004" name="add_ln67_9_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="0"/>
<pin id="928" dir="0" index="1" bw="16" slack="0"/>
<pin id="929" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_9/8 "/>
</bind>
</comp>

<comp id="932" class="1004" name="add_ln69_26_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="0"/>
<pin id="934" dir="0" index="1" bw="16" slack="1"/>
<pin id="935" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_26/8 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sext_ln67_17_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="16" slack="0"/>
<pin id="939" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_17/8 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln67_13_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="0"/>
<pin id="943" dir="0" index="1" bw="16" slack="0"/>
<pin id="944" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_13/8 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln69_27_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="0"/>
<pin id="949" dir="0" index="1" bw="16" slack="1"/>
<pin id="950" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_27/8 "/>
</bind>
</comp>

<comp id="952" class="1004" name="sext_ln67_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="7"/>
<pin id="954" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/9 "/>
</bind>
</comp>

<comp id="955" class="1004" name="sext_ln67_1_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="7"/>
<pin id="957" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_1/9 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sext_ln67_2_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="7"/>
<pin id="960" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_2/9 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sext_ln67_3_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="7"/>
<pin id="963" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_3/9 "/>
</bind>
</comp>

<comp id="964" class="1004" name="sext_ln69_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="5"/>
<pin id="966" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/9 "/>
</bind>
</comp>

<comp id="967" class="1004" name="sext_ln69_1_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="5"/>
<pin id="969" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_1/9 "/>
</bind>
</comp>

<comp id="970" class="1004" name="sext_ln69_2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="5"/>
<pin id="972" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_2/9 "/>
</bind>
</comp>

<comp id="973" class="1004" name="sext_ln69_3_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="5"/>
<pin id="975" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_3/9 "/>
</bind>
</comp>

<comp id="976" class="1004" name="sext_ln69_12_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="16" slack="2"/>
<pin id="978" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_12/9 "/>
</bind>
</comp>

<comp id="979" class="1004" name="sext_ln69_13_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="16" slack="2"/>
<pin id="981" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_13/9 "/>
</bind>
</comp>

<comp id="982" class="1004" name="sext_ln69_14_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="2"/>
<pin id="984" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_14/9 "/>
</bind>
</comp>

<comp id="985" class="1004" name="sext_ln69_15_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="16" slack="2"/>
<pin id="987" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_15/9 "/>
</bind>
</comp>

<comp id="988" class="1004" name="add_ln67_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="990" dir="0" index="1" bw="16" slack="0"/>
<pin id="991" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/9 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sext_ln67_9_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="17" slack="1"/>
<pin id="995" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_9/9 "/>
</bind>
</comp>

<comp id="996" class="1004" name="add_ln67_2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="17" slack="0"/>
<pin id="998" dir="0" index="1" bw="16" slack="0"/>
<pin id="999" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/9 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="sext_ln67_10_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="18" slack="0"/>
<pin id="1004" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_10/9 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="temp_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="18" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="0"/>
<pin id="1009" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/9 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="store_ln68_store_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="0"/>
<pin id="1014" dir="0" index="1" bw="32" slack="0"/>
<pin id="1015" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/9 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="add_ln67_4_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1020" dir="0" index="1" bw="16" slack="0"/>
<pin id="1021" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_4/9 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="sext_ln67_12_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="17" slack="1"/>
<pin id="1025" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_12/9 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="add_ln67_6_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="17" slack="0"/>
<pin id="1028" dir="0" index="1" bw="16" slack="0"/>
<pin id="1029" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_6/9 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="sext_ln67_13_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="18" slack="0"/>
<pin id="1034" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_13/9 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="temp_1_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="18" slack="0"/>
<pin id="1038" dir="0" index="1" bw="32" slack="0"/>
<pin id="1039" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_1/9 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="store_ln68_store_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="0"/>
<pin id="1044" dir="0" index="1" bw="32" slack="0"/>
<pin id="1045" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/9 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="add_ln67_8_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1050" dir="0" index="1" bw="16" slack="0"/>
<pin id="1051" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_8/9 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="sext_ln67_15_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="17" slack="1"/>
<pin id="1055" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_15/9 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="add_ln67_10_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="17" slack="0"/>
<pin id="1058" dir="0" index="1" bw="16" slack="0"/>
<pin id="1059" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_10/9 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sext_ln67_16_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="18" slack="0"/>
<pin id="1064" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_16/9 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="temp_2_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="18" slack="0"/>
<pin id="1068" dir="0" index="1" bw="32" slack="0"/>
<pin id="1069" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_2/9 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="store_ln68_store_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="0"/>
<pin id="1074" dir="0" index="1" bw="32" slack="0"/>
<pin id="1075" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/9 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="add_ln67_12_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1080" dir="0" index="1" bw="16" slack="0"/>
<pin id="1081" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_12/9 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="sext_ln67_18_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="17" slack="1"/>
<pin id="1085" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_18/9 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln67_14_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="17" slack="0"/>
<pin id="1088" dir="0" index="1" bw="16" slack="0"/>
<pin id="1089" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_14/9 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="sext_ln67_19_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="18" slack="0"/>
<pin id="1094" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_19/9 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="temp_3_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="18" slack="0"/>
<pin id="1098" dir="0" index="1" bw="32" slack="0"/>
<pin id="1099" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_3/9 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="store_ln68_store_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="0"/>
<pin id="1104" dir="0" index="1" bw="32" slack="0"/>
<pin id="1105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/9 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="sext_ln67_20_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="0"/>
<pin id="1110" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_20/9 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="add_ln67_17_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="0"/>
<pin id="1114" dir="0" index="1" bw="16" slack="0"/>
<pin id="1115" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_17/9 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="add_ln69_28_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="0"/>
<pin id="1120" dir="0" index="1" bw="16" slack="1"/>
<pin id="1121" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_28/9 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="sext_ln67_23_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="16" slack="0"/>
<pin id="1125" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_23/9 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="add_ln67_21_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="16" slack="0"/>
<pin id="1129" dir="0" index="1" bw="16" slack="0"/>
<pin id="1130" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_21/9 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="add_ln69_29_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="0"/>
<pin id="1135" dir="0" index="1" bw="16" slack="1"/>
<pin id="1136" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_29/9 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="sext_ln67_26_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="16" slack="0"/>
<pin id="1140" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_26/9 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="add_ln67_25_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="16" slack="0"/>
<pin id="1144" dir="0" index="1" bw="16" slack="0"/>
<pin id="1145" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_25/9 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="add_ln69_30_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="16" slack="0"/>
<pin id="1150" dir="0" index="1" bw="16" slack="1"/>
<pin id="1151" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_30/9 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="sext_ln67_29_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="16" slack="0"/>
<pin id="1155" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_29/9 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="add_ln67_29_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="0"/>
<pin id="1159" dir="0" index="1" bw="16" slack="0"/>
<pin id="1160" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_29/9 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="add_ln69_31_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="16" slack="0"/>
<pin id="1165" dir="0" index="1" bw="16" slack="1"/>
<pin id="1166" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_31/9 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="sext_ln67_4_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="16" slack="7"/>
<pin id="1170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_4/10 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="sext_ln67_5_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="7"/>
<pin id="1173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_5/10 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="sext_ln67_6_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="16" slack="7"/>
<pin id="1176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_6/10 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="sext_ln67_7_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="16" slack="7"/>
<pin id="1179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_7/10 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="sext_ln69_4_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="16" slack="5"/>
<pin id="1182" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_4/10 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="sext_ln69_5_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="16" slack="5"/>
<pin id="1185" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_5/10 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="sext_ln69_6_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="16" slack="5"/>
<pin id="1188" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_6/10 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="sext_ln69_7_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="16" slack="5"/>
<pin id="1191" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_7/10 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="add_ln67_16_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1194" dir="0" index="1" bw="16" slack="0"/>
<pin id="1195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_16/10 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="sext_ln67_21_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="17" slack="1"/>
<pin id="1199" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_21/10 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="add_ln67_18_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="17" slack="0"/>
<pin id="1202" dir="0" index="1" bw="16" slack="0"/>
<pin id="1203" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_18/10 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="sext_ln67_22_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="18" slack="0"/>
<pin id="1208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_22/10 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="temp_4_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="18" slack="0"/>
<pin id="1212" dir="0" index="1" bw="32" slack="0"/>
<pin id="1213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_4/10 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="store_ln68_store_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="0"/>
<pin id="1218" dir="0" index="1" bw="32" slack="0"/>
<pin id="1219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/10 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="add_ln67_20_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1224" dir="0" index="1" bw="16" slack="0"/>
<pin id="1225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_20/10 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="sext_ln67_24_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="17" slack="1"/>
<pin id="1229" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_24/10 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="add_ln67_22_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="17" slack="0"/>
<pin id="1232" dir="0" index="1" bw="16" slack="0"/>
<pin id="1233" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_22/10 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="sext_ln67_25_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="18" slack="0"/>
<pin id="1238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_25/10 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="temp_5_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="18" slack="0"/>
<pin id="1242" dir="0" index="1" bw="32" slack="0"/>
<pin id="1243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_5/10 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="store_ln68_store_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="0"/>
<pin id="1248" dir="0" index="1" bw="32" slack="0"/>
<pin id="1249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/10 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="add_ln67_24_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1254" dir="0" index="1" bw="16" slack="0"/>
<pin id="1255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_24/10 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="sext_ln67_27_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="17" slack="1"/>
<pin id="1259" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_27/10 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="add_ln67_26_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="17" slack="0"/>
<pin id="1262" dir="0" index="1" bw="16" slack="0"/>
<pin id="1263" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_26/10 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="sext_ln67_28_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="18" slack="0"/>
<pin id="1268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_28/10 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="temp_6_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="18" slack="0"/>
<pin id="1272" dir="0" index="1" bw="32" slack="0"/>
<pin id="1273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_6/10 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="store_ln68_store_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="0"/>
<pin id="1278" dir="0" index="1" bw="32" slack="0"/>
<pin id="1279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/10 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="add_ln67_28_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1284" dir="0" index="1" bw="16" slack="0"/>
<pin id="1285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_28/10 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="sext_ln67_30_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="17" slack="1"/>
<pin id="1289" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_30/10 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="add_ln67_30_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="17" slack="0"/>
<pin id="1292" dir="0" index="1" bw="16" slack="0"/>
<pin id="1293" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_30/10 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="sext_ln67_31_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="18" slack="0"/>
<pin id="1298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_31/10 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="temp_7_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="18" slack="0"/>
<pin id="1302" dir="0" index="1" bw="32" slack="0"/>
<pin id="1303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_7/10 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="store_ln68_store_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="0"/>
<pin id="1308" dir="0" index="1" bw="32" slack="0"/>
<pin id="1309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/10 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="d_i_0_addr_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="3" slack="1"/>
<pin id="1314" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_addr "/>
</bind>
</comp>

<comp id="1317" class="1005" name="d_i_1_addr_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="3" slack="1"/>
<pin id="1319" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_addr "/>
</bind>
</comp>

<comp id="1322" class="1005" name="d_i_2_addr_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="3" slack="1"/>
<pin id="1324" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_addr "/>
</bind>
</comp>

<comp id="1327" class="1005" name="d_i_3_addr_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="3" slack="1"/>
<pin id="1329" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_addr "/>
</bind>
</comp>

<comp id="1332" class="1005" name="d_i_0_load_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="16" slack="1"/>
<pin id="1334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_load "/>
</bind>
</comp>

<comp id="1338" class="1005" name="d_i_1_load_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="16" slack="1"/>
<pin id="1340" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_load "/>
</bind>
</comp>

<comp id="1344" class="1005" name="d_i_2_load_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="16" slack="1"/>
<pin id="1346" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_load "/>
</bind>
</comp>

<comp id="1350" class="1005" name="d_i_3_load_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="16" slack="1"/>
<pin id="1352" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_load "/>
</bind>
</comp>

<comp id="1356" class="1005" name="d_i_0_addr_1_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="3" slack="1"/>
<pin id="1358" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_addr_1 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="d_i_1_addr_1_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="3" slack="1"/>
<pin id="1363" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_addr_1 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="d_i_2_addr_1_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="3" slack="1"/>
<pin id="1368" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_addr_1 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="d_i_3_addr_1_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="3" slack="1"/>
<pin id="1373" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_addr_1 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="add_ln69_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="16" slack="2"/>
<pin id="1381" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="add_ln69_1_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="16" slack="2"/>
<pin id="1389" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_1 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="add_ln69_2_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="16" slack="2"/>
<pin id="1397" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_2 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="add_ln69_3_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="16" slack="2"/>
<pin id="1405" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_3 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="d_i_0_load_1_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="16" slack="1"/>
<pin id="1410" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_load_1 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="d_i_1_load_1_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="16" slack="1"/>
<pin id="1416" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_load_1 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="d_i_2_load_1_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="16" slack="1"/>
<pin id="1422" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_load_1 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="d_i_3_load_1_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="16" slack="1"/>
<pin id="1428" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_load_1 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="d_i_0_addr_2_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="3" slack="1"/>
<pin id="1434" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_addr_2 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="d_i_1_addr_2_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="3" slack="1"/>
<pin id="1439" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_addr_2 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="d_i_2_addr_2_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="3" slack="1"/>
<pin id="1444" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_addr_2 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="d_i_3_addr_2_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="3" slack="1"/>
<pin id="1449" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_addr_2 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="add_ln69_4_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="16" slack="2"/>
<pin id="1457" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_4 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="add_ln69_5_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="16" slack="2"/>
<pin id="1465" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_5 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="add_ln69_6_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="16" slack="2"/>
<pin id="1473" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_6 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="add_ln69_7_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="16" slack="2"/>
<pin id="1481" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_7 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="d_i_0_load_2_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="16" slack="1"/>
<pin id="1486" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_load_2 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="d_i_1_load_2_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="16" slack="1"/>
<pin id="1492" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_load_2 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="d_i_2_load_2_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="16" slack="1"/>
<pin id="1498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_load_2 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="d_i_3_load_2_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="16" slack="1"/>
<pin id="1504" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_load_2 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="d_i_0_addr_3_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="3" slack="1"/>
<pin id="1510" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_addr_3 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="d_i_1_addr_3_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="3" slack="1"/>
<pin id="1515" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_addr_3 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="d_i_2_addr_3_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="3" slack="1"/>
<pin id="1520" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_addr_3 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="d_i_3_addr_3_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="3" slack="1"/>
<pin id="1525" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_addr_3 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="add_ln69_8_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="16" slack="2"/>
<pin id="1530" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_8 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="add_ln69_9_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="16" slack="2"/>
<pin id="1535" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_9 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="add_ln69_10_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="16" slack="2"/>
<pin id="1540" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_10 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="add_ln69_11_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="16" slack="2"/>
<pin id="1545" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_11 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="d_i_0_load_3_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="16" slack="1"/>
<pin id="1550" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_load_3 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="d_i_1_load_3_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="16" slack="1"/>
<pin id="1556" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_load_3 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="d_i_2_load_3_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="16" slack="1"/>
<pin id="1562" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_load_3 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="d_i_3_load_3_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="16" slack="1"/>
<pin id="1568" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_load_3 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="d_i_0_addr_4_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="3" slack="1"/>
<pin id="1574" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_addr_4 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="d_i_1_addr_4_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="3" slack="1"/>
<pin id="1579" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_addr_4 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="d_i_2_addr_4_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="3" slack="1"/>
<pin id="1584" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_addr_4 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="d_i_3_addr_4_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="3" slack="1"/>
<pin id="1589" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_addr_4 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="add_ln69_12_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="16" slack="2"/>
<pin id="1594" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_12 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="add_ln69_13_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="16" slack="2"/>
<pin id="1599" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_13 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="add_ln69_14_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="16" slack="2"/>
<pin id="1604" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_14 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="add_ln69_15_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="16" slack="2"/>
<pin id="1609" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln69_15 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="d_i_0_load_4_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="16" slack="1"/>
<pin id="1614" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_load_4 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="d_i_1_load_4_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="16" slack="1"/>
<pin id="1620" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_load_4 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="d_i_2_load_4_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="16" slack="1"/>
<pin id="1626" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_load_4 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="d_i_3_load_4_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="16" slack="1"/>
<pin id="1632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_load_4 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="d_i_0_addr_5_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="3" slack="1"/>
<pin id="1638" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_addr_5 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="d_i_1_addr_5_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="3" slack="1"/>
<pin id="1643" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_addr_5 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="d_i_2_addr_5_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="3" slack="1"/>
<pin id="1648" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_addr_5 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="d_i_3_addr_5_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="3" slack="1"/>
<pin id="1653" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_addr_5 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="add_ln69_16_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="16" slack="1"/>
<pin id="1658" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_16 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="add_ln69_17_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="16" slack="1"/>
<pin id="1663" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_17 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="add_ln69_18_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="16" slack="1"/>
<pin id="1668" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_18 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="add_ln69_19_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="16" slack="1"/>
<pin id="1673" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_19 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="d_i_0_load_5_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="16" slack="1"/>
<pin id="1678" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_load_5 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="d_i_1_load_5_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="16" slack="1"/>
<pin id="1684" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_load_5 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="d_i_2_load_5_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="16" slack="1"/>
<pin id="1690" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_load_5 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="d_i_3_load_5_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="16" slack="1"/>
<pin id="1696" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_load_5 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="d_i_0_addr_6_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="3" slack="1"/>
<pin id="1702" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_addr_6 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="d_i_1_addr_6_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="3" slack="1"/>
<pin id="1707" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_addr_6 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="d_i_2_addr_6_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="3" slack="1"/>
<pin id="1712" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_addr_6 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="d_i_3_addr_6_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="3" slack="1"/>
<pin id="1717" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_addr_6 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="add_ln69_20_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="16" slack="1"/>
<pin id="1722" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_20 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="add_ln69_21_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="16" slack="1"/>
<pin id="1727" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_21 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="add_ln69_22_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="16" slack="1"/>
<pin id="1732" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_22 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="add_ln69_23_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="16" slack="1"/>
<pin id="1737" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_23 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="add_ln67_1_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="17" slack="1"/>
<pin id="1742" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="add_ln69_24_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="16" slack="1"/>
<pin id="1747" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_24 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="add_ln67_5_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="17" slack="1"/>
<pin id="1752" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_5 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="add_ln69_25_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="16" slack="1"/>
<pin id="1757" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_25 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="add_ln67_9_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="17" slack="1"/>
<pin id="1762" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_9 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="add_ln69_26_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="16" slack="1"/>
<pin id="1767" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_26 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="add_ln67_13_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="17" slack="1"/>
<pin id="1772" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_13 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="add_ln69_27_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="16" slack="1"/>
<pin id="1777" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_27 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="d_i_0_addr_7_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="3" slack="1"/>
<pin id="1782" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_0_addr_7 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="d_i_1_addr_7_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="3" slack="1"/>
<pin id="1787" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_1_addr_7 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="d_i_2_addr_7_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="3" slack="1"/>
<pin id="1792" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_2_addr_7 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="d_i_3_addr_7_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="3" slack="1"/>
<pin id="1797" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_i_3_addr_7 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="add_ln67_17_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="17" slack="1"/>
<pin id="1802" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_17 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="add_ln69_28_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="16" slack="1"/>
<pin id="1807" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_28 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="add_ln67_21_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="17" slack="1"/>
<pin id="1812" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_21 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="add_ln69_29_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="16" slack="1"/>
<pin id="1817" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_29 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="add_ln67_25_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="17" slack="1"/>
<pin id="1822" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_25 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="add_ln69_30_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="16" slack="1"/>
<pin id="1827" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_30 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="add_ln67_29_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="17" slack="1"/>
<pin id="1832" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_29 "/>
</bind>
</comp>

<comp id="1835" class="1005" name="add_ln69_31_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="16" slack="1"/>
<pin id="1837" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="72" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="100" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="114" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="128" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="146" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="228"><net_src comp="220" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="237"><net_src comp="229" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="246"><net_src comp="238" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="255"><net_src comp="247" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="264"><net_src comp="256" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="270"><net_src comp="2" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="265" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="274" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="288"><net_src comp="6" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="291"><net_src comp="283" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="297"><net_src comp="8" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="300"><net_src comp="292" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="306"><net_src comp="10" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="309"><net_src comp="301" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="315"><net_src comp="12" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="318"><net_src comp="310" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="324"><net_src comp="14" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="32" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="327"><net_src comp="319" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="336"><net_src comp="328" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="342"><net_src comp="2" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="345"><net_src comp="337" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="351"><net_src comp="4" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="354"><net_src comp="346" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="360"><net_src comp="6" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="32" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="355" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="369"><net_src comp="8" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="32" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="372"><net_src comp="364" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="378"><net_src comp="10" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="32" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="381"><net_src comp="373" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="387"><net_src comp="12" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="32" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="40" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="390"><net_src comp="382" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="396"><net_src comp="14" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="32" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="399"><net_src comp="391" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="405"><net_src comp="0" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="32" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="400" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="414"><net_src comp="2" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="32" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="417"><net_src comp="409" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="423"><net_src comp="4" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="32" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="38" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="426"><net_src comp="418" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="432"><net_src comp="6" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="32" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="38" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="435"><net_src comp="427" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="441"><net_src comp="8" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="32" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="42" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="444"><net_src comp="436" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="450"><net_src comp="10" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="32" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="42" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="453"><net_src comp="445" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="459"><net_src comp="12" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="32" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="462"><net_src comp="454" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="468"><net_src comp="14" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="32" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="42" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="471"><net_src comp="463" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="477"><net_src comp="0" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="32" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="40" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="480"><net_src comp="472" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="486"><net_src comp="2" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="32" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="40" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="489"><net_src comp="481" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="495"><net_src comp="4" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="32" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="40" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="498"><net_src comp="490" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="504"><net_src comp="6" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="32" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="40" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="507"><net_src comp="499" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="513"><net_src comp="8" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="32" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="44" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="516"><net_src comp="508" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="522"><net_src comp="10" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="32" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="44" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="525"><net_src comp="517" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="531"><net_src comp="12" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="32" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="44" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="534"><net_src comp="526" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="540"><net_src comp="14" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="32" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="44" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="543"><net_src comp="535" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="549"><net_src comp="0" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="32" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="42" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="552"><net_src comp="544" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="558"><net_src comp="2" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="32" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="42" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="561"><net_src comp="553" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="567"><net_src comp="4" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="32" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="42" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="570"><net_src comp="562" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="576"><net_src comp="6" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="32" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="42" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="579"><net_src comp="571" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="585"><net_src comp="8" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="32" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="46" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="588"><net_src comp="580" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="594"><net_src comp="10" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="32" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="46" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="597"><net_src comp="589" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="603"><net_src comp="12" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="32" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="46" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="606"><net_src comp="598" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="612"><net_src comp="14" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="32" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="46" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="615"><net_src comp="607" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="621"><net_src comp="0" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="32" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="44" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="624"><net_src comp="616" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="630"><net_src comp="2" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="32" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="44" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="633"><net_src comp="625" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="639"><net_src comp="4" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="32" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="44" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="642"><net_src comp="634" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="648"><net_src comp="6" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="32" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="44" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="651"><net_src comp="643" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="657"><net_src comp="0" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="32" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="46" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="660"><net_src comp="652" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="666"><net_src comp="2" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="32" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="46" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="669"><net_src comp="661" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="675"><net_src comp="4" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="32" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="46" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="678"><net_src comp="670" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="684"><net_src comp="6" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="32" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="46" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="687"><net_src comp="679" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="691"><net_src comp="16" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="688" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="701"><net_src comp="696" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="705"><net_src comp="18" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="715"><net_src comp="710" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="719"><net_src comp="20" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="729"><net_src comp="724" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="733"><net_src comp="22" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="730" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="734" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="743"><net_src comp="738" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="747"><net_src comp="24" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="744" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="757"><net_src comp="752" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="761"><net_src comp="26" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="758" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="762" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="771"><net_src comp="766" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="775"><net_src comp="28" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="776" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="785"><net_src comp="780" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="789"><net_src comp="30" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="786" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="799"><net_src comp="794" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="804"><net_src comp="800" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="809"><net_src comp="805" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="814"><net_src comp="810" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="819"><net_src comp="815" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="824"><net_src comp="820" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="829"><net_src comp="825" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="834"><net_src comp="830" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="839"><net_src comp="835" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="844"><net_src comp="840" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="849"><net_src comp="845" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="854"><net_src comp="850" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="859"><net_src comp="855" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="876"><net_src comp="872" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="881"><net_src comp="877" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="886"><net_src comp="882" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="891"><net_src comp="887" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="895"><net_src comp="80" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="860" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="892" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="80" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="94" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="863" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="907" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="94" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="108" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="866" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="922" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="108" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="940"><net_src comp="122" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="869" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="937" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="122" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="992"><net_src comp="952" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1000"><net_src comp="993" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="964" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="988" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="16" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="955" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1030"><net_src comp="1023" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="967" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1035"><net_src comp="1026" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1040"><net_src comp="1032" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="1018" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="18" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="958" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1060"><net_src comp="1053" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="970" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1065"><net_src comp="1056" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="1062" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="1048" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1076"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="20" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="961" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1090"><net_src comp="1083" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="973" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1092" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1078" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="1096" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="22" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1111"><net_src comp="80" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1116"><net_src comp="976" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="1108" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="80" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1126"><net_src comp="94" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1131"><net_src comp="979" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1123" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1137"><net_src comp="94" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1141"><net_src comp="108" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1146"><net_src comp="982" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1138" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1152"><net_src comp="108" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1156"><net_src comp="122" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1161"><net_src comp="985" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="1153" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1167"><net_src comp="122" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1196"><net_src comp="1168" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1204"><net_src comp="1197" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1205"><net_src comp="1180" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="1209"><net_src comp="1200" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1214"><net_src comp="1206" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="1192" pin="2"/><net_sink comp="1210" pin=1"/></net>

<net id="1220"><net_src comp="1210" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="24" pin="0"/><net_sink comp="1216" pin=1"/></net>

<net id="1226"><net_src comp="1171" pin="1"/><net_sink comp="1222" pin=1"/></net>

<net id="1234"><net_src comp="1227" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="1183" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1239"><net_src comp="1230" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1244"><net_src comp="1236" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1245"><net_src comp="1222" pin="2"/><net_sink comp="1240" pin=1"/></net>

<net id="1250"><net_src comp="1240" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="26" pin="0"/><net_sink comp="1246" pin=1"/></net>

<net id="1256"><net_src comp="1174" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1264"><net_src comp="1257" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1265"><net_src comp="1186" pin="1"/><net_sink comp="1260" pin=1"/></net>

<net id="1269"><net_src comp="1260" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1274"><net_src comp="1266" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1275"><net_src comp="1252" pin="2"/><net_sink comp="1270" pin=1"/></net>

<net id="1280"><net_src comp="1270" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1281"><net_src comp="28" pin="0"/><net_sink comp="1276" pin=1"/></net>

<net id="1286"><net_src comp="1177" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1294"><net_src comp="1287" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="1189" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1299"><net_src comp="1290" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1304"><net_src comp="1296" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="1282" pin="2"/><net_sink comp="1300" pin=1"/></net>

<net id="1310"><net_src comp="1300" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="30" pin="0"/><net_sink comp="1306" pin=1"/></net>

<net id="1315"><net_src comp="72" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="1320"><net_src comp="86" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1325"><net_src comp="100" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="1330"><net_src comp="114" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1335"><net_src comp="80" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1341"><net_src comp="94" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1347"><net_src comp="108" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1353"><net_src comp="122" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1359"><net_src comp="128" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="1364"><net_src comp="137" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1369"><net_src comp="146" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="1374"><net_src comp="155" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1382"><net_src comp="696" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1390"><net_src comp="710" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1398"><net_src comp="724" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1406"><net_src comp="738" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1411"><net_src comp="80" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1413"><net_src comp="1408" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1417"><net_src comp="94" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1423"><net_src comp="108" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1429"><net_src comp="122" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1435"><net_src comp="220" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="1440"><net_src comp="229" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1445"><net_src comp="238" pin="3"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="1450"><net_src comp="247" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1458"><net_src comp="752" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1466"><net_src comp="766" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1474"><net_src comp="780" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1482"><net_src comp="794" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1487"><net_src comp="80" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1493"><net_src comp="94" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1499"><net_src comp="108" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1505"><net_src comp="122" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1507"><net_src comp="1502" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1511"><net_src comp="292" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="1516"><net_src comp="301" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1521"><net_src comp="310" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="1526"><net_src comp="319" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1531"><net_src comp="800" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1536"><net_src comp="805" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1541"><net_src comp="810" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1546"><net_src comp="815" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1551"><net_src comp="80" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1553"><net_src comp="1548" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1557"><net_src comp="94" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1563"><net_src comp="108" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1565"><net_src comp="1560" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1569"><net_src comp="122" pin="3"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1571"><net_src comp="1566" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1575"><net_src comp="364" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="1580"><net_src comp="373" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1585"><net_src comp="382" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="1590"><net_src comp="391" pin="3"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1595"><net_src comp="820" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1600"><net_src comp="825" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1605"><net_src comp="830" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="1610"><net_src comp="835" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1615"><net_src comp="80" pin="3"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1617"><net_src comp="1612" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1621"><net_src comp="94" pin="3"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1623"><net_src comp="1618" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1627"><net_src comp="108" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1629"><net_src comp="1624" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1633"><net_src comp="122" pin="3"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1635"><net_src comp="1630" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1639"><net_src comp="436" pin="3"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="1644"><net_src comp="445" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1649"><net_src comp="454" pin="3"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="1654"><net_src comp="463" pin="3"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1659"><net_src comp="840" pin="2"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1664"><net_src comp="845" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1669"><net_src comp="850" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1674"><net_src comp="855" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1679"><net_src comp="80" pin="3"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1681"><net_src comp="1676" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1685"><net_src comp="94" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1687"><net_src comp="1682" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1691"><net_src comp="108" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1693"><net_src comp="1688" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1697"><net_src comp="122" pin="3"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1699"><net_src comp="1694" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1703"><net_src comp="508" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="1708"><net_src comp="517" pin="3"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1713"><net_src comp="526" pin="3"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="1718"><net_src comp="535" pin="3"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1723"><net_src comp="872" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1728"><net_src comp="877" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1733"><net_src comp="882" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1738"><net_src comp="887" pin="2"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1743"><net_src comp="896" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1748"><net_src comp="902" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="1753"><net_src comp="911" pin="2"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1758"><net_src comp="917" pin="2"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1763"><net_src comp="926" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1768"><net_src comp="932" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1773"><net_src comp="941" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1778"><net_src comp="947" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="1783"><net_src comp="580" pin="3"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="1788"><net_src comp="589" pin="3"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1793"><net_src comp="598" pin="3"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="1798"><net_src comp="607" pin="3"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1803"><net_src comp="1112" pin="2"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1808"><net_src comp="1118" pin="2"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="1813"><net_src comp="1127" pin="2"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1818"><net_src comp="1133" pin="2"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1823"><net_src comp="1142" pin="2"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1828"><net_src comp="1148" pin="2"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1833"><net_src comp="1157" pin="2"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1838"><net_src comp="1163" pin="2"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="214" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_o_0 | {3 4 5 6 7 8 9 10 }
	Port: d_o_1 | {3 4 5 6 7 8 9 10 }
	Port: d_o_2 | {3 4 5 6 7 8 9 10 }
	Port: d_o_3 | {3 4 5 6 7 8 9 10 }
	Port: acc_0 | {9 }
	Port: acc_1 | {9 }
	Port: acc_2 | {9 }
	Port: acc_3 | {9 }
	Port: acc_4 | {10 }
	Port: acc_5 | {10 }
	Port: acc_6 | {10 }
	Port: acc_7 | {10 }
 - Input state : 
	Port: array_io : d_i_0 | {1 2 3 4 5 6 7 8 9 }
	Port: array_io : d_i_1 | {1 2 3 4 5 6 7 8 9 }
	Port: array_io : d_i_2 | {1 2 3 4 5 6 7 8 9 }
	Port: array_io : d_i_3 | {1 2 3 4 5 6 7 8 9 }
	Port: array_io : acc_0 | {3 }
	Port: array_io : acc_1 | {3 }
	Port: array_io : acc_2 | {3 }
	Port: array_io : acc_3 | {3 }
	Port: array_io : acc_4 | {4 }
	Port: array_io : acc_5 | {4 }
	Port: array_io : acc_6 | {4 }
	Port: array_io : acc_7 | {4 }
  - Chain level:
	State 1
		d_i_0_load : 1
		d_i_1_load : 1
		d_i_2_load : 1
		d_i_3_load : 1
	State 2
		d_i_0_load_1 : 1
		d_i_1_load_1 : 1
		d_i_2_load_1 : 1
		d_i_3_load_1 : 1
	State 3
		trunc_ln67 : 1
		add_ln69 : 2
		store_ln69 : 3
		trunc_ln67_1 : 1
		add_ln69_1 : 2
		store_ln69 : 3
		trunc_ln67_2 : 1
		add_ln69_2 : 2
		store_ln69 : 3
		trunc_ln67_3 : 1
		add_ln69_3 : 2
		store_ln69 : 3
		d_i_0_load_2 : 1
		d_i_1_load_2 : 1
		d_i_2_load_2 : 1
		d_i_3_load_2 : 1
	State 4
		trunc_ln67_4 : 1
		add_ln69_4 : 2
		store_ln69 : 3
		trunc_ln67_5 : 1
		add_ln69_5 : 2
		store_ln69 : 3
		trunc_ln67_6 : 1
		add_ln69_6 : 2
		store_ln69 : 3
		trunc_ln67_7 : 1
		add_ln69_7 : 2
		store_ln69 : 3
		d_i_0_load_3 : 1
		d_i_1_load_3 : 1
		d_i_2_load_3 : 1
		d_i_3_load_3 : 1
	State 5
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		d_i_0_load_4 : 1
		d_i_1_load_4 : 1
		d_i_2_load_4 : 1
		d_i_3_load_4 : 1
	State 6
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		d_i_0_load_5 : 1
		d_i_1_load_5 : 1
		d_i_2_load_5 : 1
		d_i_3_load_5 : 1
	State 7
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		d_i_0_load_6 : 1
		d_i_1_load_6 : 1
		d_i_2_load_6 : 1
		d_i_3_load_6 : 1
	State 8
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		sext_ln67_8 : 1
		add_ln67_1 : 2
		add_ln69_24 : 1
		sext_ln67_11 : 1
		add_ln67_5 : 2
		add_ln69_25 : 1
		sext_ln67_14 : 1
		add_ln67_9 : 2
		add_ln69_26 : 1
		sext_ln67_17 : 1
		add_ln67_13 : 2
		add_ln69_27 : 1
		d_i_0_load_7 : 1
		d_i_1_load_7 : 1
		d_i_2_load_7 : 1
		d_i_3_load_7 : 1
	State 9
		add_ln67 : 1
		add_ln67_2 : 1
		sext_ln67_10 : 2
		temp : 3
		store_ln68 : 4
		store_ln69 : 1
		add_ln67_4 : 1
		add_ln67_6 : 1
		sext_ln67_13 : 2
		temp_1 : 3
		store_ln68 : 4
		store_ln69 : 1
		add_ln67_8 : 1
		add_ln67_10 : 1
		sext_ln67_16 : 2
		temp_2 : 3
		store_ln68 : 4
		store_ln69 : 1
		add_ln67_12 : 1
		add_ln67_14 : 1
		sext_ln67_19 : 2
		temp_3 : 3
		store_ln68 : 4
		store_ln69 : 1
		sext_ln67_20 : 1
		add_ln67_17 : 2
		add_ln69_28 : 1
		sext_ln67_23 : 1
		add_ln67_21 : 2
		add_ln69_29 : 1
		sext_ln67_26 : 1
		add_ln67_25 : 2
		add_ln69_30 : 1
		sext_ln67_29 : 1
		add_ln67_29 : 2
		add_ln69_31 : 1
	State 10
		add_ln67_16 : 1
		add_ln67_18 : 1
		sext_ln67_22 : 2
		temp_4 : 3
		store_ln68 : 4
		store_ln69 : 1
		add_ln67_20 : 1
		add_ln67_22 : 1
		sext_ln67_25 : 2
		temp_5 : 3
		store_ln68 : 4
		store_ln69 : 1
		add_ln67_24 : 1
		add_ln67_26 : 1
		sext_ln67_28 : 2
		temp_6 : 3
		store_ln68 : 4
		store_ln69 : 1
		add_ln67_28 : 1
		add_ln67_30 : 1
		sext_ln67_31 : 2
		temp_7 : 3
		store_ln68 : 4
		store_ln69 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln69_fu_696   |    0    |    23   |
|          |   add_ln69_1_fu_710  |    0    |    23   |
|          |   add_ln69_2_fu_724  |    0    |    23   |
|          |   add_ln69_3_fu_738  |    0    |    23   |
|          |   add_ln69_4_fu_752  |    0    |    23   |
|          |   add_ln69_5_fu_766  |    0    |    23   |
|          |   add_ln69_6_fu_780  |    0    |    23   |
|          |   add_ln69_7_fu_794  |    0    |    23   |
|          |   add_ln69_8_fu_800  |    0    |    23   |
|          |   add_ln69_9_fu_805  |    0    |    23   |
|          |  add_ln69_10_fu_810  |    0    |    23   |
|          |  add_ln69_11_fu_815  |    0    |    23   |
|          |  add_ln69_12_fu_820  |    0    |    23   |
|          |  add_ln69_13_fu_825  |    0    |    23   |
|          |  add_ln69_14_fu_830  |    0    |    23   |
|          |  add_ln69_15_fu_835  |    0    |    23   |
|          |  add_ln69_16_fu_840  |    0    |    23   |
|          |  add_ln69_17_fu_845  |    0    |    23   |
|          |  add_ln69_18_fu_850  |    0    |    23   |
|          |  add_ln69_19_fu_855  |    0    |    23   |
|          |  add_ln69_20_fu_872  |    0    |    23   |
|          |  add_ln69_21_fu_877  |    0    |    23   |
|          |  add_ln69_22_fu_882  |    0    |    23   |
|          |  add_ln69_23_fu_887  |    0    |    23   |
|          |   add_ln67_1_fu_896  |    0    |    23   |
|          |  add_ln69_24_fu_902  |    0    |    23   |
|          |   add_ln67_5_fu_911  |    0    |    23   |
|          |  add_ln69_25_fu_917  |    0    |    23   |
|          |   add_ln67_9_fu_926  |    0    |    23   |
|          |  add_ln69_26_fu_932  |    0    |    23   |
|          |  add_ln67_13_fu_941  |    0    |    23   |
|    add   |  add_ln69_27_fu_947  |    0    |    23   |
|          |    add_ln67_fu_988   |    0    |    32   |
|          |   add_ln67_2_fu_996  |    0    |    24   |
|          |     temp_fu_1006     |    0    |    32   |
|          |  add_ln67_4_fu_1018  |    0    |    32   |
|          |  add_ln67_6_fu_1026  |    0    |    24   |
|          |    temp_1_fu_1036    |    0    |    32   |
|          |  add_ln67_8_fu_1048  |    0    |    32   |
|          |  add_ln67_10_fu_1056 |    0    |    24   |
|          |    temp_2_fu_1066    |    0    |    32   |
|          |  add_ln67_12_fu_1078 |    0    |    32   |
|          |  add_ln67_14_fu_1086 |    0    |    24   |
|          |    temp_3_fu_1096    |    0    |    32   |
|          |  add_ln67_17_fu_1112 |    0    |    23   |
|          |  add_ln69_28_fu_1118 |    0    |    23   |
|          |  add_ln67_21_fu_1127 |    0    |    23   |
|          |  add_ln69_29_fu_1133 |    0    |    23   |
|          |  add_ln67_25_fu_1142 |    0    |    23   |
|          |  add_ln69_30_fu_1148 |    0    |    23   |
|          |  add_ln67_29_fu_1157 |    0    |    23   |
|          |  add_ln69_31_fu_1163 |    0    |    23   |
|          |  add_ln67_16_fu_1192 |    0    |    32   |
|          |  add_ln67_18_fu_1200 |    0    |    24   |
|          |    temp_4_fu_1210    |    0    |    32   |
|          |  add_ln67_20_fu_1222 |    0    |    32   |
|          |  add_ln67_22_fu_1230 |    0    |    24   |
|          |    temp_5_fu_1240    |    0    |    32   |
|          |  add_ln67_24_fu_1252 |    0    |    32   |
|          |  add_ln67_26_fu_1260 |    0    |    24   |
|          |    temp_6_fu_1270    |    0    |    32   |
|          |  add_ln67_28_fu_1282 |    0    |    32   |
|          |  add_ln67_30_fu_1290 |    0    |    24   |
|          |    temp_7_fu_1300    |    0    |    32   |
|----------|----------------------|---------|---------|
|          |   trunc_ln67_fu_692  |    0    |    0    |
|          |  trunc_ln67_1_fu_706 |    0    |    0    |
|          |  trunc_ln67_2_fu_720 |    0    |    0    |
|   trunc  |  trunc_ln67_3_fu_734 |    0    |    0    |
|          |  trunc_ln67_4_fu_748 |    0    |    0    |
|          |  trunc_ln67_5_fu_762 |    0    |    0    |
|          |  trunc_ln67_6_fu_776 |    0    |    0    |
|          |  trunc_ln67_7_fu_790 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  sext_ln69_8_fu_860  |    0    |    0    |
|          |  sext_ln69_9_fu_863  |    0    |    0    |
|          |  sext_ln69_10_fu_866 |    0    |    0    |
|          |  sext_ln69_11_fu_869 |    0    |    0    |
|          |  sext_ln67_8_fu_892  |    0    |    0    |
|          |  sext_ln67_11_fu_907 |    0    |    0    |
|          |  sext_ln67_14_fu_922 |    0    |    0    |
|          |  sext_ln67_17_fu_937 |    0    |    0    |
|          |   sext_ln67_fu_952   |    0    |    0    |
|          |  sext_ln67_1_fu_955  |    0    |    0    |
|          |  sext_ln67_2_fu_958  |    0    |    0    |
|          |  sext_ln67_3_fu_961  |    0    |    0    |
|          |   sext_ln69_fu_964   |    0    |    0    |
|          |  sext_ln69_1_fu_967  |    0    |    0    |
|          |  sext_ln69_2_fu_970  |    0    |    0    |
|          |  sext_ln69_3_fu_973  |    0    |    0    |
|          |  sext_ln69_12_fu_976 |    0    |    0    |
|          |  sext_ln69_13_fu_979 |    0    |    0    |
|          |  sext_ln69_14_fu_982 |    0    |    0    |
|          |  sext_ln69_15_fu_985 |    0    |    0    |
|          |  sext_ln67_9_fu_993  |    0    |    0    |
|          | sext_ln67_10_fu_1002 |    0    |    0    |
|          | sext_ln67_12_fu_1023 |    0    |    0    |
|   sext   | sext_ln67_13_fu_1032 |    0    |    0    |
|          | sext_ln67_15_fu_1053 |    0    |    0    |
|          | sext_ln67_16_fu_1062 |    0    |    0    |
|          | sext_ln67_18_fu_1083 |    0    |    0    |
|          | sext_ln67_19_fu_1092 |    0    |    0    |
|          | sext_ln67_20_fu_1108 |    0    |    0    |
|          | sext_ln67_23_fu_1123 |    0    |    0    |
|          | sext_ln67_26_fu_1138 |    0    |    0    |
|          | sext_ln67_29_fu_1153 |    0    |    0    |
|          |  sext_ln67_4_fu_1168 |    0    |    0    |
|          |  sext_ln67_5_fu_1171 |    0    |    0    |
|          |  sext_ln67_6_fu_1174 |    0    |    0    |
|          |  sext_ln67_7_fu_1177 |    0    |    0    |
|          |  sext_ln69_4_fu_1180 |    0    |    0    |
|          |  sext_ln69_5_fu_1183 |    0    |    0    |
|          |  sext_ln69_6_fu_1186 |    0    |    0    |
|          |  sext_ln69_7_fu_1189 |    0    |    0    |
|          | sext_ln67_21_fu_1197 |    0    |    0    |
|          | sext_ln67_22_fu_1206 |    0    |    0    |
|          | sext_ln67_24_fu_1227 |    0    |    0    |
|          | sext_ln67_25_fu_1236 |    0    |    0    |
|          | sext_ln67_27_fu_1257 |    0    |    0    |
|          | sext_ln67_28_fu_1266 |    0    |    0    |
|          | sext_ln67_30_fu_1287 |    0    |    0    |
|          | sext_ln67_31_fu_1296 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   1624  |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln67_13_reg_1770|   17   |
| add_ln67_17_reg_1800|   17   |
| add_ln67_1_reg_1740 |   17   |
| add_ln67_21_reg_1810|   17   |
| add_ln67_25_reg_1820|   17   |
| add_ln67_29_reg_1830|   17   |
| add_ln67_5_reg_1750 |   17   |
| add_ln67_9_reg_1760 |   17   |
| add_ln69_10_reg_1538|   16   |
| add_ln69_11_reg_1543|   16   |
| add_ln69_12_reg_1592|   16   |
| add_ln69_13_reg_1597|   16   |
| add_ln69_14_reg_1602|   16   |
| add_ln69_15_reg_1607|   16   |
| add_ln69_16_reg_1656|   16   |
| add_ln69_17_reg_1661|   16   |
| add_ln69_18_reg_1666|   16   |
| add_ln69_19_reg_1671|   16   |
| add_ln69_1_reg_1387 |   16   |
| add_ln69_20_reg_1720|   16   |
| add_ln69_21_reg_1725|   16   |
| add_ln69_22_reg_1730|   16   |
| add_ln69_23_reg_1735|   16   |
| add_ln69_24_reg_1745|   16   |
| add_ln69_25_reg_1755|   16   |
| add_ln69_26_reg_1765|   16   |
| add_ln69_27_reg_1775|   16   |
| add_ln69_28_reg_1805|   16   |
| add_ln69_29_reg_1815|   16   |
| add_ln69_2_reg_1395 |   16   |
| add_ln69_30_reg_1825|   16   |
| add_ln69_31_reg_1835|   16   |
| add_ln69_3_reg_1403 |   16   |
| add_ln69_4_reg_1455 |   16   |
| add_ln69_5_reg_1463 |   16   |
| add_ln69_6_reg_1471 |   16   |
| add_ln69_7_reg_1479 |   16   |
| add_ln69_8_reg_1528 |   16   |
| add_ln69_9_reg_1533 |   16   |
|  add_ln69_reg_1379  |   16   |
|d_i_0_addr_1_reg_1356|    3   |
|d_i_0_addr_2_reg_1432|    3   |
|d_i_0_addr_3_reg_1508|    3   |
|d_i_0_addr_4_reg_1572|    3   |
|d_i_0_addr_5_reg_1636|    3   |
|d_i_0_addr_6_reg_1700|    3   |
|d_i_0_addr_7_reg_1780|    3   |
| d_i_0_addr_reg_1312 |    3   |
|d_i_0_load_1_reg_1408|   16   |
|d_i_0_load_2_reg_1484|   16   |
|d_i_0_load_3_reg_1548|   16   |
|d_i_0_load_4_reg_1612|   16   |
|d_i_0_load_5_reg_1676|   16   |
| d_i_0_load_reg_1332 |   16   |
|d_i_1_addr_1_reg_1361|    3   |
|d_i_1_addr_2_reg_1437|    3   |
|d_i_1_addr_3_reg_1513|    3   |
|d_i_1_addr_4_reg_1577|    3   |
|d_i_1_addr_5_reg_1641|    3   |
|d_i_1_addr_6_reg_1705|    3   |
|d_i_1_addr_7_reg_1785|    3   |
| d_i_1_addr_reg_1317 |    3   |
|d_i_1_load_1_reg_1414|   16   |
|d_i_1_load_2_reg_1490|   16   |
|d_i_1_load_3_reg_1554|   16   |
|d_i_1_load_4_reg_1618|   16   |
|d_i_1_load_5_reg_1682|   16   |
| d_i_1_load_reg_1338 |   16   |
|d_i_2_addr_1_reg_1366|    3   |
|d_i_2_addr_2_reg_1442|    3   |
|d_i_2_addr_3_reg_1518|    3   |
|d_i_2_addr_4_reg_1582|    3   |
|d_i_2_addr_5_reg_1646|    3   |
|d_i_2_addr_6_reg_1710|    3   |
|d_i_2_addr_7_reg_1790|    3   |
| d_i_2_addr_reg_1322 |    3   |
|d_i_2_load_1_reg_1420|   16   |
|d_i_2_load_2_reg_1496|   16   |
|d_i_2_load_3_reg_1560|   16   |
|d_i_2_load_4_reg_1624|   16   |
|d_i_2_load_5_reg_1688|   16   |
| d_i_2_load_reg_1344 |   16   |
|d_i_3_addr_1_reg_1371|    3   |
|d_i_3_addr_2_reg_1447|    3   |
|d_i_3_addr_3_reg_1523|    3   |
|d_i_3_addr_4_reg_1587|    3   |
|d_i_3_addr_5_reg_1651|    3   |
|d_i_3_addr_6_reg_1715|    3   |
|d_i_3_addr_7_reg_1795|    3   |
| d_i_3_addr_reg_1327 |    3   |
|d_i_3_load_1_reg_1426|   16   |
|d_i_3_load_2_reg_1502|   16   |
|d_i_3_load_3_reg_1566|   16   |
|d_i_3_load_4_reg_1630|   16   |
|d_i_3_load_5_reg_1694|   16   |
| d_i_3_load_reg_1350 |   16   |
+---------------------+--------+
|        Total        |  1128  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_80 |  p0  |  16  |   3  |   48   ||    65   |
|  grp_access_fu_94 |  p0  |  16  |   3  |   48   ||    65   |
| grp_access_fu_108 |  p0  |  16  |   3  |   48   ||    65   |
| grp_access_fu_122 |  p0  |  16  |   3  |   48   ||    65   |
| grp_access_fu_172 |  p0  |   8  |   3  |   24   ||    43   |
| grp_access_fu_172 |  p1  |   8  |  16  |   128  ||    43   |
| grp_access_fu_186 |  p0  |   8  |   3  |   24   ||    43   |
| grp_access_fu_186 |  p1  |   8  |  16  |   128  ||    43   |
| grp_access_fu_200 |  p0  |   8  |   3  |   24   ||    43   |
| grp_access_fu_200 |  p1  |   8  |  16  |   128  ||    43   |
| grp_access_fu_214 |  p0  |   8  |   3  |   24   ||    43   |
| grp_access_fu_214 |  p1  |   8  |  16  |   128  ||    43   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   800  || 7.94286 ||   604   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1624  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   604  |
|  Register |    -   |  1128  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |  1128  |  2228  |
+-----------+--------+--------+--------+
