// Seed: 1709261593
module module_0 #(
    parameter id_2 = 32'd78
) (
    id_1,
    _id_2
);
  output wire _id_2;
  inout wire id_1;
  wire id_3[1 : id_2];
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd48,
    parameter id_2  = 32'd21
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire _id_2;
  input wire id_1;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_8,
      id_2
  );
  wire  id_9;
  logic _id_10;
  wire  id_11  [id_2 : (  id_10  )];
  assign id_11 = id_10;
endmodule
