{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578660449681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578660449691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 10 17:47:29 2020 " "Processing started: Fri Jan 10 17:47:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578660449691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660449691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_top -c riscv_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_top -c riscv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660449691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578660450522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578660450522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_top " "Found entity 1: riscv_top" {  } { { "riscv_top.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defination.v 0 0 " "Found 0 design units, including 0 entities, in source file defination.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461440 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control_E.v(97) " "Verilog HDL information at Control_E.v(97): always construct contains both blocking and non-blocking assignments" {  } { { "Control_E.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/Control_E.v" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578660461440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_e.v 4 4 " "Found 4 design units, including 4 entities, in source file control_e.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_ID " "Found entity 1: Control_ID" {  } { { "Control_E.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/Control_E.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461440 ""} { "Info" "ISGN_ENTITY_NAME" "2 Control_E " "Found entity 2: Control_E" {  } { { "Control_E.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/Control_E.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461440 ""} { "Info" "ISGN_ENTITY_NAME" "3 Control_M " "Found entity 3: Control_M" {  } { { "Control_E.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/Control_E.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461440 ""} { "Info" "ISGN_ENTITY_NAME" "4 Control_W " "Found entity 4: Control_W" {  } { { "Control_E.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/Control_E.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461440 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(8) " "Verilog HDL information at ALU.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578660461455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 2 2 " "Found 2 design units, including 2 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461471 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2 " "Found entity 2: mux2" {  } { { "mux4.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/mux4.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext.v 1 1 " "Found 1 design units, including 1 entities, in source file ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXT " "Found entity 1: EXT" {  } { { "EXT.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/EXT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461487 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.v(17) " "Verilog HDL information at ram.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ram.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578660461487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 3 3 " "Found 3 design units, including 3 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ram.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461502 ""} { "Info" "ISGN_ENTITY_NAME" "2 BEext " "Found entity 2: BEext" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ram.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461502 ""} { "Info" "ISGN_ENTITY_NAME" "3 WBext " "Found entity 3: WBext" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ram.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunit.v 2 2 " "Found 2 design units, including 2 entities, in source file hazardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 StallUnit " "Found entity 1: StallUnit" {  } { { "HazardUnit.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/HazardUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461502 ""} { "Info" "ISGN_ENTITY_NAME" "2 HazardUnit " "Found entity 2: HazardUnit" {  } { { "HazardUnit.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/HazardUnit.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578660461518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_top " "Elaborating entity \"riscv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578660461596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit HazardUnit:hazardUnit " "Elaborating entity \"HazardUnit\" for hierarchy \"HazardUnit:hazardUnit\"" {  } { { "riscv_top.v" "hazardUnit" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StallUnit StallUnit:stallUnit " "Elaborating entity \"StallUnit\" for hierarchy \"StallUnit:stallUnit\"" {  } { { "riscv_top.v" "stallUnit" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pcReg " "Elaborating entity \"PC\" for hierarchy \"PC:pcReg\"" {  } { { "riscv_top.v" "pcReg" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inmem " "Elaborating entity \"rom\" for hierarchy \"rom:inmem\"" {  } { { "riscv_top.v" "inmem" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461612 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "74 0 74 rom.v(7) " "Verilog HDL warning at rom.v(7): number of words (74) in memory file does not match the number of elements in the address range \[0:74\]" {  } { { "rom.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/rom.v" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1578660461627 "|riscv_top|rom:inmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a 0 rom.v(4) " "Net \"imem.data_a\" at rom.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/rom.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578660461643 "|riscv_top|rom:inmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a 0 rom.v(4) " "Net \"imem.waddr_a\" at rom.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/rom.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578660461643 "|riscv_top|rom:inmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 rom.v(4) " "Net \"imem.we_a\" at rom.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/rom.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578660461643 "|riscv_top|rom:inmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:IR_DReg " "Elaborating entity \"Reg\" for hierarchy \"Reg:IR_DReg\"" {  } { { "riscv_top.v" "IR_DReg" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:MFRSD " "Elaborating entity \"mux2\" for hierarchy \"mux2:MFRSD\"" {  } { { "riscv_top.v" "MFRSD" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "riscv_top.v" "rf" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461690 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(13) " "Verilog HDL Always Construct warning at regfile.v(13): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/regfile.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578660461705 "|riscv_top|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXT EXT:ext " "Elaborating entity \"EXT\" for hierarchy \"EXT:ext\"" {  } { { "riscv_top.v" "ext" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_ID Control_ID:control_ID " "Elaborating entity \"Control_ID\" for hierarchy \"Control_ID:control_ID\"" {  } { { "riscv_top.v" "control_ID" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:MFRSE " "Elaborating entity \"mux4\" for hierarchy \"mux4:MFRSE\"" {  } { { "riscv_top.v" "MFRSE" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_E Control_E:control_E " "Elaborating entity \"Control_E\" for hierarchy \"Control_E:control_E\"" {  } { { "riscv_top.v" "control_E" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "riscv_top.v" "alu" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461740 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(16) " "Verilog HDL warning at ALU.v(16): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 16 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(8) " "Verilog HDL Case Statement warning at ALU.v(8): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOut ALU.v(8) " "Verilog HDL Always Construct warning at ALU.v(8): inferring latch(es) for variable \"ALUOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[0\] ALU.v(8) " "Inferred latch for \"ALUOut\[0\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[1\] ALU.v(8) " "Inferred latch for \"ALUOut\[1\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[2\] ALU.v(8) " "Inferred latch for \"ALUOut\[2\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[3\] ALU.v(8) " "Inferred latch for \"ALUOut\[3\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[4\] ALU.v(8) " "Inferred latch for \"ALUOut\[4\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[5\] ALU.v(8) " "Inferred latch for \"ALUOut\[5\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[6\] ALU.v(8) " "Inferred latch for \"ALUOut\[6\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[7\] ALU.v(8) " "Inferred latch for \"ALUOut\[7\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[8\] ALU.v(8) " "Inferred latch for \"ALUOut\[8\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[9\] ALU.v(8) " "Inferred latch for \"ALUOut\[9\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[10\] ALU.v(8) " "Inferred latch for \"ALUOut\[10\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[11\] ALU.v(8) " "Inferred latch for \"ALUOut\[11\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461743 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[12\] ALU.v(8) " "Inferred latch for \"ALUOut\[12\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[13\] ALU.v(8) " "Inferred latch for \"ALUOut\[13\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[14\] ALU.v(8) " "Inferred latch for \"ALUOut\[14\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[15\] ALU.v(8) " "Inferred latch for \"ALUOut\[15\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[16\] ALU.v(8) " "Inferred latch for \"ALUOut\[16\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[17\] ALU.v(8) " "Inferred latch for \"ALUOut\[17\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[18\] ALU.v(8) " "Inferred latch for \"ALUOut\[18\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[19\] ALU.v(8) " "Inferred latch for \"ALUOut\[19\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[20\] ALU.v(8) " "Inferred latch for \"ALUOut\[20\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[21\] ALU.v(8) " "Inferred latch for \"ALUOut\[21\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[22\] ALU.v(8) " "Inferred latch for \"ALUOut\[22\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[23\] ALU.v(8) " "Inferred latch for \"ALUOut\[23\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[24\] ALU.v(8) " "Inferred latch for \"ALUOut\[24\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[25\] ALU.v(8) " "Inferred latch for \"ALUOut\[25\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461744 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[26\] ALU.v(8) " "Inferred latch for \"ALUOut\[26\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461745 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[27\] ALU.v(8) " "Inferred latch for \"ALUOut\[27\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461745 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[28\] ALU.v(8) " "Inferred latch for \"ALUOut\[28\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461745 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[29\] ALU.v(8) " "Inferred latch for \"ALUOut\[29\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461745 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[30\] ALU.v(8) " "Inferred latch for \"ALUOut\[30\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461745 "|riscv_top|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[31\] ALU.v(8) " "Inferred latch for \"ALUOut\[31\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660461745 "|riscv_top|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_M Control_M:control_M " "Elaborating entity \"Control_M\" for hierarchy \"Control_M:control_M\"" {  } { { "riscv_top.v" "control_M" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:dmem " "Elaborating entity \"ram\" for hierarchy \"ram:dmem\"" {  } { { "riscv_top.v" "dmem" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461763 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ram.v(17) " "Verilog HDL Always Construct warning at ram.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/ram.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578660461848 "|riscv_top|ram:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEext BEext:beext " "Elaborating entity \"BEext\" for hierarchy \"BEext:beext\"" {  } { { "riscv_top.v" "beext" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBext WBext:wbext " "Elaborating entity \"WBext\" for hierarchy \"WBext:wbext\"" {  } { { "riscv_top.v" "wbext" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_W Control_W:control_W " "Elaborating entity \"Control_W\" for hierarchy \"Control_W:control_W\"" {  } { { "riscv_top.v" "control_W" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660461866 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/quartusprojects/riscv_top2/output_files/riscv_top.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/quartusprojects/riscv_top2/output_files/riscv_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660462940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578660463081 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578660463081 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "riscv_top.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578660463144 "|riscv_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "riscv_top.v" "" { Text "C:/intelFPGA_lite/quartusprojects/riscv_top2/riscv_top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578660463144 "|riscv_top|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1578660463144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578660463144 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578660463144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578660463144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578660463190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 17:47:43 2020 " "Processing ended: Fri Jan 10 17:47:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578660463190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578660463190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578660463190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578660463190 ""}
