-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Wed Nov 27 10:26:11 2019

FUNCTION vid_out_stencil (pclk, reset, pc_ena[3..0], hde_in, vde_in, hs_in, vs_in, r_in[RGB_hbit..0], g_in[RGB_hbit..0], b_in[RGB_hbit..0], GPU_HW_Control_regs[0..2**HW_REGS_SIZE-1][7..0])
	WITH (RGB_hbit, HS_invert, VS_invert, HW_REGS_SIZE)
	RETURNS (hde_out, vde_out, hs_out, vs_out, r_out[RGB_hbit..0], g_out[RGB_hbit..0], b_out[RGB_hbit..0], vid_de_out);
