0.7
2020.2
Apr 18 2022
16:05:34
D:/GitHub/EEEN402_FPGA_low_latency/project_assignment/project_assignment.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd,1661577427,vhdl,,,,c_addsub_0,,,,,,,,
D:/GitHub/EEEN402_FPGA_low_latency/project_assignment/project_assignment.srcs/sim_1/new/comp_adder_tb.vhd,1661666959,vhdl,,,,comp_adder_tb,,,,,,,,
D:/GitHub/EEEN402_FPGA_low_latency/project_assignment/project_assignment.srcs/sources_1/new/comp_adder.vhd,1661577816,vhdl,,,,comp_adder,,,,,,,,
