0.7
2020.2
Oct 14 2022
05:20:55
C:/Vivado/lab5/lab5.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sim_1/new/testbenchdemo.sv,1742878043,systemVerilog,,,,testbenchdemo,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/control.sv,1741327358,systemVerilog,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/cpu.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/cpu_to_io.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/hex_driver.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/instantiate_ram.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/load_reg.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/memory.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/processor_top.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/slc3.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/sync.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/test_memory.sv,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/cpu.sv,,control,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/cpu.sv,1741321854,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/cpu_to_io.sv,,cpu,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/cpu_to_io.sv,1707849538,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/hex_driver.sv,,cpu_to_io,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/hex_driver.sv,1706613854,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/instantiate_ram.sv,,hex_driver,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/instantiate_ram.sv,1707849518,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/load_reg.sv,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/types.sv,instantiate_ram,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/load_reg.sv,1707616724,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/memory.sv,,load_reg,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/memory.sv,1707960666,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/processor_top.sv,,memory,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/processor_top.sv,1708131678,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/new/reg_file.sv,,processor_top,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/slc3.sv,1708131200,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/sync.sv,,slc3,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/sync.sv,1706859330,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/test_memory.sv,,sync_debounce;sync_flop,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/test_memory.sv,1707846526,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/new/two_mux.sv,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/types.sv,test_memory,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/types.sv,1707868590,verilog,C:/Vivado/lab5/lab5.srcs/sources_1/new/ALU.sv,,,SLC3_TYPES,,,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/new/ALU.sv,1741327231,systemVerilog,C:/Vivado/lab5/lab5.srcs/sim_1/new/testbenchdemo.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/control.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/cpu.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/cpu_to_io.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/hex_driver.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/instantiate_ram.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/load_reg.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/memory.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/processor_top.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/slc3.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/sync.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/test_memory.sv;C:/Vivado/lab5/lab5.srcs/sources_1/new/Addr2mux.sv;C:/Vivado/lab5/lab5.srcs/sources_1/new/Databus.sv;C:/Vivado/lab5/lab5.srcs/sources_1/new/MDRmux.sv;C:/Vivado/lab5/lab5.srcs/sources_1/new/PCmux.sv;C:/Vivado/lab5/lab5.srcs/sources_1/new/ben.sv;C:/Vivado/lab5/lab5.srcs/sources_1/new/reg_file.sv;C:/Vivado/lab5/lab5.srcs/sources_1/new/two_mux.sv,C:/Vivado/lab5/lab5.srcs/sources_1/new/Addr2mux.sv,,$unit_ALU_sv_3206264559;ALU,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/new/Addr2mux.sv,1741320393,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/new/Databus.sv,,Addr2mux,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/new/Databus.sv,1740686725,systemVerilog,C:/Vivado/lab5/lab5.srcs/sim_1/new/testbenchdemo.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/control.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/cpu.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/cpu_to_io.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/hex_driver.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/instantiate_ram.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/load_reg.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/memory.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/processor_top.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/slc3.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/sync.sv;C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/test_memory.sv;C:/Vivado/lab5/lab5.srcs/sources_1/new/MDRmux.sv;C:/Vivado/lab5/lab5.srcs/sources_1/new/PCmux.sv,C:/Vivado/lab5/lab5.srcs/sources_1/new/MDRmux.sv,,Databus,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/new/MDRmux.sv,1740684978,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/new/PCmux.sv,,MDRmux,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/new/PCmux.sv,1740691418,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/new/ben.sv,,PCmux,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/new/ben.sv,1741295750,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/control.sv,,ben,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/new/reg_file.sv,1741319297,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sources_1/imports/srcs/slc3.sv,,reg_file,,uvm,,,,,,
C:/Vivado/lab5/lab5.srcs/sources_1/new/two_mux.sv,1741207588,systemVerilog,,C:/Vivado/lab5/lab5.srcs/sim_1/new/testbenchdemo.sv,,two_mux,,uvm,,,,,,
