
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../TRACES/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Plus Stride Prefetcher with degree = 4 and distance = 64
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000004 cycles: 3642289 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 22 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 0 min 45 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 0 min 57 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 22012124 heartbeat IPC: 0.678993 cumulative IPC: 0.387398 (Simulation time: 0 hr 1 min 35 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 47779553 heartbeat IPC: 0.388087 cumulative IPC: 0.387857 (Simulation time: 0 hr 2 min 52 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 73550051 heartbeat IPC: 0.388041 cumulative IPC: 0.38793 (Simulation time: 0 hr 4 min 9 sec) 
Finished CPU 0 instructions: 25000000 cycles: 64444563 cumulative IPC: 0.38793 (Simulation time: 0 hr 4 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.38793 instructions: 25000000 cycles: 64444563
cpu0_DTLB TOTAL     ACCESS:    7926052  HIT:    7896942  MISS:      29110
cpu0_DTLB LOAD      ACCESS:    7365272  HIT:    7340993  MISS:      24279
cpu0_DTLB RFO       ACCESS:     560780  HIT:     555949  MISS:       4831
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.864 cycles
cpu0_ITLB TOTAL     ACCESS:    2217600  HIT:    2217600  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2217600  HIT:    2217600  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29110  HIT:      21686  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24279  HIT:      17045  MISS:       7234
cpu0_STLB RFO       ACCESS:       4831  HIT:       4641  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 253.544 cycles
cpu0_L1D TOTAL     ACCESS:    8071096  HIT:    7570846  MISS:     500250
cpu0_L1D LOAD      ACCESS:    6685533  HIT:    6197906  MISS:     487627
cpu0_L1D RFO       ACCESS:    1378139  HIT:    1365958  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6982  MISS:        442
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 750.206 cycles
cpu0_L2C TOTAL     ACCESS:     863108  HIT:     189695  MISS:     673413
cpu0_L2C LOAD      ACCESS:     487627  HIT:     108454  MISS:     379173
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     350491  HIT:      68464  MISS:     282027
cpu0_L2C WRITEBACK ACCESS:      12367  HIT:      12366  MISS:          1
cpu0_L2C TRANSLATION ACCESS:        442  HIT:        411  MISS:         31
cpu0_L2C PREFETCH  REQUESTED:     786369  ISSUED:     639221  USEFUL:     134779  USELESS:     147391
cpu0_L2C AVERAGE MISS LATENCY: 1064.24 cycles
LLC TOTAL     ACCESS:     917784  HIT:     162517  MISS:     755267
LLC LOAD      ACCESS:     379173  HIT:     112702  MISS:     266471
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     514210  HIT:      37626  MISS:     476584
LLC WRITEBACK ACCESS:      12189  HIT:      12181  MISS:          8
LLC TRANSLATION ACCESS:         31  HIT:          8  MISS:         23
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1803.43 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      32780  ROW_BUFFER_MISS:     722479
 DBUS AVG_CONGESTED_CYCLE:    3.98781
 WQ ROW_BUFFER_HIT:       1888  ROW_BUFFER_MISS:      10616  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

