# PIPELINE-PROCESSOR-DESIGN

*Company* : CODTECH IT SOLUTIONS PVT.LTD

*Name* : Neelisetty RUSHI KESAVA DARBAR

*Intern ID* : CT06DH221

*Domain* : VLSI

*Duration* : 6 Weeks

*Mentor* : NEELA SANTOSH

## Description
A simple 4-stage pipelined processor that supports:
- ADD
- SUB
- LOAD

## Pipeline Stages
1. Instruction Fetch (IF)
2. Instruction Decode (ID)
3. Execute (EX)
4. Write Back (WB)

## How to Run
1. Paste code in EdaPlayground
2. Select Icarus Verilog
3. Run simulation and verify output
