

================================================================
== Vivado HLS Report for 'forward_conv'
================================================================
* Date:           Fri May 24 00:15:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.690|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+------+------+------+------+---------+
        |                    |         |   Latency   |   Interval  | Pipeline|
        |      Instance      |  Module |  min |  max |  min |  max |   Type  |
        +--------------------+---------+------+------+------+------+---------+
        |grp_Padding_fu_235  |Padding  |  2115|  2115|  2115|  2115|   none  |
        +--------------------+---------+------+------+------+------+---------+

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    ?|    ?|         ?|          -|          -|     6|    no    |
        | + Loop 1.1                  |    ?|    ?|         ?|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1              |    ?|    ?|         ?|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1          |    ?|    ?|         ?|          -|          -|     1|    no    |
        |    ++++ Loop 1.1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    400|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     133|    227|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    182|
|Register         |        -|      -|     314|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     447|    809|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+---------+---------+-------+-----+-----+
    |grp_Padding_fu_235  |Padding  |        0|      0|  133|  227|
    +--------------------+---------+---------+-------+-----+-----+
    |Total               |         |        0|      0|  133|  227|
    +--------------------+---------+---------+-------+-----+-----+

    * DSP48: 
    +-----------------------------------------+--------------------------------------+--------------+
    |                 Instance                |                Module                |  Expression  |
    +-----------------------------------------+--------------------------------------+--------------+
    |lenet_mac_muladd_16s_16s_28ns_28_1_1_U3  |lenet_mac_muladd_16s_16s_28ns_28_1_1  | i0 + i1 * i2 |
    +-----------------------------------------+--------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |ho_fu_442_p2            |     +    |      0|  0|  39|           1|          32|
    |idx_filter_fu_269_p2    |     +    |      0|  0|  12|           3|           1|
    |idx_x_fu_323_p2         |     +    |      0|  0|  15|           5|           1|
    |idx_y_fu_293_p2         |     +    |      0|  0|  15|           5|           1|
    |next_mul2_fu_251_p2     |     +    |      0|  0|  17|          13|          10|
    |next_mul_fu_257_p2      |     +    |      0|  0|  15|           8|           5|
    |tmp1_fu_404_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp2_fu_426_p2          |     +    |      0|  0|   9|          32|          32|
    |tmp4_fu_369_p2          |     +    |      0|  0|   9|          11|          11|
    |tmp_100_fu_432_p2       |     +    |      0|  0|   9|          32|          32|
    |tmp_101_fu_463_p2       |     +    |      0|  0|   9|           9|           9|
    |tmp_93_fu_329_p2        |     +    |      0|  0|  15|           6|           3|
    |tmp_95_fu_378_p2        |     +    |      0|  0|  19|          14|          14|
    |tmp_s_fu_299_p2         |     +    |      0|  0|  15|           6|           3|
    |v_fu_448_p2             |     +    |      0|  0|  39|          32|           1|
    |p_y_assign_6_fu_415_p2  |     -    |      0|  0|  39|          32|          32|
    |tmp_70_fu_458_p2        |     -    |      0|  0|   9|           9|           9|
    |tmp_94_fu_363_p2        |     -    |      0|  0|   9|          11|          11|
    |exitcond2_fu_317_p2     |   icmp   |      0|  0|  11|           5|           4|
    |exitcond3_fu_287_p2     |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_263_p2      |   icmp   |      0|  0|   9|           3|           3|
    |tmp_97_fu_388_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_98_fu_393_p2        |   icmp   |      0|  0|  18|          32|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 400|         338|         314|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  53|         12|    1|         12|
    |conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0  |  15|          3|   10|         30|
    |conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0       |  15|          3|    1|          3|
    |conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0       |   9|          2|    1|          2|
    |ho_2_reg_154                                      |   9|          2|    5|         10|
    |p_082_2_reg_192                                   |   9|          2|   16|         32|
    |p_Val2_3_reg_214                                  |   9|          2|   16|         32|
    |p_Val2_s_reg_166                                  |   9|          2|   16|         32|
    |p_x_assign_5_reg_204                              |   9|          2|   32|         64|
    |p_y_assign_5_reg_226                              |   9|          2|   32|         64|
    |p_z_assign_reg_109                                |   9|          2|    3|          6|
    |phi_mul1_reg_131                                  |   9|          2|   13|         26|
    |phi_mul_reg_120                                   |   9|          2|    8|         16|
    |v_4_reg_142                                       |   9|          2|    5|         10|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 182|         40|  159|        339|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |conv_layer_W_data_V_3_reg_611    |  16|   0|   16|          0|
    |conv_layer_inpad_da_3_reg_606    |  16|   0|   16|          0|
    |grp_Padding_fu_235_ap_start_reg  |   1|   0|    1|          0|
    |ho_2_cast6_reg_556               |   5|   0|   32|         27|
    |ho_2_reg_154                     |   5|   0|    5|          0|
    |ho_reg_591                       |  32|   0|   32|          0|
    |idx_filter_reg_528               |   3|   0|    3|          0|
    |idx_x_reg_565                    |   5|   0|    5|          0|
    |idx_y_reg_546                    |   5|   0|    5|          0|
    |next_mul2_reg_515                |  13|   0|   13|          0|
    |next_mul_reg_520                 |   8|   0|    8|          0|
    |p_082_2_reg_192                  |  16|   0|   16|          0|
    |p_Val2_3_reg_214                 |  16|   0|   16|          0|
    |p_Val2_s_reg_166                 |  16|   0|   16|          0|
    |p_x_assign_5_reg_204             |  32|   0|   32|          0|
    |p_y_assign_5_reg_226             |  32|   0|   32|          0|
    |p_z_assign_1_reg_179             |   1|   0|    1|          0|
    |p_z_assign_reg_109               |   3|   0|    3|          0|
    |phi_mul1_cast_reg_510            |  13|   0|   14|          1|
    |phi_mul1_reg_131                 |  13|   0|   13|          0|
    |phi_mul_cast_reg_505             |   8|   0|    9|          1|
    |phi_mul_reg_120                  |   8|   0|    8|          0|
    |tmp_107_cast_reg_551             |   6|   0|   32|         26|
    |tmp_109_cast_reg_570             |   6|   0|   32|         26|
    |tmp_68_reg_581                   |   9|   0|    9|          0|
    |v_4_cast1_reg_533                |   5|   0|   11|          6|
    |v_4_cast9_reg_538                |   5|   0|   32|         27|
    |v_4_reg_142                      |   5|   0|    5|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 314|   0|  428|        114|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                             |  in |    1| ap_ctrl_hs |               forward_conv               | return value |
|ap_rst                                             |  in |    1| ap_ctrl_hs |               forward_conv               | return value |
|ap_start                                           |  in |    1| ap_ctrl_hs |               forward_conv               | return value |
|ap_done                                            | out |    1| ap_ctrl_hs |               forward_conv               | return value |
|ap_idle                                            | out |    1| ap_ctrl_hs |               forward_conv               | return value |
|ap_ready                                           | out |    1| ap_ctrl_hs |               forward_conv               | return value |
|conv_layer_5_6_1_0_32_32_1_input_data_V_address0   | out |   10|  ap_memory |  conv_layer_5_6_1_0_32_32_1_input_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_input_data_V_ce0        | out |    1|  ap_memory |  conv_layer_5_6_1_0_32_32_1_input_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_input_data_V_q0         |  in |   16|  ap_memory |  conv_layer_5_6_1_0_32_32_1_input_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_output_data_V_address0  | out |   13|  ap_memory | conv_layer_5_6_1_0_32_32_1_output_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_output_data_V_ce0       | out |    1|  ap_memory | conv_layer_5_6_1_0_32_32_1_output_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_output_data_V_we0       | out |    1|  ap_memory | conv_layer_5_6_1_0_32_32_1_output_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_output_data_V_d0        | out |   16|  ap_memory | conv_layer_5_6_1_0_32_32_1_output_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_W_data_V_address0       | out |    8|  ap_memory |    conv_layer_5_6_1_0_32_32_1_W_data_V   |     array    |
|conv_layer_5_6_1_0_32_32_1_W_data_V_ce0            | out |    1|  ap_memory |    conv_layer_5_6_1_0_32_32_1_W_data_V   |     array    |
|conv_layer_5_6_1_0_32_32_1_W_data_V_q0             |  in |   16|  ap_memory |    conv_layer_5_6_1_0_32_32_1_W_data_V   |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0   | out |   10|  ap_memory |  conv_layer_5_6_1_0_32_32_1_inpad_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0        | out |    1|  ap_memory |  conv_layer_5_6_1_0_32_32_1_inpad_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0        | out |    1|  ap_memory |  conv_layer_5_6_1_0_32_32_1_inpad_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_d0         | out |   16|  ap_memory |  conv_layer_5_6_1_0_32_32_1_inpad_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_q0         |  in |   16|  ap_memory |  conv_layer_5_6_1_0_32_32_1_inpad_data_V |     array    |
+---------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

