I 000042 55 1753          1524679210690 a
(_unit VHDL (alu 0 30 (a 0 41 ))
	(_version v80)
	(_time 1524679210691 2018.04.25 22:30:10)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 46124644131017504614051d124047401541434047)
	(_entity
		(_time 1524679085208)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 36 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000042 55 1836          1524680322499 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524680322500 2018.04.25 22:48:42)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3b6c323e3a6d6a2d383978606f3d3a3d683c3e3d3a)
	(_entity
		(_time 1524680322497)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000042 55 1836          1524680325792 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524680325793 2018.04.25 22:48:45)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1c48181b1c4a4d0a1f1e5f47481a1d1a4f1b191a1d)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1514          1524683787203 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524683787204 2018.04.25 23:46:27)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 49464d4b451e1a5f411f5a121c4f4c4e4b4e4a4f40)
	(_entity
		(_time 1524683775502)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000044 55 1514          1524683820727 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524683820728 2018.04.25 23:47:00)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 35323e30356266233d63266e60333032373236333c)
	(_entity
		(_time 1524683775502)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000044 55 1514          1524683830564 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524683830565 2018.04.25 23:47:10)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9acfdfea5fefabfa1ffbaf2fcafacaeabaeaaafa0)
	(_entity
		(_time 1524683775502)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 1836          1524685049633 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524685049634 2018.04.26 00:07:29)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9fca97909ac9ce899c9ddcc4cb999e99cc989a999e)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1514          1524685049759 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524685049760 2018.04.26 00:07:29)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c484f1b4a4b4f0a144a0f47491a191b1e1b1f1a15)
	(_entity
		(_time 1524683775502)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 2186          1524688058488 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524688058489 2018.04.26 00:57:38)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fbaff8abfaadaaedf8abb8a0affdfafda8fcfefdfa)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000042 55 3276          1524691292073 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524691292074 2018.04.26 01:51:32)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 25237521737374332675667e712324237622202324)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal cl ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 51 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 74 (_component registerSixteenBit )
		(_port
			((a)(Output))
			((l)(ALUEn))
			((cl)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((l)(l))
				((cl)(cl))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000042 55 3276          1524691309434 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524691309435 2018.04.26 01:51:49)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f4f6a1a4a3a2a5e2f7a4b7afa0f2f5f2a7f3f1f2f5)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal cl ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 74 (_component registerSixteenBit )
		(_port
			((a)(Output))
			((l)(ALUEn))
			((cl)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((l)(l))
				((cl)(cl))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000042 55 3276          1524727515378 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524727515466 2018.04.26 11:55:15)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c396c196939592d5c097809897c5c2c590c4c6c5c2)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal cl ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 70 (_component registerSixteenBit )
		(_port
			((a)(Output))
			((l)(ALUEn))
			((cl)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((l)(l))
				((cl)(cl))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1514          1524727515936 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524727515937 2018.04.26 11:55:15)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 98cc9f9795cfcb8e90ce8bc3cd9e9d9f9a9f9b9e91)
	(_entity
		(_time 1524683775502)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000044 55 1514          1524727575098 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524727575099 2018.04.26 11:56:15)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bceaede8eaebefaab4eaafe7e9bab9bbbebbbfbab5)
	(_entity
		(_time 1524683775502)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3276          1524727675463 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524727675464 2018.04.26 11:57:55)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c3c6c696939592d5c097809897c5c2c590c4c6c5c2)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal cl ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 70 (_component registerSixteenBit )
		(_port
			((a)(Output))
			((l)(ALUEn))
			((cl)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((l)(l))
				((cl)(cl))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1514          1524727675576 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524727675577 2018.04.26 11:57:55)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31353634356662273967226a643734363336323738)
	(_entity
		(_time 1524683775502)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3355          1524728066560 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524728066561 2018.04.26 12:04:26)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 797d2b78232f286f7a2d3a222d7f787f2a7e7c7f78)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 70 (_component registerSixteenBit )
		(_port
			((input)(Output))
			((load)(ALUEn))
			((clear)((i 2)))
			((clk)(Clk))
			((output)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((input)(input))
				((load)(load))
				((clear)(clear))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1514          1524728066684 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524728066685 2018.04.26 12:04:26)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6f3a7a6f5a1a5e0fea0e5ada3f0f3f1f4f1f5f0ff)
	(_entity
		(_time 1524683775502)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3355          1524728604586 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524728604587 2018.04.26 12:13:24)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 28282b2c737e793e2b7c6b737c2e292e7b2f2d2e29)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 70 (_component registerSixteenBit )
		(_port
			((input)(Output))
			((load)(ALUEn))
			((clear)((i 2)))
			((clk)(Clk))
			((output)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((input)(input))
				((load)(load))
				((clear)(clear))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1514          1524728604788 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524728604789 2018.04.26 12:13:24)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4f5f4a4f5a3a7e2fca2e7afa1f2f1f3f6f3f7f2fd)
	(_entity
		(_time 1524683775502)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3280          1524728753775 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524728753776 2018.04.26 12:15:53)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ecbbe5bfecbabdfaefb8afb7b8eaedeabfebe9eaed)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 70 (_component registerSixteenBit )
		(_port
			((i)(Output))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_implicit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000042 55 3299          1524728809901 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524728809902 2018.04.26 12:16:49)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 29272c2d737f783f2a7d6a727d2f282f7a2e2c2f28)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 70 (_component registerSixteenBit )
		(_port
			((i)(Output))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524728810017 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524728810018 2018.04.26 12:16:50)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a9a0f1a5f1f5b0aef0b5fdf3a0a3a1a4a1a5a0af)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000044 55 1775          1524728902195 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524728902196 2018.04.26 12:18:22)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2e0e3e6b5e5e1a4bae4a1e9e7b4b7b5b0b5b1b4bb)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external  (ieee  15))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.. (ieee  )))
		(_type (_external ~extieee.. (ieee  )))
		(_type (_external ~extieee.. (ieee  )))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.. (ieee  )))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3520          1524728946946 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524728946947 2018.04.26 12:19:06)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 808fd38ed3d6d19683d3c3dbd4868186d387858681)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524728947065 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524728947066 2018.04.26 12:19:07)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdf3adadacaaaeebf5abeea6a8fbf8fafffafefbf4)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3520          1524729406516 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524729406517 2018.04.26 12:26:46)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bab5eeeeb8ecebacb9e9f9e1eebcbbbce9bdbfbcbb)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524729406704 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524729406705 2018.04.26 12:26:46)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66683266653135706e30753d33606361646165606f)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3520          1524729460791 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524729460792 2018.04.26 12:27:40)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b4b5b7e0e3e2e5a2b7e7f7efe0b2b5b2e7b3b1b2b5)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524729460922 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524729460923 2018.04.26 12:27:40)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31313034356662273967226a643734363336323738)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3520          1524729522659 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524729522660 2018.04.26 12:28:42)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 67676267333136716434243c336166613460626166)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524729522772 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524729522773 2018.04.26 12:28:42)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d5d286d58387c2dc82c78f81d2d1d3d6d3d7d2dd)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3520          1524729530310 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524729530311 2018.04.26 12:28:50)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3f313c3a3a696e293c6c7c646b393e396c383a393e)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524729530422 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524729530423 2018.04.26 12:28:50)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ada2adfafcfafebba5fbbef6f8aba8aaafaaaeaba4)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3520          1524729536222 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524729536223 2018.04.26 12:28:56)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 616e6961333730776232223a356760673266646760)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524729536335 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524729536336 2018.04.26 12:28:56)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cec0c59b9e999dd8c698dd959bc8cbc9ccc9cdc8c7)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3520          1524729555642 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524729555643 2018.04.26 12:29:15)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3f6c3b3a3a696e293c6c7c646b393e396c383a393e)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524729555754 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524729555755 2018.04.26 12:29:15)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acfeabfbfafbffbaa4fabff7f9aaa9abaeabafaaa5)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3539          1524729555967 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524729555968 2018.04.26 12:29:15)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 77247076232126622421632d247176712470727221)
	(_entity
		(_time 1524729555965)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni ))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524729555971 2018.04.26 12:29:15)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87d5858985d1d090838695ddd381d28184818f82d1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000042 55 3520          1524729756302 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524729756303 2018.04.26 12:32:36)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0f5f0b090a595e190c5c4c545b090e095c080a090e)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524729756417 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524729756418 2018.04.26 12:32:36)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d2c7a7c2c2a2e6b752b6e26287b787a7f7a7e7b74)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3539          1524729756513 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524729756514 2018.04.26 12:32:36)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code da8ade88d88c8bcf898cce8089dcdbdc89dddfdf8c)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni ))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524729756517 2018.04.26 12:32:36)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code da8bdb888e8c8dcddedbc8808edc8fdcd9dcd2df8c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000042 55 3520          1524729801759 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524729801760 2018.04.26 12:33:21)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9ccb9b939ccacd8a9fcfdfc7c89a9d9acf9b999a9d)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524729801869 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524729801870 2018.04.26 12:33:21)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a5c0f0c5e5d591c025c19515f0c0f0d080d090c03)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3539          1524729801993 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524729801994 2018.04.26 12:33:21)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87d08189d3d1d692d4d193ddd4818681d4808282d1)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni ))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524729801997 2018.04.26 12:33:21)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87d1848985d1d090838695ddd381d28184818f82d1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000042 55 3520          1524729821449 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524729821450 2018.04.26 12:33:41)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 84d4868ad3d2d59287d7c7dfd0828582d783818285)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524729821549 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524729821550 2018.04.26 12:33:41)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1a0f0a1f5a6a2e7f9a7e2aaa4f7f4f6f3f6f2f7f8)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3539          1524729821644 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524729821645 2018.04.26 12:33:41)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4f1f4a4d4a191e5a1c195b151c494e491c484a4a19)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni ))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524729821648 2018.04.26 12:33:41)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4f1e4f4d1c1918584b4e5d151b491a494c49474a19)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000042 55 3520          1524729901880 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524729901881 2018.04.26 12:35:01)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b9bdecede3efe8afbaeafae2edbfb8bfeabebcbfb8)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524729902000 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524729902001 2018.04.26 12:35:01)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27227023257074312f71347c72212220252024212e)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524729902099 2018.04.26 12:35:02)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9491c59b95c2c383909586cec092c19297929c91c2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000042 55 3520          1524729928552 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524729928553 2018.04.26 12:35:28)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e9e6edbab3bfb8ffeabaaab2bdefe8efbaeeecefe8)
	(_entity
		(_time 1524680322496)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524729928658 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524729928659 2018.04.26 12:35:28)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57595354550004415f01440c02515250555054515e)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524729928782 2018.04.26 12:35:28)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d4dad686d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000042 55 3540          1524730046341 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524730046342 2018.04.26 12:37:26)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fefefeaef8a8afe8fdadbda5aaf8fff8adf9fbf8ff)
	(_entity
		(_time 1524730046339)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~UNSIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~UNSIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~UNSIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~UNSIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524730046481 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524730046482 2018.04.26 12:37:26)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8b8a8b85dcdcd89d83dd98d0de8d8e8c898c888d82)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3540          1524730079978 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524730079979 2018.04.26 12:37:59)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 67346367333136716434243c336166613460626166)
	(_entity
		(_time 1524730046338)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~UNSIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~UNSIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~UNSIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~UNSIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524730086154 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524730086155 2018.04.26 12:38:06)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83d2d58d85d4d0958bd590d8d6858684818480858a)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3520          1524730169292 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524730169293 2018.04.26 12:39:29)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 484a4b4a131e195e4b1b0b131c4e494e1b4f4d4e49)
	(_entity
		(_time 1524730169290)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524730172383 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524730172384 2018.04.26 12:39:32)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d5e0a5e0c0a0e4b550b4e06085b585a5f5a5e5b54)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524730189131 2018.04.26 12:39:49)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cbc4999e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000042 55 3520          1524730211586 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524730211587 2018.04.26 12:40:11)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 80d3868ed3d6d19683d3c3dbd4868186d387858681)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524730211704 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524730211705 2018.04.26 12:40:11)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eebcebbdbeb9bdf8e6b8fdb5bbe8ebe9ece9ede8e7)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524730211803 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524730211804 2018.04.26 12:40:11)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5b0852585a0d0a4e080d4f01085d5a5d085c5e5e0d)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524730211807 2018.04.26 12:40:11)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5b0957580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000042 55 3520          1524730280936 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524730280937 2018.04.26 12:41:20)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 60306760333631766333233b346661663367656661)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524730281057 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524730281058 2018.04.26 12:41:21)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dd8cd98f8c8a8ecbd58bce8688dbd8dadfdadedbd4)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524730281157 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524730281158 2018.04.26 12:41:21)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3b6b3d3e3a6d6a2e686d2f61683d3a3d683c3e3e6d)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524730281161 2018.04.26 12:41:21)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4b1a48491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000042 55 3520          1524730351810 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524730351811 2018.04.26 12:42:31)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3b3d683e3a6d6a2d386878606f3d3a3d683c3e3d3a)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(3)(4))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 1500          1524730351918 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524730351919 2018.04.26 12:42:31)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9aef9fea5fefabfa1ffbaf2fcafacaeabaeaaafa0)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524730352027 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524730352028 2018.04.26 12:42:32)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 16104411434047034540024c451017104511131340)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524730352031 2018.04.26 12:42:32)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 16114111154041011217044c4210431015101e1340)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000044 55 1500          1524731165868 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524731165869 2018.04.26 12:56:05)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a2a2f2e7e7d793c227c39717f2c2f2d282d292c23)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524731166027 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524731166028 2018.04.26 12:56:06)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c6c7c093939097d39590d29c95c0c7c095c1c3c390)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524731166031 2018.04.26 12:56:06)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c6c6c593c59091d1c2c7d49c92c093c0c5c0cec390)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000044 55 1500          1524731193241 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524731193242 2018.04.26 12:56:33)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 194b191e154e4a0f114f0a424c1f1c1e1b1e1a1f10)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524731193349 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524731193350 2018.04.26 12:56:33)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 86d58588d3d0d793d5d092dcd5808780d5818383d0)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524731193353 2018.04.26 12:56:33)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 86d4808885d0d191828794dcd280d38085808e83d0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000044 55 1500          1524731214286 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524731214287 2018.04.26 12:56:54)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50545653550703465806430b055655575257535659)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524731214388 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524731214389 2018.04.26 12:56:54)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ada8a8faaafbfcb8fefbb9f7feabacabfeaaa8a8fb)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524731214392 2018.04.26 12:56:54)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bdb9bde9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000042 55 3618          1524731255529 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524731255530 2018.04.26 12:57:35)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 623066623334337461322139366463643165676463)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(7))(_sensitivity(1)(2)(3)(4)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((Output)(z)))(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 2 -1
	)
)
I 000044 55 1500          1524731255642 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524731255643 2018.04.26 12:57:35)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cf9cc89a9c989cd9c799dc949ac9cac8cdc8ccc9c6)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524731255758 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524731255759 2018.04.26 12:57:35)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4c1e4b4e4c1a1d591f1a58161f4a4d4a1f4b49491a)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524731255762 2018.04.26 12:57:35)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4c1f4e4e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000042 55 3618          1524731265061 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524731265062 2018.04.26 12:57:45)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9dcdcd929acbcc8b9ecddec6c99b9c9bce9a989b9c)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(7))(_sensitivity(1)(2)(3)(4)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((Output)(z)))(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 2 -1
	)
)
I 000044 55 1500          1524731265186 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524731265187 2018.04.26 12:57:45)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a4b4a1d4e4d490c124c09414f1c1f1d181d191c13)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524731265283 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524731265284 2018.04.26 12:57:45)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 88d8db86d3ded99ddbde9cd2db8e898edb8f8d8dde)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524731265287 2018.04.26 12:57:45)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 88d9de8685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000056 55 2779          1524735194255 TB_ARCHITECTURE
(_unit VHDL (registersixteenbit_tb 0 7 (tb_architecture 0 10 ))
	(_version v80)
	(_time 1524735194256 2018.04.26 14:03:14)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 10424417154743061d12034b451615171217131619)
	(_entity
		(_time 1524734779219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component registerSixteenBit )
		(_port
			((i)(i))
			((l)(l))
			((clr)(clr))
			((clk)(clk))
			((o)(o))
		)
		(_use (_entity . registerSixteenBit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_architecture (_uni ))))
		(_signal (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(3)))))
			(l_process(_architecture 1 0 54 (_process (_wait_for)(_target(1)))))
			(i_process(_architecture 2 0 62 (_process (_wait_for)(_target(0))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000051 55 443 0 testbench_for_registersixteenbit
(_configuration VHDL (testbench_for_registersixteenbit 0 72 (registersixteenbit_tb))
	(_version v80)
	(_time 1524735194259 2018.04.26 14:03:14)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 10424217154647071411024a441645161316181546)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . registerSixteenBit rsb
			)
		)
	)
)
I 000056 55 2809          1524735212543 TB_ARCHITECTURE
(_unit VHDL (registersixteenbit_tb 0 7 (tb_architecture 0 10 ))
	(_version v80)
	(_time 1524735212544 2018.04.26 14:03:32)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7a7e7e7b2e2d296c777869212f7c7f7d787d797c73)
	(_entity
		(_time 1524734779219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component registerSixteenBit )
		(_port
			((i)(i))
			((l)(l))
			((clr)(clr))
			((clk)(clk))
			((o)(o))
		)
		(_use (_entity . registerSixteenBit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(3)))))
			(l_process(_architecture 1 0 54 (_process (_wait_for)(_target(1)))))
			(i_process(_architecture 2 0 62 (_process (_wait_for)(_target(0))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000051 55 443 0 testbench_for_registersixteenbit
(_configuration VHDL (testbench_for_registersixteenbit 0 72 (registersixteenbit_tb))
	(_version v80)
	(_time 1524735212547 2018.04.26 14:03:32)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7a7e787b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . registerSixteenBit rsb
			)
		)
	)
)
I 000056 55 2816          1524735260696 TB_ARCHITECTURE
(_unit VHDL (registersixteenbit_tb 0 7 (tb_architecture 0 10 ))
	(_version v80)
	(_time 1524735260697 2018.04.26 14:04:20)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 96c7969995c1c5809b9485cdc3909391949195909f)
	(_entity
		(_time 1524734779219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component registerSixteenBit )
		(_port
			((i)(i))
			((l)(l))
			((clr)(clr))
			((clk)(clk))
			((o)(o))
		)
		(_use (_entity . registerSixteenBit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(3)))))
			(l_process(_architecture 1 0 54 (_process (_wait_for)(_target(1)))))
			(i_process(_architecture 2 0 62 (_process (_wait_for)(_target(0))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000051 55 443 0 testbench_for_registersixteenbit
(_configuration VHDL (testbench_for_registersixteenbit 0 72 (registersixteenbit_tb))
	(_version v80)
	(_time 1524735260700 2018.04.26 14:04:20)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 96c7909995c0c181929784ccc290c39095909e93c0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . registerSixteenBit rsb
			)
		)
	)
)
I 000044 55 1500          1524735400913 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524735400914 2018.04.26 14:06:40)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5157555255060247595f420a045754565356525758)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000044 55 1500          1524735427532 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524735427533 2018.04.26 14:07:07)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 52520551550501445a5c410907545755505551545b)
	(_entity
		(_time 1524728753939)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(0)(2)(3)(1))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000044 55 1530          1524735479456 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524735479457 2018.04.26 14:07:59)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 23202827257470352b2d307876252624212420252a)
	(_entity
		(_time 1524735479454)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out (_string \"0000000000000000"\)))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000044 55 1500          1524735498255 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524735498256 2018.04.26 14:08:18)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 909e909f95c7c386989e83cbc59695979297939699)
	(_entity
		(_time 1524735498253)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 2816          1524735514015 TB_ARCHITECTURE
(_unit VHDL (registersixteenbit_tb 0 7 (tb_architecture 0 10 ))
	(_version v80)
	(_time 1524735514016 2018.04.26 14:08:34)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 16451411154145001b14054d43101311141115101f)
	(_entity
		(_time 1524734779219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component registerSixteenBit )
		(_port
			((i)(i))
			((l)(l))
			((clr)(clr))
			((clk)(clk))
			((o)(o))
		)
		(_use (_entity . registerSixteenBit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(3)))))
			(l_process(_architecture 1 0 54 (_process (_wait_for)(_target(1)))))
			(i_process(_architecture 2 0 62 (_process (_wait_for)(_target(0))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000051 55 443 0 testbench_for_registersixteenbit
(_configuration VHDL (testbench_for_registersixteenbit 0 72 (registersixteenbit_tb))
	(_version v80)
	(_time 1524735514019 2018.04.26 14:08:34)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 26752222257071312227347c7220732025202e2370)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . registerSixteenBit rsb
			)
		)
	)
)
I 000042 55 3618          1524735599276 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524735599277 2018.04.26 14:09:59)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 282f7d2c737e793e2b786b737c2e292e7b2f2d2e29)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(7))(_sensitivity(1)(2)(3)(4)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((Output)(z)))(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 2 -1
	)
)
I 000044 55 1573          1524735599384 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524735599385 2018.04.26 14:09:59)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9593c39a95c2c6839dc386cec0939092979296939c)
	(_entity
		(_time 1524735498252)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4)))))
			(line__43(_architecture 1 0 43 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 2 -1
	)
)
I 000056 55 3616          1524735599485 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524735599486 2018.04.26 14:09:59)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f3f4a6a3a3a5a2e6a0a5e7a9a0f5f2f5a0f4f6f6a5)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524735599489 2018.04.26 14:09:59)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0305520505555414070211595705560500050b0655)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000056 55 2816          1524735599585 TB_ARCHITECTURE
(_unit VHDL (registersixteenbit_tb 0 7 (tb_architecture 0 10 ))
	(_version v80)
	(_time 1524735599586 2018.04.26 14:09:59)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 60663760653733766d62733b356665676267636669)
	(_entity
		(_time 1524734779219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component registerSixteenBit )
		(_port
			((i)(i))
			((l)(l))
			((clr)(clr))
			((clk)(clk))
			((o)(o))
		)
		(_use (_entity . registerSixteenBit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(3)))))
			(l_process(_architecture 1 0 54 (_process (_wait_for)(_target(1)))))
			(i_process(_architecture 2 0 62 (_process (_wait_for)(_target(0))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000051 55 443 0 testbench_for_registersixteenbit
(_configuration VHDL (testbench_for_registersixteenbit 0 72 (registersixteenbit_tb))
	(_version v80)
	(_time 1524735599589 2018.04.26 14:09:59)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 60663160653637776461723a346635666366686536)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . registerSixteenBit rsb
			)
		)
	)
)
I 000042 55 3618          1524735694258 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524735694259 2018.04.26 14:11:34)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 303f3135636661263360736b643631366337353631)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(7))(_sensitivity(1)(2)(3)(4)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((Output)(z)))(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 2 -1
	)
)
I 000044 55 1500          1524735694373 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524735694374 2018.04.26 14:11:34)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e909c91cec9cd8896908dc5cb989b999c999d9897)
	(_entity
		(_time 1524735498252)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524735694480 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524735694481 2018.04.26 14:11:34)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0b040b0d0a5d5a1e585d1f51580d0a0d580c0e0e5d)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524735694484 2018.04.26 14:11:34)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0b050e0d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000056 55 2846          1524735694579 TB_ARCHITECTURE
(_unit VHDL (registersixteenbit_tb 0 7 (tb_architecture 0 10 ))
	(_version v80)
	(_time 1524735694580 2018.04.26 14:11:34)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 78767b79752f2b6e757a6b232d7e7d7f7a7f7b7e71)
	(_entity
		(_time 1524734779219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component registerSixteenBit )
		(_port
			((i)(i))
			((l)(l))
			((clr)(clr))
			((clk)(clk))
			((o)(o))
		)
		(_use (_entity . registerSixteenBit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(3)))))
			(l_process(_architecture 1 0 54 (_process (_wait_for)(_target(1)))))
			(i_process(_architecture 2 0 62 (_process (_wait_for)(_target(0))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000051 55 443 0 testbench_for_registersixteenbit
(_configuration VHDL (testbench_for_registersixteenbit 0 72 (registersixteenbit_tb))
	(_version v80)
	(_time 1524735694583 2018.04.26 14:11:34)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 78767d79752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . registerSixteenBit rsb
			)
		)
	)
)
I 000044 55 1492          1524740069414 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524740069415 2018.04.26 15:24:29)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5a7a5f2a5f2f6b3ada5b6fef0a3a0a2a7a2a6a3ac)
	(_entity
		(_time 1524735498252)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000042 55 3618          1524740079644 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524740079645 2018.04.26 15:24:39)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9f9ecf909ac9ce899ccfdcc4cb999e99cc989a999e)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(7))(_sensitivity(1)(2)(3)(4)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((Output)(z)))(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 2 -1
	)
)
I 000044 55 1492          1524740079759 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524740079760 2018.04.26 15:24:39)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c0c5c0a5a5b5f1a040c1f57590a090b0e0b0f0a05)
	(_entity
		(_time 1524735498252)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524740079858 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524740079859 2018.04.26 15:24:39)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6a6b396a683c3b7f393c7e30396c6b6c396d6f6f3c)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524740079862 2018.04.26 15:24:39)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7a7a2c7b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000056 55 2816          1524740079954 TB_ARCHITECTURE
(_unit VHDL (registersixteenbit_tb 0 7 (tb_architecture 0 10 ))
	(_version v80)
	(_time 1524740079955 2018.04.26 15:24:39)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c8c8989dc59f9bdec5cadb939dcecdcfcacfcbcec1)
	(_entity
		(_time 1524734779219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component registerSixteenBit )
		(_port
			((i)(i))
			((l)(l))
			((clr)(clr))
			((clk)(clk))
			((o)(o))
		)
		(_use (_entity . registerSixteenBit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(3)))))
			(l_process(_architecture 1 0 54 (_process (_wait_for)(_target(1)))))
			(i_process(_architecture 2 0 62 (_process (_wait_for)(_target(0))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000051 55 443 0 testbench_for_registersixteenbit
(_configuration VHDL (testbench_for_registersixteenbit 0 72 (registersixteenbit_tb))
	(_version v80)
	(_time 1524740079958 2018.04.26 15:24:39)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d7d78185d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . registerSixteenBit rsb
			)
		)
	)
)
I 000042 55 3618          1524740120993 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524740120994 2018.04.26 15:25:20)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1f184d181a494e091c4f5c444b191e194c181a191e)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(7))(_sensitivity(1)(2)(3)(4)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((Output)(z)))(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 2 -1
	)
)
I 000044 55 1497          1524740121097 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524740121098 2018.04.26 15:25:21)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c8add82dadbdf9a848c9fd7d98a898b8e8b8f8a85)
	(_entity
		(_time 1524735498252)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524740121194 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524740121195 2018.04.26 15:25:21)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eaedb8b9e8bcbbffb9bcfeb0b9ecebecb9edefefbc)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524740121198 2018.04.26 15:25:21)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eaecbdb9bebcbdfdeeebf8b0beecbfece9ece2efbc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000056 55 2816          1524740121291 TB_ARCHITECTURE
(_unit VHDL (registersixteenbit_tb 0 7 (tb_architecture 0 10 ))
	(_version v80)
	(_time 1524740121292 2018.04.26 15:25:21)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 484e1e4a451f1b5e454a5b131d4e4d4f4a4f4b4e41)
	(_entity
		(_time 1524734779219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component registerSixteenBit )
		(_port
			((i)(i))
			((l)(l))
			((clr)(clr))
			((clk)(clk))
			((o)(o))
		)
		(_use (_entity . registerSixteenBit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(3)))))
			(l_process(_architecture 1 0 54 (_process (_wait_for)(_target(1)))))
			(i_process(_architecture 2 0 62 (_process (_wait_for)(_target(0))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000051 55 443 0 testbench_for_registersixteenbit
(_configuration VHDL (testbench_for_registersixteenbit 0 72 (registersixteenbit_tb))
	(_version v80)
	(_time 1524740121295 2018.04.26 15:25:21)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 484e184a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . registerSixteenBit rsb
			)
		)
	)
)
I 000042 55 3618          1524740245454 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524740245455 2018.04.26 15:27:25)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 535550500305024550031008075552550054565552)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(7))(_sensitivity(1)(2)(3)(4)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((Output)(z)))(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 2 -1
	)
)
I 000044 55 1500          1524740245569 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524740245570 2018.04.26 15:27:25)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1c6c194c59692d7c9cfd29a94c7c4c6c3c6c2c7c8)
	(_entity
		(_time 1524735498252)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524740245664 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524740245665 2018.04.26 15:27:25)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f191d181a494e0a4c490b454c191e194c181a1a49)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524740245668 2018.04.26 15:27:25)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f1818184c4948081b1e0d454b194a191c19171a49)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000056 55 2816          1524740245764 TB_ARCHITECTURE
(_unit VHDL (registersixteenbit_tb 0 7 (tb_architecture 0 10 ))
	(_version v80)
	(_time 1524740245765 2018.04.26 15:27:25)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7c7b7d7d2a2b2f6a717e6f27297a797b7e7b7f7a75)
	(_entity
		(_time 1524734779219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component registerSixteenBit )
		(_port
			((i)(i))
			((l)(l))
			((clr)(clr))
			((clk)(clk))
			((o)(o))
		)
		(_use (_entity . registerSixteenBit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(3)))))
			(l_process(_architecture 1 0 54 (_process (_wait_for)(_target(1)))))
			(i_process(_architecture 2 0 62 (_process (_wait_for)(_target(0))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000051 55 443 0 testbench_for_registersixteenbit
(_configuration VHDL (testbench_for_registersixteenbit 0 72 (registersixteenbit_tb))
	(_version v80)
	(_time 1524740245768 2018.04.26 15:27:25)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7c7b7b7d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . registerSixteenBit rsb
			)
		)
	)
)
I 000042 55 3618          1524740293628 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524740293629 2018.04.26 15:28:13)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7f2b2b7e7a292e697c2f3c242b797e792c787a797e)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(7))(_sensitivity(1)(2)(3)(4)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((Output)(z)))(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 2 -1
	)
)
I 000044 55 1500          1524740293739 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524740293740 2018.04.26 15:28:13)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code edb8babebcbabefbe5e3feb6b8ebe8eaefeaeeebe4)
	(_entity
		(_time 1524735498252)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524740293834 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524740293835 2018.04.26 15:28:13)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4a1e1d48481c1b5f191c5e10194c4b4c194d4f4f1c)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524740293838 2018.04.26 15:28:13)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4a1f18481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000056 55 2816          1524740293936 TB_ARCHITECTURE
(_unit VHDL (registersixteenbit_tb 0 7 (tb_architecture 0 10 ))
	(_version v80)
	(_time 1524740293937 2018.04.26 15:28:13)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a8fdfcffa5fffbbea5aabbf3fdaeadafaaafabaea1)
	(_entity
		(_time 1524734779219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component registerSixteenBit )
		(_port
			((i)(i))
			((l)(l))
			((clr)(clr))
			((clk)(clk))
			((o)(o))
		)
		(_use (_entity . registerSixteenBit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(3)))))
			(l_process(_architecture 1 0 54 (_process (_wait_for)(_target(1)))))
			(i_process(_architecture 2 0 62 (_process (_wait_for)(_target(0))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000051 55 443 0 testbench_for_registersixteenbit
(_configuration VHDL (testbench_for_registersixteenbit 0 72 (registersixteenbit_tb))
	(_version v80)
	(_time 1524740293940 2018.04.26 15:28:13)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a8fdfaffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . registerSixteenBit rsb
			)
		)
	)
)
I 000042 55 3618          1524740324822 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524740324823 2018.04.26 15:28:44)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 53565a500305024550031008075552550054565552)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(7))(_sensitivity(1)(2)(3)(4)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((Output)(z)))(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 2 -1
	)
)
I 000044 55 1500          1524740324928 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524740324929 2018.04.26 15:28:44)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c4ca95c59793d6c8ced39b95c6c5c7c2c7c3c6c9)
	(_entity
		(_time 1524735498252)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524740325025 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524740325026 2018.04.26 15:28:45)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e1b161918484f0b4d480a444d181f184d191b1b48)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524740325029 2018.04.26 15:28:45)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e1a13194e4849091a1f0c444a184b181d18161b48)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000056 55 2816          1524740325129 TB_ARCHITECTURE
(_unit VHDL (registersixteenbit_tb 0 7 (tb_architecture 0 10 ))
	(_version v80)
	(_time 1524740325130 2018.04.26 15:28:45)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8b8f8085dcdcd89d868998d0de8d8e8c898c888d82)
	(_entity
		(_time 1524734779219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component registerSixteenBit )
		(_port
			((i)(i))
			((l)(l))
			((clr)(clr))
			((clk)(clk))
			((o)(o))
		)
		(_use (_entity . registerSixteenBit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(3)))))
			(l_process(_architecture 1 0 54 (_process (_wait_for)(_target(1)))))
			(i_process(_architecture 2 0 62 (_process (_wait_for)(_target(0))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000051 55 443 0 testbench_for_registersixteenbit
(_configuration VHDL (testbench_for_registersixteenbit 0 72 (registersixteenbit_tb))
	(_version v80)
	(_time 1524740325133 2018.04.26 15:28:45)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8b8f8685dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . registerSixteenBit rsb
			)
		)
	)
)
I 000042 55 3618          1524740465728 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524740465729 2018.04.26 15:31:05)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bdbee9e9baebecabbeedfee6e9bbbcbbeebab8bbbc)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(7))(_sensitivity(1)(2)(3)(4)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((Output)(z)))(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 2 -1
	)
)
I 000044 55 1500          1524740465841 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524740465842 2018.04.26 15:31:05)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a287e2e7e7d793c222439717f2c2f2d282d292c23)
	(_entity
		(_time 1524735498252)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
I 000056 55 3616          1524740465954 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524740465955 2018.04.26 15:31:05)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a7a4f0f0f3f1f6b2f4f1b3fdf4a1a6a1f4a0a2a2f1)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524740465958 2018.04.26 15:31:05)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a7a5f5f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
I 000056 55 2816          1524740466058 TB_ARCHITECTURE
(_unit VHDL (registersixteenbit_tb 0 7 (tb_architecture 0 10 ))
	(_version v80)
	(_time 1524740466059 2018.04.26 15:31:06)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 05040703055256130807165e50030002070206030c)
	(_entity
		(_time 1524734779219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component registerSixteenBit )
		(_port
			((i)(i))
			((l)(l))
			((clr)(clr))
			((clk)(clk))
			((o)(o))
		)
		(_use (_entity . registerSixteenBit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(3)))))
			(l_process(_architecture 1 0 54 (_process (_wait_for)(_target(1)))))
			(i_process(_architecture 2 0 62 (_process (_wait_for)(_target(0))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000051 55 443 0 testbench_for_registersixteenbit
(_configuration VHDL (testbench_for_registersixteenbit 0 72 (registersixteenbit_tb))
	(_version v80)
	(_time 1524740466062 2018.04.26 15:31:06)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 05040103055352120104175f5103500306030d0053)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . registerSixteenBit rsb
			)
		)
	)
)
V 000042 55 3618          1524740506715 a
(_unit VHDL (alu 0 30 (a 0 42 ))
	(_version v80)
	(_time 1524740506716 2018.04.26 15:31:46)
	(_source (\./src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d5858187838384c3d685968e81d3d4d386d2d0d3d4)
	(_entity
		(_time 1524730169289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg 0 73 (_component registerSixteenBit )
		(_port
			((i)(out_temp))
			((l)(ALUEn))
			((clr)((i 2)))
			((clk)(Clk))
			((o)(z))
		)
		(_use (_entity . registerSixteenBit)
			(_port
				((i)(i))
				((l)(l))
				((clr)(clr))
				((clk)(clk))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Ain ~SIGNED{15~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Bin ~SIGNED{15~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~SIGNED{15~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~SIGNED{15~downto~0}~124 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal out_temp ~SIGNED{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_target(7))(_sensitivity(1)(2)(3)(4)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((Output)(z)))(_target(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . a 2 -1
	)
)
V 000044 55 1500          1524740506828 rsb
(_unit VHDL (registersixteenbit 0 29 (rsb 0 40 ))
	(_version v80)
	(_time 1524740506829 2018.04.26 15:31:46)
	(_source (\./src/registerSixteenBit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 43121741451410554b4d501816454644414440454a)
	(_entity
		(_time 1524735498252)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . rsb 1 -1
	)
)
V 000056 55 3616          1524740506933 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524740506934 2018.04.26 15:31:46)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b0e0e7e4e3e6e1a5e3e6a4eae3b6b1b6e3b7b5b5e6)
	(_entity
		(_time 1524729555964)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(alu
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Ain ~SIGNED{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal Bin ~SIGNED{15~downto~0}~132 0 17 (_entity (_in ))))
				(_port (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal Output ~SIGNED{15~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 38 (_component alu )
		(_port
			((Clk)(Clk))
			((Ain)(Ain))
			((Bin)(Bin))
			((Control)(Control))
			((ALUEn)(ALUEn))
			((Output)(Output))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{15~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Ain ~SIGNED{15~downto~0}~136 0 25 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Bin ~SIGNED{15~downto~0}~136 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal Control ~STD_LOGIC_VECTOR{2~downto~0}~138 0 27 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal ALUEn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Output ~SIGNED{15~downto~0}~136 0 30 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Ain_process(_architecture 0 0 50 (_process (_wait_for)(_target(1))(_read(1)))))
			(Bin_process(_architecture 1 0 58 (_process (_wait_for)(_target(2))(_read(2)))))
			(Clk_process(_architecture 2 0 66 (_process (_wait_for)(_target(0)))))
			(Control_process(_architecture 3 0 74 (_process (_wait_for)(_target(3))(_read(3)))))
			(ALUEn_process(_architecture 4 0 82 (_process (_wait_for)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
V 000036 55 400 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 93 (alu_tb))
	(_version v80)
	(_time 1524740506937 2018.04.26 15:31:46)
	(_source (\./src/TestBench/alu_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b0e1e2e4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . alu a
			)
		)
	)
)
V 000056 55 2816          1524740507026 TB_ARCHITECTURE
(_unit VHDL (registersixteenbit_tb 0 7 (tb_architecture 0 10 ))
	(_version v80)
	(_time 1524740507027 2018.04.26 15:31:47)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0e090c085e595d18030c1d555b080b090c090d0807)
	(_entity
		(_time 1524734779219)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(registerSixteenBit
			(_object
				(_port (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component registerSixteenBit )
		(_port
			((i)(i))
			((l)(l))
			((clr)(clr))
			((clk)(clk))
			((o)(o))
		)
		(_use (_entity . registerSixteenBit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 22 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal l ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 46 (_process (_wait_for)(_target(3)))))
			(l_process(_architecture 1 0 54 (_process (_wait_for)(_target(1)))))
			(i_process(_architecture 2 0 62 (_process (_wait_for)(_target(0))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000051 55 443 0 testbench_for_registersixteenbit
(_configuration VHDL (testbench_for_registersixteenbit 0 72 (registersixteenbit_tb))
	(_version v80)
	(_time 1524740507030 2018.04.26 15:31:47)
	(_source (\./src/TestBench/registersixteenbit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0e090a085e5859190a0f1c545a085b080d08060b58)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . registerSixteenBit rsb
			)
		)
	)
)
