Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f9865e62b0a48c2a61ae0d5d5458561 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder_3_to_8_tb_behav xil_defaultlib.decoder_3_to_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture dataflow of entity xil_defaultlib.decoder_3_to_8_df [decoder_3_to_8_df_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder_3_to_8_tb
Built simulation snapshot decoder_3_to_8_tb_behav
