# Verilog-Modules-gui-interface
 Gui interface for Verilog Module declaration using python TK

- this script help you to create verilog modules using Gui interface

## First step (configure module): 

![Screenshot 2024-09-04 213211](https://github.com/user-attachments/assets/9b96437e-7428-4085-aa1f-6188dede2125)

- in this step you choose your module name.

- it should be a verilog valid name. Otherwise, it will raise an error window:

![Screenshot 2024-09-04 212823](https://github.com/user-attachments/assets/818fe053-68d4-4203-865d-e3dbf3f905f5)

- you should choose your module type (combinational or sequential)

- if the module is sequential you should choose clock type (positive or negative) and reset type (Asynchronous positive, Asynchronous negative, Synchronous positive, Synchronous negative or No reset) 


## Second step (insert variables):

![Screenshot 2024-09-04 213344](https://github.com/user-attachments/assets/85814064-e434-44c1-9945-64b8cc481345)

- in this step you add your module variables.

- you should choose a valid variable name and width and you shouldnâ€™t insert the same variable name twice. Otherwise, it will raise an error window:

![Screenshot 2024-09-04 212946](https://github.com/user-attachments/assets/5786d4a8-93fa-4fd1-b45d-a99153cad5d2)

- you can delete variables.

- once you are finish, you can click create button.

- the output file will appear in the current directory 

![Screenshot 2024-09-04 213657](https://github.com/user-attachments/assets/6d26df7a-dba7-4d85-b9ef-73cc2179ea98)


