-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--GB1_ram_rom_data_reg[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
--register power-up is low

GB1_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L76, FB1_q_b[0], GB1_ram_rom_data_reg[1], GB1L18, GB1L44);


--C1_result[0] is lab7:calculator|result[0]
--register power-up is low

C1_result[0] = DFFEAS(W1_dout[0], CLOCK_50, KEY[0],  , X1_next_state.WR_WORKING_MEM, T1_result_temp[0],  ,  , W1L15);


--C1_result[1] is lab7:calculator|result[1]
--register power-up is low

C1_result[1] = DFFEAS(W1_dout[1], CLOCK_50, KEY[0],  , X1_next_state.WR_WORKING_MEM, T1_result_temp[1],  ,  , W1L15);


--C1_result[2] is lab7:calculator|result[2]
--register power-up is low

C1_result[2] = DFFEAS(W1_dout[2], CLOCK_50, KEY[0],  , X1_next_state.WR_WORKING_MEM, T1_result_temp[2],  ,  , W1L15);


--C1_result[3] is lab7:calculator|result[3]
--register power-up is low

C1_result[3] = DFFEAS(W1_dout[3], CLOCK_50, KEY[0],  , X1_next_state.WR_WORKING_MEM, T1_result_temp[3],  ,  , W1L15);


--C1_result[4] is lab7:calculator|result[4]
--register power-up is low

C1_result[4] = DFFEAS(W1_dout[4], CLOCK_50, KEY[0],  , X1_next_state.WR_WORKING_MEM, T1_result_temp[4],  ,  , W1L15);


--C1_result[5] is lab7:calculator|result[5]
--register power-up is low

C1_result[5] = DFFEAS(W1_dout[5], CLOCK_50, KEY[0],  , X1_next_state.WR_WORKING_MEM, T1_result_temp[5],  ,  , W1L15);


--C1_result[6] is lab7:calculator|result[6]
--register power-up is low

C1_result[6] = DFFEAS(W1_dout[6], CLOCK_50, KEY[0],  , X1_next_state.WR_WORKING_MEM, T1_result_temp[6],  ,  , W1L15);


--C1_result[7] is lab7:calculator|result[7]
--register power-up is low

C1_result[7] = DFFEAS(W1_dout[7], CLOCK_50, KEY[0],  , X1_next_state.WR_WORKING_MEM, T1_result_temp[7],  ,  , W1L15);


--FB1_q_a[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[0]_PORT_A_data_in = VCC;
FB1_q_a[0]_PORT_A_data_in_reg = DFFE(FB1_q_a[0]_PORT_A_data_in, FB1_q_a[0]_clock_0, , , );
FB1_q_a[0]_PORT_B_data_in = GB1_ram_rom_data_reg[0];
FB1_q_a[0]_PORT_B_data_in_reg = DFFE(FB1_q_a[0]_PORT_B_data_in, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[0]_PORT_A_address_reg = DFFE(FB1_q_a[0]_PORT_A_address, FB1_q_a[0]_clock_0, , , );
FB1_q_a[0]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[0]_PORT_B_address_reg = DFFE(FB1_q_a[0]_PORT_B_address, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_write_enable = GND;
FB1_q_a[0]_PORT_A_write_enable_reg = DFFE(FB1_q_a[0]_PORT_A_write_enable, FB1_q_a[0]_clock_0, , , );
FB1_q_a[0]_PORT_A_read_enable = VCC;
FB1_q_a[0]_PORT_A_read_enable_reg = DFFE(FB1_q_a[0]_PORT_A_read_enable, FB1_q_a[0]_clock_0, , , );
FB1_q_a[0]_PORT_B_write_enable = GB1L8;
FB1_q_a[0]_PORT_B_write_enable_reg = DFFE(FB1_q_a[0]_PORT_B_write_enable, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_B_read_enable = VCC;
FB1_q_a[0]_PORT_B_read_enable_reg = DFFE(FB1_q_a[0]_PORT_B_read_enable, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_clock_0 = CLOCK_50;
FB1_q_a[0]_clock_1 = A1L76;
FB1_q_a[0]_PORT_A_data_out = MEMORY(FB1_q_a[0]_PORT_A_data_in_reg, FB1_q_a[0]_PORT_B_data_in_reg, FB1_q_a[0]_PORT_A_address_reg, FB1_q_a[0]_PORT_B_address_reg, FB1_q_a[0]_PORT_A_write_enable_reg, FB1_q_a[0]_PORT_A_read_enable_reg, FB1_q_a[0]_PORT_B_write_enable_reg, FB1_q_a[0]_PORT_B_read_enable_reg, , , FB1_q_a[0]_clock_0, FB1_q_a[0]_clock_1, , , , , , );
FB1_q_a[0]_PORT_A_data_out_reg = DFFE(FB1_q_a[0]_PORT_A_data_out, FB1_q_a[0]_clock_0, , , );
FB1_q_a[0] = FB1_q_a[0]_PORT_A_data_out_reg[0];

--FB1_q_b[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[0]
FB1_q_b[0]_PORT_A_data_in = VCC;
FB1_q_b[0]_PORT_A_data_in_reg = DFFE(FB1_q_b[0]_PORT_A_data_in, FB1_q_b[0]_clock_0, , , );
FB1_q_b[0]_PORT_B_data_in = GB1_ram_rom_data_reg[0];
FB1_q_b[0]_PORT_B_data_in_reg = DFFE(FB1_q_b[0]_PORT_B_data_in, FB1_q_b[0]_clock_1, , , );
FB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[0]_PORT_A_address_reg = DFFE(FB1_q_b[0]_PORT_A_address, FB1_q_b[0]_clock_0, , , );
FB1_q_b[0]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[0]_PORT_B_address_reg = DFFE(FB1_q_b[0]_PORT_B_address, FB1_q_b[0]_clock_1, , , );
FB1_q_b[0]_PORT_A_write_enable = GND;
FB1_q_b[0]_PORT_A_write_enable_reg = DFFE(FB1_q_b[0]_PORT_A_write_enable, FB1_q_b[0]_clock_0, , , );
FB1_q_b[0]_PORT_A_read_enable = VCC;
FB1_q_b[0]_PORT_A_read_enable_reg = DFFE(FB1_q_b[0]_PORT_A_read_enable, FB1_q_b[0]_clock_0, , , );
FB1_q_b[0]_PORT_B_write_enable = GB1L8;
FB1_q_b[0]_PORT_B_write_enable_reg = DFFE(FB1_q_b[0]_PORT_B_write_enable, FB1_q_b[0]_clock_1, , , );
FB1_q_b[0]_PORT_B_read_enable = VCC;
FB1_q_b[0]_PORT_B_read_enable_reg = DFFE(FB1_q_b[0]_PORT_B_read_enable, FB1_q_b[0]_clock_1, , , );
FB1_q_b[0]_clock_0 = CLOCK_50;
FB1_q_b[0]_clock_1 = A1L76;
FB1_q_b[0]_PORT_B_data_out = MEMORY(FB1_q_b[0]_PORT_A_data_in_reg, FB1_q_b[0]_PORT_B_data_in_reg, FB1_q_b[0]_PORT_A_address_reg, FB1_q_b[0]_PORT_B_address_reg, FB1_q_b[0]_PORT_A_write_enable_reg, FB1_q_b[0]_PORT_A_read_enable_reg, FB1_q_b[0]_PORT_B_write_enable_reg, FB1_q_b[0]_PORT_B_read_enable_reg, , , FB1_q_b[0]_clock_0, FB1_q_b[0]_clock_1, , , , , , );
FB1_q_b[0] = FB1_q_b[0]_PORT_B_data_out[0];


--GB1_ram_rom_data_reg[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
--register power-up is low

GB1_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L76, FB1_q_b[1], GB1_ram_rom_data_reg[2], GB1L18, GB1L44);


--W1_dout[0] is lab7:calculator|memory:RAM|dout[0]
--register power-up is low

W1_dout[0] = DFFEAS(W1_RAM[0][0], CLOCK_50, KEY[0],  ,  , W1_RAM[1][0],  ,  , X1_WideOr1);


--T1_result_temp[0] is lab7:calculator|alu:calc_unit|result_temp[0]
--register power-up is low

T1_result_temp[0] = DFFEAS(T1L2, CLOCK_50, KEY[0],  ,  , T1L387,  ,  , V1_prev_data_2[9]);


--W1_dout[1] is lab7:calculator|memory:RAM|dout[1]
--register power-up is low

W1_dout[1] = DFFEAS(W1_RAM[0][1], CLOCK_50, KEY[0],  ,  , W1_RAM[1][1],  ,  , X1_WideOr1);


--T1_result_temp[1] is lab7:calculator|alu:calc_unit|result_temp[1]
--register power-up is low

T1_result_temp[1] = DFFEAS(T1L6, CLOCK_50, KEY[0],  ,  , T1L388,  ,  , V1_prev_data_2[9]);


--W1_dout[2] is lab7:calculator|memory:RAM|dout[2]
--register power-up is low

W1_dout[2] = DFFEAS(W1_RAM[0][2], CLOCK_50, KEY[0],  ,  , W1_RAM[1][2],  ,  , X1_WideOr1);


--T1_result_temp[2] is lab7:calculator|alu:calc_unit|result_temp[2]
--register power-up is low

T1_result_temp[2] = DFFEAS(T1L10, CLOCK_50, KEY[0],  ,  , T1L389,  ,  , V1_prev_data_2[9]);


--W1_dout[3] is lab7:calculator|memory:RAM|dout[3]
--register power-up is low

W1_dout[3] = DFFEAS(W1_RAM[0][3], CLOCK_50, KEY[0],  ,  , W1_RAM[1][3],  ,  , X1_WideOr1);


--T1_result_temp[3] is lab7:calculator|alu:calc_unit|result_temp[3]
--register power-up is low

T1_result_temp[3] = DFFEAS(T1L14, CLOCK_50, KEY[0],  ,  , T1L390,  ,  , V1_prev_data_2[9]);


--W1_dout[4] is lab7:calculator|memory:RAM|dout[4]
--register power-up is low

W1_dout[4] = DFFEAS(W1_RAM[0][4], CLOCK_50, KEY[0],  ,  , W1_RAM[1][4],  ,  , X1_WideOr1);


--T1_result_temp[4] is lab7:calculator|alu:calc_unit|result_temp[4]
--register power-up is low

T1_result_temp[4] = DFFEAS(T1L18, CLOCK_50, KEY[0],  ,  , T1L391,  ,  , V1_prev_data_2[9]);


--W1_dout[5] is lab7:calculator|memory:RAM|dout[5]
--register power-up is low

W1_dout[5] = DFFEAS(W1_RAM[0][5], CLOCK_50, KEY[0],  ,  , W1_RAM[1][5],  ,  , X1_WideOr1);


--T1_result_temp[5] is lab7:calculator|alu:calc_unit|result_temp[5]
--register power-up is low

T1_result_temp[5] = DFFEAS(T1L22, CLOCK_50, KEY[0],  ,  , T1L392,  ,  , V1_prev_data_2[9]);


--W1_dout[6] is lab7:calculator|memory:RAM|dout[6]
--register power-up is low

W1_dout[6] = DFFEAS(W1_RAM[0][6], CLOCK_50, KEY[0],  ,  , W1_RAM[1][6],  ,  , X1_WideOr1);


--T1_result_temp[6] is lab7:calculator|alu:calc_unit|result_temp[6]
--register power-up is low

T1_result_temp[6] = DFFEAS(T1L26, CLOCK_50, KEY[0],  ,  , T1L393,  ,  , V1_prev_data_2[9]);


--W1_dout[7] is lab7:calculator|memory:RAM|dout[7]
--register power-up is low

W1_dout[7] = DFFEAS(W1_RAM[0][7], CLOCK_50, KEY[0],  ,  , W1_RAM[1][7],  ,  , X1_WideOr1);


--T1_result_temp[7] is lab7:calculator|alu:calc_unit|result_temp[7]
--register power-up is low

T1_result_temp[7] = DFFEAS(T1L30, CLOCK_50, KEY[0],  ,  , T1L394,  ,  , V1_prev_data_2[9]);


--FB1_q_a[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[1]_PORT_A_data_in = VCC;
FB1_q_a[1]_PORT_A_data_in_reg = DFFE(FB1_q_a[1]_PORT_A_data_in, FB1_q_a[1]_clock_0, , , );
FB1_q_a[1]_PORT_B_data_in = GB1_ram_rom_data_reg[1];
FB1_q_a[1]_PORT_B_data_in_reg = DFFE(FB1_q_a[1]_PORT_B_data_in, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[1]_PORT_A_address_reg = DFFE(FB1_q_a[1]_PORT_A_address, FB1_q_a[1]_clock_0, , , );
FB1_q_a[1]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[1]_PORT_B_address_reg = DFFE(FB1_q_a[1]_PORT_B_address, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_write_enable = GND;
FB1_q_a[1]_PORT_A_write_enable_reg = DFFE(FB1_q_a[1]_PORT_A_write_enable, FB1_q_a[1]_clock_0, , , );
FB1_q_a[1]_PORT_A_read_enable = VCC;
FB1_q_a[1]_PORT_A_read_enable_reg = DFFE(FB1_q_a[1]_PORT_A_read_enable, FB1_q_a[1]_clock_0, , , );
FB1_q_a[1]_PORT_B_write_enable = GB1L8;
FB1_q_a[1]_PORT_B_write_enable_reg = DFFE(FB1_q_a[1]_PORT_B_write_enable, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_B_read_enable = VCC;
FB1_q_a[1]_PORT_B_read_enable_reg = DFFE(FB1_q_a[1]_PORT_B_read_enable, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_clock_0 = CLOCK_50;
FB1_q_a[1]_clock_1 = A1L76;
FB1_q_a[1]_PORT_A_data_out = MEMORY(FB1_q_a[1]_PORT_A_data_in_reg, FB1_q_a[1]_PORT_B_data_in_reg, FB1_q_a[1]_PORT_A_address_reg, FB1_q_a[1]_PORT_B_address_reg, FB1_q_a[1]_PORT_A_write_enable_reg, FB1_q_a[1]_PORT_A_read_enable_reg, FB1_q_a[1]_PORT_B_write_enable_reg, FB1_q_a[1]_PORT_B_read_enable_reg, , , FB1_q_a[1]_clock_0, FB1_q_a[1]_clock_1, , , , , , );
FB1_q_a[1]_PORT_A_data_out_reg = DFFE(FB1_q_a[1]_PORT_A_data_out, FB1_q_a[1]_clock_0, , , );
FB1_q_a[1] = FB1_q_a[1]_PORT_A_data_out_reg[0];

--FB1_q_b[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[1]
FB1_q_b[1]_PORT_A_data_in = VCC;
FB1_q_b[1]_PORT_A_data_in_reg = DFFE(FB1_q_b[1]_PORT_A_data_in, FB1_q_b[1]_clock_0, , , );
FB1_q_b[1]_PORT_B_data_in = GB1_ram_rom_data_reg[1];
FB1_q_b[1]_PORT_B_data_in_reg = DFFE(FB1_q_b[1]_PORT_B_data_in, FB1_q_b[1]_clock_1, , , );
FB1_q_b[1]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[1]_PORT_A_address_reg = DFFE(FB1_q_b[1]_PORT_A_address, FB1_q_b[1]_clock_0, , , );
FB1_q_b[1]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[1]_PORT_B_address_reg = DFFE(FB1_q_b[1]_PORT_B_address, FB1_q_b[1]_clock_1, , , );
FB1_q_b[1]_PORT_A_write_enable = GND;
FB1_q_b[1]_PORT_A_write_enable_reg = DFFE(FB1_q_b[1]_PORT_A_write_enable, FB1_q_b[1]_clock_0, , , );
FB1_q_b[1]_PORT_A_read_enable = VCC;
FB1_q_b[1]_PORT_A_read_enable_reg = DFFE(FB1_q_b[1]_PORT_A_read_enable, FB1_q_b[1]_clock_0, , , );
FB1_q_b[1]_PORT_B_write_enable = GB1L8;
FB1_q_b[1]_PORT_B_write_enable_reg = DFFE(FB1_q_b[1]_PORT_B_write_enable, FB1_q_b[1]_clock_1, , , );
FB1_q_b[1]_PORT_B_read_enable = VCC;
FB1_q_b[1]_PORT_B_read_enable_reg = DFFE(FB1_q_b[1]_PORT_B_read_enable, FB1_q_b[1]_clock_1, , , );
FB1_q_b[1]_clock_0 = CLOCK_50;
FB1_q_b[1]_clock_1 = A1L76;
FB1_q_b[1]_PORT_B_data_out = MEMORY(FB1_q_b[1]_PORT_A_data_in_reg, FB1_q_b[1]_PORT_B_data_in_reg, FB1_q_b[1]_PORT_A_address_reg, FB1_q_b[1]_PORT_B_address_reg, FB1_q_b[1]_PORT_A_write_enable_reg, FB1_q_b[1]_PORT_A_read_enable_reg, FB1_q_b[1]_PORT_B_write_enable_reg, FB1_q_b[1]_PORT_B_read_enable_reg, , , FB1_q_b[1]_clock_0, FB1_q_b[1]_clock_1, , , , , , );
FB1_q_b[1] = FB1_q_b[1]_PORT_B_data_out[0];


--GB1_ram_rom_data_reg[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]
--register power-up is low

GB1_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L76, FB1_q_b[2], GB1_ram_rom_data_reg[3], GB1L18, GB1L44);


--T1L2 is lab7:calculator|alu:calc_unit|Add0~1
T1L2_adder_eqn = ( !V1_prev_data_2[0] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[0] ) + ( T1L35 );
T1L2 = SUM(T1L2_adder_eqn);

--T1L3 is lab7:calculator|alu:calc_unit|Add0~2
T1L3_adder_eqn = ( !V1_prev_data_2[0] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[0] ) + ( T1L35 );
T1L3 = CARRY(T1L3_adder_eqn);


--BB1L314 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~1
BB1L314_adder_eqn = ( VCC ) + ( GND ) + ( BB1L319 );
BB1L314 = SUM(BB1L314_adder_eqn);


--T1L45 is lab7:calculator|alu:calc_unit|Mult0~8
T1L45 = EQUATION NOT SUPPORTED;

--T1L46 is lab7:calculator|alu:calc_unit|Mult0~9
T1L46 = EQUATION NOT SUPPORTED;

--T1L47 is lab7:calculator|alu:calc_unit|Mult0~10
T1L47 = EQUATION NOT SUPPORTED;

--T1L48 is lab7:calculator|alu:calc_unit|Mult0~11
T1L48 = EQUATION NOT SUPPORTED;

--T1L49 is lab7:calculator|alu:calc_unit|Mult0~12
T1L49 = EQUATION NOT SUPPORTED;

--T1L50 is lab7:calculator|alu:calc_unit|Mult0~13
T1L50 = EQUATION NOT SUPPORTED;

--T1L51 is lab7:calculator|alu:calc_unit|Mult0~14
T1L51 = EQUATION NOT SUPPORTED;

--T1L52 is lab7:calculator|alu:calc_unit|Mult0~15
T1L52 = EQUATION NOT SUPPORTED;


--T1L6 is lab7:calculator|alu:calc_unit|Add0~5
T1L6_adder_eqn = ( !V1_prev_data_2[1] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[1] ) + ( T1L3 );
T1L6 = SUM(T1L6_adder_eqn);

--T1L7 is lab7:calculator|alu:calc_unit|Add0~6
T1L7_adder_eqn = ( !V1_prev_data_2[1] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[1] ) + ( T1L3 );
T1L7 = CARRY(T1L7_adder_eqn);


--BB1L246 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~1
BB1L246_adder_eqn = ( VCC ) + ( GND ) + ( BB1L251 );
BB1L246 = SUM(BB1L246_adder_eqn);


--T1L10 is lab7:calculator|alu:calc_unit|Add0~9
T1L10_adder_eqn = ( !V1_prev_data_2[2] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[2] ) + ( T1L7 );
T1L10 = SUM(T1L10_adder_eqn);

--T1L11 is lab7:calculator|alu:calc_unit|Add0~10
T1L11_adder_eqn = ( !V1_prev_data_2[2] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[2] ) + ( T1L7 );
T1L11 = CARRY(T1L11_adder_eqn);


--BB1L182 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~1
BB1L182_adder_eqn = ( VCC ) + ( GND ) + ( BB1L187 );
BB1L182 = SUM(BB1L182_adder_eqn);


--T1L14 is lab7:calculator|alu:calc_unit|Add0~13
T1L14_adder_eqn = ( !V1_prev_data_2[3] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[3] ) + ( T1L11 );
T1L14 = SUM(T1L14_adder_eqn);

--T1L15 is lab7:calculator|alu:calc_unit|Add0~14
T1L15_adder_eqn = ( !V1_prev_data_2[3] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[3] ) + ( T1L11 );
T1L15 = CARRY(T1L15_adder_eqn);


--BB1L122 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~1
BB1L122_adder_eqn = ( VCC ) + ( GND ) + ( BB1L127 );
BB1L122 = SUM(BB1L122_adder_eqn);


--T1L18 is lab7:calculator|alu:calc_unit|Add0~17
T1L18_adder_eqn = ( !V1_prev_data_2[4] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[4] ) + ( T1L15 );
T1L18 = SUM(T1L18_adder_eqn);

--T1L19 is lab7:calculator|alu:calc_unit|Add0~18
T1L19_adder_eqn = ( !V1_prev_data_2[4] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[4] ) + ( T1L15 );
T1L19 = CARRY(T1L19_adder_eqn);


--BB1L66 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~1
BB1L66_adder_eqn = ( VCC ) + ( GND ) + ( BB1L71 );
BB1L66 = SUM(BB1L66_adder_eqn);


--T1L22 is lab7:calculator|alu:calc_unit|Add0~21
T1L22_adder_eqn = ( !V1_prev_data_2[5] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[5] ) + ( T1L19 );
T1L22 = SUM(T1L22_adder_eqn);

--T1L23 is lab7:calculator|alu:calc_unit|Add0~22
T1L23_adder_eqn = ( !V1_prev_data_2[5] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[5] ) + ( T1L19 );
T1L23 = CARRY(T1L23_adder_eqn);


--BB1L14 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~1
BB1L14_adder_eqn = ( VCC ) + ( GND ) + ( BB1L19 );
BB1L14 = SUM(BB1L14_adder_eqn);


--T1L26 is lab7:calculator|alu:calc_unit|Add0~25
T1L26_adder_eqn = ( !V1_prev_data_2[6] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[6] ) + ( T1L23 );
T1L26 = SUM(T1L26_adder_eqn);

--T1L27 is lab7:calculator|alu:calc_unit|Add0~26
T1L27_adder_eqn = ( !V1_prev_data_2[6] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[6] ) + ( T1L23 );
T1L27 = CARRY(T1L27_adder_eqn);


--BB1L586 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~1
BB1L586_adder_eqn = ( VCC ) + ( GND ) + ( BB1L591 );
BB1L586 = SUM(BB1L586_adder_eqn);


--T1L30 is lab7:calculator|alu:calc_unit|Add0~29
T1L30_adder_eqn = ( !V1_prev_data_2[7] $ (((!V1_prev_data_2[9] & !V1_prev_data_2[8]))) ) + ( W1_dout[7] ) + ( T1L27 );
T1L30 = SUM(T1L30_adder_eqn);


--BB1L542 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~1
BB1L542_adder_eqn = ( VCC ) + ( GND ) + ( BB1L547 );
BB1L542 = SUM(BB1L542_adder_eqn);


--FB1_q_a[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[2]_PORT_A_data_in = VCC;
FB1_q_a[2]_PORT_A_data_in_reg = DFFE(FB1_q_a[2]_PORT_A_data_in, FB1_q_a[2]_clock_0, , , );
FB1_q_a[2]_PORT_B_data_in = GB1_ram_rom_data_reg[2];
FB1_q_a[2]_PORT_B_data_in_reg = DFFE(FB1_q_a[2]_PORT_B_data_in, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[2]_PORT_A_address_reg = DFFE(FB1_q_a[2]_PORT_A_address, FB1_q_a[2]_clock_0, , , );
FB1_q_a[2]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[2]_PORT_B_address_reg = DFFE(FB1_q_a[2]_PORT_B_address, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_PORT_A_write_enable = GND;
FB1_q_a[2]_PORT_A_write_enable_reg = DFFE(FB1_q_a[2]_PORT_A_write_enable, FB1_q_a[2]_clock_0, , , );
FB1_q_a[2]_PORT_A_read_enable = VCC;
FB1_q_a[2]_PORT_A_read_enable_reg = DFFE(FB1_q_a[2]_PORT_A_read_enable, FB1_q_a[2]_clock_0, , , );
FB1_q_a[2]_PORT_B_write_enable = GB1L8;
FB1_q_a[2]_PORT_B_write_enable_reg = DFFE(FB1_q_a[2]_PORT_B_write_enable, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_PORT_B_read_enable = VCC;
FB1_q_a[2]_PORT_B_read_enable_reg = DFFE(FB1_q_a[2]_PORT_B_read_enable, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_clock_0 = CLOCK_50;
FB1_q_a[2]_clock_1 = A1L76;
FB1_q_a[2]_PORT_A_data_out = MEMORY(FB1_q_a[2]_PORT_A_data_in_reg, FB1_q_a[2]_PORT_B_data_in_reg, FB1_q_a[2]_PORT_A_address_reg, FB1_q_a[2]_PORT_B_address_reg, FB1_q_a[2]_PORT_A_write_enable_reg, FB1_q_a[2]_PORT_A_read_enable_reg, FB1_q_a[2]_PORT_B_write_enable_reg, FB1_q_a[2]_PORT_B_read_enable_reg, , , FB1_q_a[2]_clock_0, FB1_q_a[2]_clock_1, , , , , , );
FB1_q_a[2]_PORT_A_data_out_reg = DFFE(FB1_q_a[2]_PORT_A_data_out, FB1_q_a[2]_clock_0, , , );
FB1_q_a[2] = FB1_q_a[2]_PORT_A_data_out_reg[0];

--FB1_q_b[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[2]
FB1_q_b[2]_PORT_A_data_in = VCC;
FB1_q_b[2]_PORT_A_data_in_reg = DFFE(FB1_q_b[2]_PORT_A_data_in, FB1_q_b[2]_clock_0, , , );
FB1_q_b[2]_PORT_B_data_in = GB1_ram_rom_data_reg[2];
FB1_q_b[2]_PORT_B_data_in_reg = DFFE(FB1_q_b[2]_PORT_B_data_in, FB1_q_b[2]_clock_1, , , );
FB1_q_b[2]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[2]_PORT_A_address_reg = DFFE(FB1_q_b[2]_PORT_A_address, FB1_q_b[2]_clock_0, , , );
FB1_q_b[2]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[2]_PORT_B_address_reg = DFFE(FB1_q_b[2]_PORT_B_address, FB1_q_b[2]_clock_1, , , );
FB1_q_b[2]_PORT_A_write_enable = GND;
FB1_q_b[2]_PORT_A_write_enable_reg = DFFE(FB1_q_b[2]_PORT_A_write_enable, FB1_q_b[2]_clock_0, , , );
FB1_q_b[2]_PORT_A_read_enable = VCC;
FB1_q_b[2]_PORT_A_read_enable_reg = DFFE(FB1_q_b[2]_PORT_A_read_enable, FB1_q_b[2]_clock_0, , , );
FB1_q_b[2]_PORT_B_write_enable = GB1L8;
FB1_q_b[2]_PORT_B_write_enable_reg = DFFE(FB1_q_b[2]_PORT_B_write_enable, FB1_q_b[2]_clock_1, , , );
FB1_q_b[2]_PORT_B_read_enable = VCC;
FB1_q_b[2]_PORT_B_read_enable_reg = DFFE(FB1_q_b[2]_PORT_B_read_enable, FB1_q_b[2]_clock_1, , , );
FB1_q_b[2]_clock_0 = CLOCK_50;
FB1_q_b[2]_clock_1 = A1L76;
FB1_q_b[2]_PORT_B_data_out = MEMORY(FB1_q_b[2]_PORT_A_data_in_reg, FB1_q_b[2]_PORT_B_data_in_reg, FB1_q_b[2]_PORT_A_address_reg, FB1_q_b[2]_PORT_B_address_reg, FB1_q_b[2]_PORT_A_write_enable_reg, FB1_q_b[2]_PORT_A_read_enable_reg, FB1_q_b[2]_PORT_B_write_enable_reg, FB1_q_b[2]_PORT_B_read_enable_reg, , , FB1_q_b[2]_clock_0, FB1_q_b[2]_clock_1, , , , , , );
FB1_q_b[2] = FB1_q_b[2]_PORT_B_data_out[0];


--GB1_ram_rom_data_reg[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]
--register power-up is low

GB1_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L76, FB1_q_b[3], GB1_ram_rom_data_reg[4], GB1L18, GB1L44);


--T1L35 is lab7:calculator|alu:calc_unit|Add0~34
T1L35_adder_eqn = ( (V1_prev_data_2[8]) # (V1_prev_data_2[9]) ) + ( VCC ) + ( !VCC );
T1L35 = CARRY(T1L35_adder_eqn);


--BB1L319 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~6
BB1L319_adder_eqn = ( (!BB1L246 & (((BB1L250)))) # (BB1L246 & (((BB1L787)) # (BB1L786))) ) + ( VCC ) + ( BB1L323 );
BB1L319 = CARRY(BB1L319_adder_eqn);


--BB1L250 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~5
BB1L250_adder_eqn = ( (!BB1L182 & (((BB1L186)))) # (BB1L182 & (((BB1L766)) # (BB1L765))) ) + ( VCC ) + ( BB1L255 );
BB1L250 = SUM(BB1L250_adder_eqn);

--BB1L251 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~6
BB1L251_adder_eqn = ( (!BB1L182 & (((BB1L186)))) # (BB1L182 & (((BB1L766)) # (BB1L765))) ) + ( VCC ) + ( BB1L255 );
BB1L251 = CARRY(BB1L251_adder_eqn);


--BB1L186 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~5
BB1L186_adder_eqn = ( (!BB1L122 & (((BB1L126)))) # (BB1L122 & (((BB1L747)) # (BB1L746))) ) + ( VCC ) + ( BB1L191 );
BB1L186 = SUM(BB1L186_adder_eqn);

--BB1L187 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~6
BB1L187_adder_eqn = ( (!BB1L122 & (((BB1L126)))) # (BB1L122 & (((BB1L747)) # (BB1L746))) ) + ( VCC ) + ( BB1L191 );
BB1L187 = CARRY(BB1L187_adder_eqn);


--BB1L126 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~5
BB1L126_adder_eqn = ( (!BB1L66 & (((BB1L70)))) # (BB1L66 & (((BB1L729)) # (BB1L728))) ) + ( VCC ) + ( BB1L131 );
BB1L126 = SUM(BB1L126_adder_eqn);

--BB1L127 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~6
BB1L127_adder_eqn = ( (!BB1L66 & (((BB1L70)))) # (BB1L66 & (((BB1L729)) # (BB1L728))) ) + ( VCC ) + ( BB1L131 );
BB1L127 = CARRY(BB1L127_adder_eqn);


--BB1L70 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~5
BB1L70_adder_eqn = ( (!BB1L14 & (((BB1L18)))) # (BB1L14 & (((BB1L713)) # (BB1L712))) ) + ( VCC ) + ( BB1L75 );
BB1L70 = SUM(BB1L70_adder_eqn);

--BB1L71 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~6
BB1L71_adder_eqn = ( (!BB1L14 & (((BB1L18)))) # (BB1L14 & (((BB1L713)) # (BB1L712))) ) + ( VCC ) + ( BB1L75 );
BB1L71 = CARRY(BB1L71_adder_eqn);


--BB1L18 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~5
BB1L18_adder_eqn = ( (!BB1L586 & (((BB1L590)))) # (BB1L586 & (((BB1L698)) # (BB1L697))) ) + ( VCC ) + ( BB1L23 );
BB1L18 = SUM(BB1L18_adder_eqn);

--BB1L19 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~6
BB1L19_adder_eqn = ( (!BB1L586 & (((BB1L590)))) # (BB1L586 & (((BB1L698)) # (BB1L697))) ) + ( VCC ) + ( BB1L23 );
BB1L19 = CARRY(BB1L19_adder_eqn);


--BB1L590 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~5
BB1L590_adder_eqn = ( (!BB1L542 & (((BB1L546)))) # (BB1L542 & (((BB1L685)) # (BB1L684))) ) + ( VCC ) + ( BB1L595 );
BB1L590 = SUM(BB1L590_adder_eqn);

--BB1L591 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~6
BB1L591_adder_eqn = ( (!BB1L542 & (((BB1L546)))) # (BB1L542 & (((BB1L685)) # (BB1L684))) ) + ( VCC ) + ( BB1L595 );
BB1L591 = CARRY(BB1L591_adder_eqn);


--BB1L546 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~5
BB1L546_adder_eqn = ( (!BB1L506 & (((BB1L510)))) # (BB1L506 & (((BB1L670)) # (BB1L669))) ) + ( VCC ) + ( BB1L551 );
BB1L546 = SUM(BB1L546_adder_eqn);

--BB1L547 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~6
BB1L547_adder_eqn = ( (!BB1L506 & (((BB1L510)))) # (BB1L506 & (((BB1L670)) # (BB1L669))) ) + ( VCC ) + ( BB1L551 );
BB1L547 = CARRY(BB1L547_adder_eqn);


--FB1_q_a[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[3]_PORT_A_data_in = VCC;
FB1_q_a[3]_PORT_A_data_in_reg = DFFE(FB1_q_a[3]_PORT_A_data_in, FB1_q_a[3]_clock_0, , , );
FB1_q_a[3]_PORT_B_data_in = GB1_ram_rom_data_reg[3];
FB1_q_a[3]_PORT_B_data_in_reg = DFFE(FB1_q_a[3]_PORT_B_data_in, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[3]_PORT_A_address_reg = DFFE(FB1_q_a[3]_PORT_A_address, FB1_q_a[3]_clock_0, , , );
FB1_q_a[3]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[3]_PORT_B_address_reg = DFFE(FB1_q_a[3]_PORT_B_address, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_PORT_A_write_enable = GND;
FB1_q_a[3]_PORT_A_write_enable_reg = DFFE(FB1_q_a[3]_PORT_A_write_enable, FB1_q_a[3]_clock_0, , , );
FB1_q_a[3]_PORT_A_read_enable = VCC;
FB1_q_a[3]_PORT_A_read_enable_reg = DFFE(FB1_q_a[3]_PORT_A_read_enable, FB1_q_a[3]_clock_0, , , );
FB1_q_a[3]_PORT_B_write_enable = GB1L8;
FB1_q_a[3]_PORT_B_write_enable_reg = DFFE(FB1_q_a[3]_PORT_B_write_enable, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_PORT_B_read_enable = VCC;
FB1_q_a[3]_PORT_B_read_enable_reg = DFFE(FB1_q_a[3]_PORT_B_read_enable, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_clock_0 = CLOCK_50;
FB1_q_a[3]_clock_1 = A1L76;
FB1_q_a[3]_PORT_A_data_out = MEMORY(FB1_q_a[3]_PORT_A_data_in_reg, FB1_q_a[3]_PORT_B_data_in_reg, FB1_q_a[3]_PORT_A_address_reg, FB1_q_a[3]_PORT_B_address_reg, FB1_q_a[3]_PORT_A_write_enable_reg, FB1_q_a[3]_PORT_A_read_enable_reg, FB1_q_a[3]_PORT_B_write_enable_reg, FB1_q_a[3]_PORT_B_read_enable_reg, , , FB1_q_a[3]_clock_0, FB1_q_a[3]_clock_1, , , , , , );
FB1_q_a[3]_PORT_A_data_out_reg = DFFE(FB1_q_a[3]_PORT_A_data_out, FB1_q_a[3]_clock_0, , , );
FB1_q_a[3] = FB1_q_a[3]_PORT_A_data_out_reg[0];

--FB1_q_b[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[3]
FB1_q_b[3]_PORT_A_data_in = VCC;
FB1_q_b[3]_PORT_A_data_in_reg = DFFE(FB1_q_b[3]_PORT_A_data_in, FB1_q_b[3]_clock_0, , , );
FB1_q_b[3]_PORT_B_data_in = GB1_ram_rom_data_reg[3];
FB1_q_b[3]_PORT_B_data_in_reg = DFFE(FB1_q_b[3]_PORT_B_data_in, FB1_q_b[3]_clock_1, , , );
FB1_q_b[3]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[3]_PORT_A_address_reg = DFFE(FB1_q_b[3]_PORT_A_address, FB1_q_b[3]_clock_0, , , );
FB1_q_b[3]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[3]_PORT_B_address_reg = DFFE(FB1_q_b[3]_PORT_B_address, FB1_q_b[3]_clock_1, , , );
FB1_q_b[3]_PORT_A_write_enable = GND;
FB1_q_b[3]_PORT_A_write_enable_reg = DFFE(FB1_q_b[3]_PORT_A_write_enable, FB1_q_b[3]_clock_0, , , );
FB1_q_b[3]_PORT_A_read_enable = VCC;
FB1_q_b[3]_PORT_A_read_enable_reg = DFFE(FB1_q_b[3]_PORT_A_read_enable, FB1_q_b[3]_clock_0, , , );
FB1_q_b[3]_PORT_B_write_enable = GB1L8;
FB1_q_b[3]_PORT_B_write_enable_reg = DFFE(FB1_q_b[3]_PORT_B_write_enable, FB1_q_b[3]_clock_1, , , );
FB1_q_b[3]_PORT_B_read_enable = VCC;
FB1_q_b[3]_PORT_B_read_enable_reg = DFFE(FB1_q_b[3]_PORT_B_read_enable, FB1_q_b[3]_clock_1, , , );
FB1_q_b[3]_clock_0 = CLOCK_50;
FB1_q_b[3]_clock_1 = A1L76;
FB1_q_b[3]_PORT_B_data_out = MEMORY(FB1_q_b[3]_PORT_A_data_in_reg, FB1_q_b[3]_PORT_B_data_in_reg, FB1_q_b[3]_PORT_A_address_reg, FB1_q_b[3]_PORT_B_address_reg, FB1_q_b[3]_PORT_A_write_enable_reg, FB1_q_b[3]_PORT_A_read_enable_reg, FB1_q_b[3]_PORT_B_write_enable_reg, FB1_q_b[3]_PORT_B_read_enable_reg, , , FB1_q_b[3]_clock_0, FB1_q_b[3]_clock_1, , , , , , );
FB1_q_b[3] = FB1_q_b[3]_PORT_B_data_out[0];


--GB1_ram_rom_data_reg[4] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]
--register power-up is low

GB1_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L76, FB1_q_b[4], GB1_ram_rom_data_reg[5], GB1L18, GB1L44);


--BB1L506 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~1
BB1L506_adder_eqn = ( VCC ) + ( GND ) + ( BB1L511 );
BB1L506 = SUM(BB1L506_adder_eqn);


--BB1L510 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~5
BB1L510_adder_eqn = ( (!V1_prev_data_2[7] & ((!BB1L474 & ((BB1L478))) # (BB1L474 & (BB1L664)))) # (V1_prev_data_2[7] & (((BB1L664)))) ) + ( !V1_prev_data_2[7] ) + ( BB1L515 );
BB1L510 = SUM(BB1L510_adder_eqn);

--BB1L511 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~6
BB1L511_adder_eqn = ( (!V1_prev_data_2[7] & ((!BB1L474 & ((BB1L478))) # (BB1L474 & (BB1L664)))) # (V1_prev_data_2[7] & (((BB1L664)))) ) + ( !V1_prev_data_2[7] ) + ( BB1L515 );
BB1L511 = CARRY(BB1L511_adder_eqn);


--BB1L474 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~1
BB1L474_adder_eqn = ( VCC ) + ( GND ) + ( BB1L479 );
BB1L474 = SUM(BB1L474_adder_eqn);


--BB1L478 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~5
BB1L478_adder_eqn = ( (!BB1_selnose[85] & (((BB1L450)))) # (BB1_selnose[85] & (((BB1L658)) # (BB1L657))) ) + ( !V1_prev_data_2[6] ) + ( BB1L483 );
BB1L478 = SUM(BB1L478_adder_eqn);

--BB1L479 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~6
BB1L479_adder_eqn = ( (!BB1_selnose[85] & (((BB1L450)))) # (BB1_selnose[85] & (((BB1L658)) # (BB1L657))) ) + ( !V1_prev_data_2[6] ) + ( BB1L483 );
BB1L479 = CARRY(BB1L479_adder_eqn);


--BB1L446 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~1
BB1L446_adder_eqn = ( VCC ) + ( GND ) + ( BB1L451 );
BB1L446 = SUM(BB1L446_adder_eqn);


--BB1L422 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~1
BB1L422_adder_eqn = ( VCC ) + ( GND ) + ( BB1L427 );
BB1L422 = SUM(BB1L422_adder_eqn);


--BB1L426 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~5
BB1L426_adder_eqn = ( (!BB1_selnose[51] & (((BB1L406)))) # (BB1_selnose[51] & (((BB1L648)) # (BB1L647))) ) + ( !V1_prev_data_2[4] ) + ( BB1L431 );
BB1L426 = SUM(BB1L426_adder_eqn);

--BB1L427 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~6
BB1L427_adder_eqn = ( (!BB1_selnose[51] & (((BB1L406)))) # (BB1_selnose[51] & (((BB1L648)) # (BB1L647))) ) + ( !V1_prev_data_2[4] ) + ( BB1L431 );
BB1L427 = CARRY(BB1L427_adder_eqn);


--BB1L450 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~5
BB1L450_adder_eqn = ( (!BB1_sel[68] & ((!BB1L422 & ((BB1L426))) # (BB1L422 & (BB1L652)))) # (BB1_sel[68] & (((BB1L652)))) ) + ( !V1_prev_data_2[5] ) + ( BB1L455 );
BB1L450 = SUM(BB1L450_adder_eqn);

--BB1L451 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~6
BB1L451_adder_eqn = ( (!BB1_sel[68] & ((!BB1L422 & ((BB1L426))) # (BB1L422 & (BB1L652)))) # (BB1_sel[68] & (((BB1L652)))) ) + ( !V1_prev_data_2[5] ) + ( BB1L455 );
BB1L451 = CARRY(BB1L451_adder_eqn);


--BB1L402 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~1
BB1L402_adder_eqn = ( VCC ) + ( GND ) + ( BB1L407 );
BB1L402 = SUM(BB1L402_adder_eqn);


--BB1L386 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~1
BB1L386_adder_eqn = ( VCC ) + ( GND ) + ( BB1L391 );
BB1L386 = SUM(BB1L386_adder_eqn);


--BB1L390 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~5
BB1L390_adder_eqn = ( (!BB1_selnose[17] & BB1L6) ) + ( !V1_prev_data_2[2] ) + ( BB1L395 );
BB1L390 = SUM(BB1L390_adder_eqn);

--BB1L391 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~6
BB1L391_adder_eqn = ( (!BB1_selnose[17] & BB1L6) ) + ( !V1_prev_data_2[2] ) + ( BB1L395 );
BB1L391 = CARRY(BB1L391_adder_eqn);


--BB1L406 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~5
BB1L406_adder_eqn = ( (!BB1L386 & ((!BB1_sel[34] & (BB1L390)) # (BB1_sel[34] & ((BB1L644))))) # (BB1L386 & (((BB1L644)))) ) + ( !V1_prev_data_2[3] ) + ( BB1L411 );
BB1L406 = SUM(BB1L406_adder_eqn);

--BB1L407 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~6
BB1L407_adder_eqn = ( (!BB1L386 & ((!BB1_sel[34] & (BB1L390)) # (BB1_sel[34] & ((BB1L644))))) # (BB1L386 & (((BB1L644)))) ) + ( !V1_prev_data_2[3] ) + ( BB1L411 );
BB1L407 = CARRY(BB1L407_adder_eqn);


--BB1L2 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_2~1
BB1L2_adder_eqn = ( VCC ) + ( GND ) + ( BB1L7 );
BB1L2 = SUM(BB1L2_adder_eqn);


--BB1L6 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_2~5
BB1L6_adder_eqn = ( GND ) + ( !V1_prev_data_2[1] ) + ( BB1L11 );
BB1L6 = SUM(BB1L6_adder_eqn);

--BB1L7 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_2~6
BB1L7_adder_eqn = ( GND ) + ( !V1_prev_data_2[1] ) + ( BB1L11 );
BB1L7 = CARRY(BB1L7_adder_eqn);


--BB1L323 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~10
BB1L323_adder_eqn = ( (!BB1L246 & (((BB1L254)))) # (BB1L246 & (((BB1L785)) # (BB1L784))) ) + ( VCC ) + ( BB1L327 );
BB1L323 = CARRY(BB1L323_adder_eqn);


--BB1L254 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~9
BB1L254_adder_eqn = ( (!BB1L182 & ((BB1L190))) # (BB1L182 & (BB1L764)) ) + ( VCC ) + ( BB1L259 );
BB1L254 = SUM(BB1L254_adder_eqn);

--BB1L255 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~10
BB1L255_adder_eqn = ( (!BB1L182 & ((BB1L190))) # (BB1L182 & (BB1L764)) ) + ( VCC ) + ( BB1L259 );
BB1L255 = CARRY(BB1L255_adder_eqn);


--BB1L190 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~9
BB1L190_adder_eqn = ( (!BB1L122 & (((BB1L130)))) # (BB1L122 & (((BB1L745)) # (BB1L744))) ) + ( VCC ) + ( BB1L195 );
BB1L190 = SUM(BB1L190_adder_eqn);

--BB1L191 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~10
BB1L191_adder_eqn = ( (!BB1L122 & (((BB1L130)))) # (BB1L122 & (((BB1L745)) # (BB1L744))) ) + ( VCC ) + ( BB1L195 );
BB1L191 = CARRY(BB1L191_adder_eqn);


--BB1L130 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~9
BB1L130_adder_eqn = ( (!BB1L66 & ((BB1L74))) # (BB1L66 & (BB1L727)) ) + ( VCC ) + ( BB1L135 );
BB1L130 = SUM(BB1L130_adder_eqn);

--BB1L131 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~10
BB1L131_adder_eqn = ( (!BB1L66 & ((BB1L74))) # (BB1L66 & (BB1L727)) ) + ( VCC ) + ( BB1L135 );
BB1L131 = CARRY(BB1L131_adder_eqn);


--BB1L74 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~9
BB1L74_adder_eqn = ( (!BB1L14 & (((BB1L22)))) # (BB1L14 & (((BB1L711)) # (BB1L710))) ) + ( VCC ) + ( BB1L79 );
BB1L74 = SUM(BB1L74_adder_eqn);

--BB1L75 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~10
BB1L75_adder_eqn = ( (!BB1L14 & (((BB1L22)))) # (BB1L14 & (((BB1L711)) # (BB1L710))) ) + ( VCC ) + ( BB1L79 );
BB1L75 = CARRY(BB1L75_adder_eqn);


--BB1L22 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~9
BB1L22_adder_eqn = ( (!BB1L586 & ((BB1L594))) # (BB1L586 & (BB1L696)) ) + ( VCC ) + ( BB1L27 );
BB1L22 = SUM(BB1L22_adder_eqn);

--BB1L23 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~10
BB1L23_adder_eqn = ( (!BB1L586 & ((BB1L594))) # (BB1L586 & (BB1L696)) ) + ( VCC ) + ( BB1L27 );
BB1L23 = CARRY(BB1L23_adder_eqn);


--BB1L594 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~9
BB1L594_adder_eqn = ( (!BB1L542 & (((BB1L550)))) # (BB1L542 & (((BB1L683)) # (BB1L682))) ) + ( VCC ) + ( BB1L599 );
BB1L594 = SUM(BB1L594_adder_eqn);

--BB1L595 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~10
BB1L595_adder_eqn = ( (!BB1L542 & (((BB1L550)))) # (BB1L542 & (((BB1L683)) # (BB1L682))) ) + ( VCC ) + ( BB1L599 );
BB1L595 = CARRY(BB1L595_adder_eqn);


--BB1L550 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~9
BB1L550_adder_eqn = ( BB1L681 ) + ( !V1_prev_data_2[7] ) + ( BB1L555 );
BB1L550 = SUM(BB1L550_adder_eqn);

--BB1L551 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~10
BB1L551_adder_eqn = ( BB1L681 ) + ( !V1_prev_data_2[7] ) + ( BB1L555 );
BB1L551 = CARRY(BB1L551_adder_eqn);


--FB1_q_a[4] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[4]_PORT_A_data_in = VCC;
FB1_q_a[4]_PORT_A_data_in_reg = DFFE(FB1_q_a[4]_PORT_A_data_in, FB1_q_a[4]_clock_0, , , );
FB1_q_a[4]_PORT_B_data_in = GB1_ram_rom_data_reg[4];
FB1_q_a[4]_PORT_B_data_in_reg = DFFE(FB1_q_a[4]_PORT_B_data_in, FB1_q_a[4]_clock_1, , , );
FB1_q_a[4]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[4]_PORT_A_address_reg = DFFE(FB1_q_a[4]_PORT_A_address, FB1_q_a[4]_clock_0, , , );
FB1_q_a[4]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[4]_PORT_B_address_reg = DFFE(FB1_q_a[4]_PORT_B_address, FB1_q_a[4]_clock_1, , , );
FB1_q_a[4]_PORT_A_write_enable = GND;
FB1_q_a[4]_PORT_A_write_enable_reg = DFFE(FB1_q_a[4]_PORT_A_write_enable, FB1_q_a[4]_clock_0, , , );
FB1_q_a[4]_PORT_A_read_enable = VCC;
FB1_q_a[4]_PORT_A_read_enable_reg = DFFE(FB1_q_a[4]_PORT_A_read_enable, FB1_q_a[4]_clock_0, , , );
FB1_q_a[4]_PORT_B_write_enable = GB1L8;
FB1_q_a[4]_PORT_B_write_enable_reg = DFFE(FB1_q_a[4]_PORT_B_write_enable, FB1_q_a[4]_clock_1, , , );
FB1_q_a[4]_PORT_B_read_enable = VCC;
FB1_q_a[4]_PORT_B_read_enable_reg = DFFE(FB1_q_a[4]_PORT_B_read_enable, FB1_q_a[4]_clock_1, , , );
FB1_q_a[4]_clock_0 = CLOCK_50;
FB1_q_a[4]_clock_1 = A1L76;
FB1_q_a[4]_PORT_A_data_out = MEMORY(FB1_q_a[4]_PORT_A_data_in_reg, FB1_q_a[4]_PORT_B_data_in_reg, FB1_q_a[4]_PORT_A_address_reg, FB1_q_a[4]_PORT_B_address_reg, FB1_q_a[4]_PORT_A_write_enable_reg, FB1_q_a[4]_PORT_A_read_enable_reg, FB1_q_a[4]_PORT_B_write_enable_reg, FB1_q_a[4]_PORT_B_read_enable_reg, , , FB1_q_a[4]_clock_0, FB1_q_a[4]_clock_1, , , , , , );
FB1_q_a[4]_PORT_A_data_out_reg = DFFE(FB1_q_a[4]_PORT_A_data_out, FB1_q_a[4]_clock_0, , , );
FB1_q_a[4] = FB1_q_a[4]_PORT_A_data_out_reg[0];

--FB1_q_b[4] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[4]
FB1_q_b[4]_PORT_A_data_in = VCC;
FB1_q_b[4]_PORT_A_data_in_reg = DFFE(FB1_q_b[4]_PORT_A_data_in, FB1_q_b[4]_clock_0, , , );
FB1_q_b[4]_PORT_B_data_in = GB1_ram_rom_data_reg[4];
FB1_q_b[4]_PORT_B_data_in_reg = DFFE(FB1_q_b[4]_PORT_B_data_in, FB1_q_b[4]_clock_1, , , );
FB1_q_b[4]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[4]_PORT_A_address_reg = DFFE(FB1_q_b[4]_PORT_A_address, FB1_q_b[4]_clock_0, , , );
FB1_q_b[4]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[4]_PORT_B_address_reg = DFFE(FB1_q_b[4]_PORT_B_address, FB1_q_b[4]_clock_1, , , );
FB1_q_b[4]_PORT_A_write_enable = GND;
FB1_q_b[4]_PORT_A_write_enable_reg = DFFE(FB1_q_b[4]_PORT_A_write_enable, FB1_q_b[4]_clock_0, , , );
FB1_q_b[4]_PORT_A_read_enable = VCC;
FB1_q_b[4]_PORT_A_read_enable_reg = DFFE(FB1_q_b[4]_PORT_A_read_enable, FB1_q_b[4]_clock_0, , , );
FB1_q_b[4]_PORT_B_write_enable = GB1L8;
FB1_q_b[4]_PORT_B_write_enable_reg = DFFE(FB1_q_b[4]_PORT_B_write_enable, FB1_q_b[4]_clock_1, , , );
FB1_q_b[4]_PORT_B_read_enable = VCC;
FB1_q_b[4]_PORT_B_read_enable_reg = DFFE(FB1_q_b[4]_PORT_B_read_enable, FB1_q_b[4]_clock_1, , , );
FB1_q_b[4]_clock_0 = CLOCK_50;
FB1_q_b[4]_clock_1 = A1L76;
FB1_q_b[4]_PORT_B_data_out = MEMORY(FB1_q_b[4]_PORT_A_data_in_reg, FB1_q_b[4]_PORT_B_data_in_reg, FB1_q_b[4]_PORT_A_address_reg, FB1_q_b[4]_PORT_B_address_reg, FB1_q_b[4]_PORT_A_write_enable_reg, FB1_q_b[4]_PORT_A_read_enable_reg, FB1_q_b[4]_PORT_B_write_enable_reg, FB1_q_b[4]_PORT_B_read_enable_reg, , , FB1_q_b[4]_clock_0, FB1_q_b[4]_clock_1, , , , , , );
FB1_q_b[4] = FB1_q_b[4]_PORT_B_data_out[0];


--GB1_ram_rom_data_reg[5] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]
--register power-up is low

GB1_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L76, FB1_q_b[5], GB1_ram_rom_data_reg[6], GB1L18, GB1L44);


--FB1_q_a[13] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[13]_PORT_A_data_in = VCC;
FB1_q_a[13]_PORT_A_data_in_reg = DFFE(FB1_q_a[13]_PORT_A_data_in, FB1_q_a[13]_clock_0, , , );
FB1_q_a[13]_PORT_B_data_in = GB1_ram_rom_data_reg[13];
FB1_q_a[13]_PORT_B_data_in_reg = DFFE(FB1_q_a[13]_PORT_B_data_in, FB1_q_a[13]_clock_1, , , );
FB1_q_a[13]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[13]_PORT_A_address_reg = DFFE(FB1_q_a[13]_PORT_A_address, FB1_q_a[13]_clock_0, , , );
FB1_q_a[13]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[13]_PORT_B_address_reg = DFFE(FB1_q_a[13]_PORT_B_address, FB1_q_a[13]_clock_1, , , );
FB1_q_a[13]_PORT_A_write_enable = GND;
FB1_q_a[13]_PORT_A_write_enable_reg = DFFE(FB1_q_a[13]_PORT_A_write_enable, FB1_q_a[13]_clock_0, , , );
FB1_q_a[13]_PORT_A_read_enable = VCC;
FB1_q_a[13]_PORT_A_read_enable_reg = DFFE(FB1_q_a[13]_PORT_A_read_enable, FB1_q_a[13]_clock_0, , , );
FB1_q_a[13]_PORT_B_write_enable = GB1L8;
FB1_q_a[13]_PORT_B_write_enable_reg = DFFE(FB1_q_a[13]_PORT_B_write_enable, FB1_q_a[13]_clock_1, , , );
FB1_q_a[13]_PORT_B_read_enable = VCC;
FB1_q_a[13]_PORT_B_read_enable_reg = DFFE(FB1_q_a[13]_PORT_B_read_enable, FB1_q_a[13]_clock_1, , , );
FB1_q_a[13]_clock_0 = CLOCK_50;
FB1_q_a[13]_clock_1 = A1L76;
FB1_q_a[13]_PORT_A_data_out = MEMORY(FB1_q_a[13]_PORT_A_data_in_reg, FB1_q_a[13]_PORT_B_data_in_reg, FB1_q_a[13]_PORT_A_address_reg, FB1_q_a[13]_PORT_B_address_reg, FB1_q_a[13]_PORT_A_write_enable_reg, FB1_q_a[13]_PORT_A_read_enable_reg, FB1_q_a[13]_PORT_B_write_enable_reg, FB1_q_a[13]_PORT_B_read_enable_reg, , , FB1_q_a[13]_clock_0, FB1_q_a[13]_clock_1, , , , , , );
FB1_q_a[13]_PORT_A_data_out_reg = DFFE(FB1_q_a[13]_PORT_A_data_out, FB1_q_a[13]_clock_0, , , );
FB1_q_a[13] = FB1_q_a[13]_PORT_A_data_out_reg[0];

--FB1_q_b[13] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[13]
FB1_q_b[13]_PORT_A_data_in = VCC;
FB1_q_b[13]_PORT_A_data_in_reg = DFFE(FB1_q_b[13]_PORT_A_data_in, FB1_q_b[13]_clock_0, , , );
FB1_q_b[13]_PORT_B_data_in = GB1_ram_rom_data_reg[13];
FB1_q_b[13]_PORT_B_data_in_reg = DFFE(FB1_q_b[13]_PORT_B_data_in, FB1_q_b[13]_clock_1, , , );
FB1_q_b[13]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[13]_PORT_A_address_reg = DFFE(FB1_q_b[13]_PORT_A_address, FB1_q_b[13]_clock_0, , , );
FB1_q_b[13]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[13]_PORT_B_address_reg = DFFE(FB1_q_b[13]_PORT_B_address, FB1_q_b[13]_clock_1, , , );
FB1_q_b[13]_PORT_A_write_enable = GND;
FB1_q_b[13]_PORT_A_write_enable_reg = DFFE(FB1_q_b[13]_PORT_A_write_enable, FB1_q_b[13]_clock_0, , , );
FB1_q_b[13]_PORT_A_read_enable = VCC;
FB1_q_b[13]_PORT_A_read_enable_reg = DFFE(FB1_q_b[13]_PORT_A_read_enable, FB1_q_b[13]_clock_0, , , );
FB1_q_b[13]_PORT_B_write_enable = GB1L8;
FB1_q_b[13]_PORT_B_write_enable_reg = DFFE(FB1_q_b[13]_PORT_B_write_enable, FB1_q_b[13]_clock_1, , , );
FB1_q_b[13]_PORT_B_read_enable = VCC;
FB1_q_b[13]_PORT_B_read_enable_reg = DFFE(FB1_q_b[13]_PORT_B_read_enable, FB1_q_b[13]_clock_1, , , );
FB1_q_b[13]_clock_0 = CLOCK_50;
FB1_q_b[13]_clock_1 = A1L76;
FB1_q_b[13]_PORT_B_data_out = MEMORY(FB1_q_b[13]_PORT_A_data_in_reg, FB1_q_b[13]_PORT_B_data_in_reg, FB1_q_b[13]_PORT_A_address_reg, FB1_q_b[13]_PORT_B_address_reg, FB1_q_b[13]_PORT_A_write_enable_reg, FB1_q_b[13]_PORT_A_read_enable_reg, FB1_q_b[13]_PORT_B_write_enable_reg, FB1_q_b[13]_PORT_B_read_enable_reg, , , FB1_q_b[13]_clock_0, FB1_q_b[13]_clock_1, , , , , , );
FB1_q_b[13] = FB1_q_b[13]_PORT_B_data_out[0];


--FB1_q_a[10] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[10]_PORT_A_data_in = VCC;
FB1_q_a[10]_PORT_A_data_in_reg = DFFE(FB1_q_a[10]_PORT_A_data_in, FB1_q_a[10]_clock_0, , , );
FB1_q_a[10]_PORT_B_data_in = GB1_ram_rom_data_reg[10];
FB1_q_a[10]_PORT_B_data_in_reg = DFFE(FB1_q_a[10]_PORT_B_data_in, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[10]_PORT_A_address_reg = DFFE(FB1_q_a[10]_PORT_A_address, FB1_q_a[10]_clock_0, , , );
FB1_q_a[10]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[10]_PORT_B_address_reg = DFFE(FB1_q_a[10]_PORT_B_address, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_write_enable = GND;
FB1_q_a[10]_PORT_A_write_enable_reg = DFFE(FB1_q_a[10]_PORT_A_write_enable, FB1_q_a[10]_clock_0, , , );
FB1_q_a[10]_PORT_A_read_enable = VCC;
FB1_q_a[10]_PORT_A_read_enable_reg = DFFE(FB1_q_a[10]_PORT_A_read_enable, FB1_q_a[10]_clock_0, , , );
FB1_q_a[10]_PORT_B_write_enable = GB1L8;
FB1_q_a[10]_PORT_B_write_enable_reg = DFFE(FB1_q_a[10]_PORT_B_write_enable, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_B_read_enable = VCC;
FB1_q_a[10]_PORT_B_read_enable_reg = DFFE(FB1_q_a[10]_PORT_B_read_enable, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_clock_0 = CLOCK_50;
FB1_q_a[10]_clock_1 = A1L76;
FB1_q_a[10]_PORT_A_data_out = MEMORY(FB1_q_a[10]_PORT_A_data_in_reg, FB1_q_a[10]_PORT_B_data_in_reg, FB1_q_a[10]_PORT_A_address_reg, FB1_q_a[10]_PORT_B_address_reg, FB1_q_a[10]_PORT_A_write_enable_reg, FB1_q_a[10]_PORT_A_read_enable_reg, FB1_q_a[10]_PORT_B_write_enable_reg, FB1_q_a[10]_PORT_B_read_enable_reg, , , FB1_q_a[10]_clock_0, FB1_q_a[10]_clock_1, , , , , , );
FB1_q_a[10]_PORT_A_data_out_reg = DFFE(FB1_q_a[10]_PORT_A_data_out, FB1_q_a[10]_clock_0, , , );
FB1_q_a[10] = FB1_q_a[10]_PORT_A_data_out_reg[0];

--FB1_q_b[10] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[10]
FB1_q_b[10]_PORT_A_data_in = VCC;
FB1_q_b[10]_PORT_A_data_in_reg = DFFE(FB1_q_b[10]_PORT_A_data_in, FB1_q_b[10]_clock_0, , , );
FB1_q_b[10]_PORT_B_data_in = GB1_ram_rom_data_reg[10];
FB1_q_b[10]_PORT_B_data_in_reg = DFFE(FB1_q_b[10]_PORT_B_data_in, FB1_q_b[10]_clock_1, , , );
FB1_q_b[10]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[10]_PORT_A_address_reg = DFFE(FB1_q_b[10]_PORT_A_address, FB1_q_b[10]_clock_0, , , );
FB1_q_b[10]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[10]_PORT_B_address_reg = DFFE(FB1_q_b[10]_PORT_B_address, FB1_q_b[10]_clock_1, , , );
FB1_q_b[10]_PORT_A_write_enable = GND;
FB1_q_b[10]_PORT_A_write_enable_reg = DFFE(FB1_q_b[10]_PORT_A_write_enable, FB1_q_b[10]_clock_0, , , );
FB1_q_b[10]_PORT_A_read_enable = VCC;
FB1_q_b[10]_PORT_A_read_enable_reg = DFFE(FB1_q_b[10]_PORT_A_read_enable, FB1_q_b[10]_clock_0, , , );
FB1_q_b[10]_PORT_B_write_enable = GB1L8;
FB1_q_b[10]_PORT_B_write_enable_reg = DFFE(FB1_q_b[10]_PORT_B_write_enable, FB1_q_b[10]_clock_1, , , );
FB1_q_b[10]_PORT_B_read_enable = VCC;
FB1_q_b[10]_PORT_B_read_enable_reg = DFFE(FB1_q_b[10]_PORT_B_read_enable, FB1_q_b[10]_clock_1, , , );
FB1_q_b[10]_clock_0 = CLOCK_50;
FB1_q_b[10]_clock_1 = A1L76;
FB1_q_b[10]_PORT_B_data_out = MEMORY(FB1_q_b[10]_PORT_A_data_in_reg, FB1_q_b[10]_PORT_B_data_in_reg, FB1_q_b[10]_PORT_A_address_reg, FB1_q_b[10]_PORT_B_address_reg, FB1_q_b[10]_PORT_A_write_enable_reg, FB1_q_b[10]_PORT_A_read_enable_reg, FB1_q_b[10]_PORT_B_write_enable_reg, FB1_q_b[10]_PORT_B_read_enable_reg, , , FB1_q_b[10]_clock_0, FB1_q_b[10]_clock_1, , , , , , );
FB1_q_b[10] = FB1_q_b[10]_PORT_B_data_out[0];


--FB1_q_a[12] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[12]_PORT_A_data_in = VCC;
FB1_q_a[12]_PORT_A_data_in_reg = DFFE(FB1_q_a[12]_PORT_A_data_in, FB1_q_a[12]_clock_0, , , );
FB1_q_a[12]_PORT_B_data_in = GB1_ram_rom_data_reg[12];
FB1_q_a[12]_PORT_B_data_in_reg = DFFE(FB1_q_a[12]_PORT_B_data_in, FB1_q_a[12]_clock_1, , , );
FB1_q_a[12]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[12]_PORT_A_address_reg = DFFE(FB1_q_a[12]_PORT_A_address, FB1_q_a[12]_clock_0, , , );
FB1_q_a[12]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[12]_PORT_B_address_reg = DFFE(FB1_q_a[12]_PORT_B_address, FB1_q_a[12]_clock_1, , , );
FB1_q_a[12]_PORT_A_write_enable = GND;
FB1_q_a[12]_PORT_A_write_enable_reg = DFFE(FB1_q_a[12]_PORT_A_write_enable, FB1_q_a[12]_clock_0, , , );
FB1_q_a[12]_PORT_A_read_enable = VCC;
FB1_q_a[12]_PORT_A_read_enable_reg = DFFE(FB1_q_a[12]_PORT_A_read_enable, FB1_q_a[12]_clock_0, , , );
FB1_q_a[12]_PORT_B_write_enable = GB1L8;
FB1_q_a[12]_PORT_B_write_enable_reg = DFFE(FB1_q_a[12]_PORT_B_write_enable, FB1_q_a[12]_clock_1, , , );
FB1_q_a[12]_PORT_B_read_enable = VCC;
FB1_q_a[12]_PORT_B_read_enable_reg = DFFE(FB1_q_a[12]_PORT_B_read_enable, FB1_q_a[12]_clock_1, , , );
FB1_q_a[12]_clock_0 = CLOCK_50;
FB1_q_a[12]_clock_1 = A1L76;
FB1_q_a[12]_PORT_A_data_out = MEMORY(FB1_q_a[12]_PORT_A_data_in_reg, FB1_q_a[12]_PORT_B_data_in_reg, FB1_q_a[12]_PORT_A_address_reg, FB1_q_a[12]_PORT_B_address_reg, FB1_q_a[12]_PORT_A_write_enable_reg, FB1_q_a[12]_PORT_A_read_enable_reg, FB1_q_a[12]_PORT_B_write_enable_reg, FB1_q_a[12]_PORT_B_read_enable_reg, , , FB1_q_a[12]_clock_0, FB1_q_a[12]_clock_1, , , , , , );
FB1_q_a[12]_PORT_A_data_out_reg = DFFE(FB1_q_a[12]_PORT_A_data_out, FB1_q_a[12]_clock_0, , , );
FB1_q_a[12] = FB1_q_a[12]_PORT_A_data_out_reg[0];

--FB1_q_b[12] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[12]
FB1_q_b[12]_PORT_A_data_in = VCC;
FB1_q_b[12]_PORT_A_data_in_reg = DFFE(FB1_q_b[12]_PORT_A_data_in, FB1_q_b[12]_clock_0, , , );
FB1_q_b[12]_PORT_B_data_in = GB1_ram_rom_data_reg[12];
FB1_q_b[12]_PORT_B_data_in_reg = DFFE(FB1_q_b[12]_PORT_B_data_in, FB1_q_b[12]_clock_1, , , );
FB1_q_b[12]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[12]_PORT_A_address_reg = DFFE(FB1_q_b[12]_PORT_A_address, FB1_q_b[12]_clock_0, , , );
FB1_q_b[12]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[12]_PORT_B_address_reg = DFFE(FB1_q_b[12]_PORT_B_address, FB1_q_b[12]_clock_1, , , );
FB1_q_b[12]_PORT_A_write_enable = GND;
FB1_q_b[12]_PORT_A_write_enable_reg = DFFE(FB1_q_b[12]_PORT_A_write_enable, FB1_q_b[12]_clock_0, , , );
FB1_q_b[12]_PORT_A_read_enable = VCC;
FB1_q_b[12]_PORT_A_read_enable_reg = DFFE(FB1_q_b[12]_PORT_A_read_enable, FB1_q_b[12]_clock_0, , , );
FB1_q_b[12]_PORT_B_write_enable = GB1L8;
FB1_q_b[12]_PORT_B_write_enable_reg = DFFE(FB1_q_b[12]_PORT_B_write_enable, FB1_q_b[12]_clock_1, , , );
FB1_q_b[12]_PORT_B_read_enable = VCC;
FB1_q_b[12]_PORT_B_read_enable_reg = DFFE(FB1_q_b[12]_PORT_B_read_enable, FB1_q_b[12]_clock_1, , , );
FB1_q_b[12]_clock_0 = CLOCK_50;
FB1_q_b[12]_clock_1 = A1L76;
FB1_q_b[12]_PORT_B_data_out = MEMORY(FB1_q_b[12]_PORT_A_data_in_reg, FB1_q_b[12]_PORT_B_data_in_reg, FB1_q_b[12]_PORT_A_address_reg, FB1_q_b[12]_PORT_B_address_reg, FB1_q_b[12]_PORT_A_write_enable_reg, FB1_q_b[12]_PORT_A_read_enable_reg, FB1_q_b[12]_PORT_B_write_enable_reg, FB1_q_b[12]_PORT_B_read_enable_reg, , , FB1_q_b[12]_clock_0, FB1_q_b[12]_clock_1, , , , , , );
FB1_q_b[12] = FB1_q_b[12]_PORT_B_data_out[0];


--FB1_q_a[11] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[11]_PORT_A_data_in = VCC;
FB1_q_a[11]_PORT_A_data_in_reg = DFFE(FB1_q_a[11]_PORT_A_data_in, FB1_q_a[11]_clock_0, , , );
FB1_q_a[11]_PORT_B_data_in = GB1_ram_rom_data_reg[11];
FB1_q_a[11]_PORT_B_data_in_reg = DFFE(FB1_q_a[11]_PORT_B_data_in, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[11]_PORT_A_address_reg = DFFE(FB1_q_a[11]_PORT_A_address, FB1_q_a[11]_clock_0, , , );
FB1_q_a[11]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[11]_PORT_B_address_reg = DFFE(FB1_q_a[11]_PORT_B_address, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_PORT_A_write_enable = GND;
FB1_q_a[11]_PORT_A_write_enable_reg = DFFE(FB1_q_a[11]_PORT_A_write_enable, FB1_q_a[11]_clock_0, , , );
FB1_q_a[11]_PORT_A_read_enable = VCC;
FB1_q_a[11]_PORT_A_read_enable_reg = DFFE(FB1_q_a[11]_PORT_A_read_enable, FB1_q_a[11]_clock_0, , , );
FB1_q_a[11]_PORT_B_write_enable = GB1L8;
FB1_q_a[11]_PORT_B_write_enable_reg = DFFE(FB1_q_a[11]_PORT_B_write_enable, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_PORT_B_read_enable = VCC;
FB1_q_a[11]_PORT_B_read_enable_reg = DFFE(FB1_q_a[11]_PORT_B_read_enable, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_clock_0 = CLOCK_50;
FB1_q_a[11]_clock_1 = A1L76;
FB1_q_a[11]_PORT_A_data_out = MEMORY(FB1_q_a[11]_PORT_A_data_in_reg, FB1_q_a[11]_PORT_B_data_in_reg, FB1_q_a[11]_PORT_A_address_reg, FB1_q_a[11]_PORT_B_address_reg, FB1_q_a[11]_PORT_A_write_enable_reg, FB1_q_a[11]_PORT_A_read_enable_reg, FB1_q_a[11]_PORT_B_write_enable_reg, FB1_q_a[11]_PORT_B_read_enable_reg, , , FB1_q_a[11]_clock_0, FB1_q_a[11]_clock_1, , , , , , );
FB1_q_a[11]_PORT_A_data_out_reg = DFFE(FB1_q_a[11]_PORT_A_data_out, FB1_q_a[11]_clock_0, , , );
FB1_q_a[11] = FB1_q_a[11]_PORT_A_data_out_reg[0];

--FB1_q_b[11] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[11]
FB1_q_b[11]_PORT_A_data_in = VCC;
FB1_q_b[11]_PORT_A_data_in_reg = DFFE(FB1_q_b[11]_PORT_A_data_in, FB1_q_b[11]_clock_0, , , );
FB1_q_b[11]_PORT_B_data_in = GB1_ram_rom_data_reg[11];
FB1_q_b[11]_PORT_B_data_in_reg = DFFE(FB1_q_b[11]_PORT_B_data_in, FB1_q_b[11]_clock_1, , , );
FB1_q_b[11]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[11]_PORT_A_address_reg = DFFE(FB1_q_b[11]_PORT_A_address, FB1_q_b[11]_clock_0, , , );
FB1_q_b[11]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[11]_PORT_B_address_reg = DFFE(FB1_q_b[11]_PORT_B_address, FB1_q_b[11]_clock_1, , , );
FB1_q_b[11]_PORT_A_write_enable = GND;
FB1_q_b[11]_PORT_A_write_enable_reg = DFFE(FB1_q_b[11]_PORT_A_write_enable, FB1_q_b[11]_clock_0, , , );
FB1_q_b[11]_PORT_A_read_enable = VCC;
FB1_q_b[11]_PORT_A_read_enable_reg = DFFE(FB1_q_b[11]_PORT_A_read_enable, FB1_q_b[11]_clock_0, , , );
FB1_q_b[11]_PORT_B_write_enable = GB1L8;
FB1_q_b[11]_PORT_B_write_enable_reg = DFFE(FB1_q_b[11]_PORT_B_write_enable, FB1_q_b[11]_clock_1, , , );
FB1_q_b[11]_PORT_B_read_enable = VCC;
FB1_q_b[11]_PORT_B_read_enable_reg = DFFE(FB1_q_b[11]_PORT_B_read_enable, FB1_q_b[11]_clock_1, , , );
FB1_q_b[11]_clock_0 = CLOCK_50;
FB1_q_b[11]_clock_1 = A1L76;
FB1_q_b[11]_PORT_B_data_out = MEMORY(FB1_q_b[11]_PORT_A_data_in_reg, FB1_q_b[11]_PORT_B_data_in_reg, FB1_q_b[11]_PORT_A_address_reg, FB1_q_b[11]_PORT_B_address_reg, FB1_q_b[11]_PORT_A_write_enable_reg, FB1_q_b[11]_PORT_A_read_enable_reg, FB1_q_b[11]_PORT_B_write_enable_reg, FB1_q_b[11]_PORT_B_read_enable_reg, , , FB1_q_b[11]_clock_0, FB1_q_b[11]_clock_1, , , , , , );
FB1_q_b[11] = FB1_q_b[11]_PORT_B_data_out[0];


--BB1L514 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~9
BB1L514_adder_eqn = ( (!V1_prev_data_2[7] & ((!BB1L474 & ((BB1L482))) # (BB1L474 & (BB1L663)))) # (V1_prev_data_2[7] & (((BB1L663)))) ) + ( !V1_prev_data_2[6] ) + ( BB1L519 );
BB1L514 = SUM(BB1L514_adder_eqn);

--BB1L515 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~10
BB1L515_adder_eqn = ( (!V1_prev_data_2[7] & ((!BB1L474 & ((BB1L482))) # (BB1L474 & (BB1L663)))) # (V1_prev_data_2[7] & (((BB1L663)))) ) + ( !V1_prev_data_2[6] ) + ( BB1L519 );
BB1L515 = CARRY(BB1L515_adder_eqn);


--BB1L482 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~9
BB1L482_adder_eqn = ( (!BB1_sel[85] & ((!BB1L446 & ((BB1L454))) # (BB1L446 & (BB1L656)))) # (BB1_sel[85] & (((BB1L656)))) ) + ( !V1_prev_data_2[5] ) + ( BB1L487 );
BB1L482 = SUM(BB1L482_adder_eqn);

--BB1L483 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~10
BB1L483_adder_eqn = ( (!BB1_sel[85] & ((!BB1L446 & ((BB1L454))) # (BB1L446 & (BB1L656)))) # (BB1_sel[85] & (((BB1L656)))) ) + ( !V1_prev_data_2[5] ) + ( BB1L487 );
BB1L483 = CARRY(BB1L483_adder_eqn);


--BB1L430 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~9
BB1L430_adder_eqn = ( (!BB1L402 & ((!BB1_sel[51] & (BB1L410)) # (BB1_sel[51] & ((BB1L646))))) # (BB1L402 & (((BB1L646)))) ) + ( !V1_prev_data_2[3] ) + ( BB1L435 );
BB1L430 = SUM(BB1L430_adder_eqn);

--BB1L431 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~10
BB1L431_adder_eqn = ( (!BB1L402 & ((!BB1_sel[51] & (BB1L410)) # (BB1_sel[51] & ((BB1L646))))) # (BB1L402 & (((BB1L646)))) ) + ( !V1_prev_data_2[3] ) + ( BB1L435 );
BB1L431 = CARRY(BB1L431_adder_eqn);


--BB1L454 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~9
BB1L454_adder_eqn = ( (!BB1_sel[68] & ((!BB1L422 & ((BB1L430))) # (BB1L422 & (BB1L651)))) # (BB1_sel[68] & (((BB1L651)))) ) + ( !V1_prev_data_2[4] ) + ( BB1L459 );
BB1L454 = SUM(BB1L454_adder_eqn);

--BB1L455 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~10
BB1L455_adder_eqn = ( (!BB1_sel[68] & ((!BB1L422 & ((BB1L430))) # (BB1L422 & (BB1L651)))) # (BB1_sel[68] & (((BB1L651)))) ) + ( !V1_prev_data_2[4] ) + ( BB1L459 );
BB1L455 = CARRY(BB1L455_adder_eqn);


--BB1L394 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~9
BB1L394_adder_eqn = ( (!V1_prev_data_2[2] & (!BB1L2 & (BB1L10 & !BB1_sel[34]))) ) + ( !V1_prev_data_2[1] ) + ( BB1L399 );
BB1L394 = SUM(BB1L394_adder_eqn);

--BB1L395 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~10
BB1L395_adder_eqn = ( (!V1_prev_data_2[2] & (!BB1L2 & (BB1L10 & !BB1_sel[34]))) ) + ( !V1_prev_data_2[1] ) + ( BB1L399 );
BB1L395 = CARRY(BB1L395_adder_eqn);


--BB1L410 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~9
BB1L410_adder_eqn = ( (!BB1L386 & ((!BB1_sel[34] & (BB1L394)) # (BB1_sel[34] & ((BB1L643))))) # (BB1L386 & (((BB1L643)))) ) + ( !V1_prev_data_2[2] ) + ( BB1L415 );
BB1L410 = SUM(BB1L410_adder_eqn);

--BB1L411 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~10
BB1L411_adder_eqn = ( (!BB1L386 & ((!BB1_sel[34] & (BB1L394)) # (BB1_sel[34] & ((BB1L643))))) # (BB1L386 & (((BB1L643)))) ) + ( !V1_prev_data_2[2] ) + ( BB1L415 );
BB1L411 = CARRY(BB1L411_adder_eqn);


--BB1L10 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_2~9
BB1L10_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L10 = SUM(BB1L10_adder_eqn);

--BB1L11 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_2~10
BB1L11_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L11 = CARRY(BB1L11_adder_eqn);


--BB1L327 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~14
BB1L327_adder_eqn = ( (!BB1L246 & ((BB1L258))) # (BB1L246 & (BB1L783)) ) + ( VCC ) + ( BB1L331 );
BB1L327 = CARRY(BB1L327_adder_eqn);


--BB1L258 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~13
BB1L258_adder_eqn = ( (!BB1L182 & (((BB1L194)))) # (BB1L182 & (((BB1L763)) # (BB1L762))) ) + ( VCC ) + ( BB1L263 );
BB1L258 = SUM(BB1L258_adder_eqn);

--BB1L259 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~14
BB1L259_adder_eqn = ( (!BB1L182 & (((BB1L194)))) # (BB1L182 & (((BB1L763)) # (BB1L762))) ) + ( VCC ) + ( BB1L263 );
BB1L259 = CARRY(BB1L259_adder_eqn);


--BB1L194 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~13
BB1L194_adder_eqn = ( (!BB1L122 & ((BB1L134))) # (BB1L122 & (BB1L743)) ) + ( VCC ) + ( BB1L199 );
BB1L194 = SUM(BB1L194_adder_eqn);

--BB1L195 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~14
BB1L195_adder_eqn = ( (!BB1L122 & ((BB1L134))) # (BB1L122 & (BB1L743)) ) + ( VCC ) + ( BB1L199 );
BB1L195 = CARRY(BB1L195_adder_eqn);


--BB1L134 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~13
BB1L134_adder_eqn = ( (!BB1L66 & (((BB1L78)))) # (BB1L66 & (((BB1L726)) # (BB1L725))) ) + ( VCC ) + ( BB1L139 );
BB1L134 = SUM(BB1L134_adder_eqn);

--BB1L135 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~14
BB1L135_adder_eqn = ( (!BB1L66 & (((BB1L78)))) # (BB1L66 & (((BB1L726)) # (BB1L725))) ) + ( VCC ) + ( BB1L139 );
BB1L135 = CARRY(BB1L135_adder_eqn);


--BB1L78 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~13
BB1L78_adder_eqn = ( (!BB1L14 & ((BB1L26))) # (BB1L14 & (BB1L709)) ) + ( VCC ) + ( BB1L83 );
BB1L78 = SUM(BB1L78_adder_eqn);

--BB1L79 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~14
BB1L79_adder_eqn = ( (!BB1L14 & ((BB1L26))) # (BB1L14 & (BB1L709)) ) + ( VCC ) + ( BB1L83 );
BB1L79 = CARRY(BB1L79_adder_eqn);


--BB1L26 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~13
BB1L26_adder_eqn = ( (!BB1L586 & (((BB1L598)))) # (BB1L586 & (((BB1L695)) # (BB1L694))) ) + ( VCC ) + ( BB1L31 );
BB1L26 = SUM(BB1L26_adder_eqn);

--BB1L27 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~14
BB1L27_adder_eqn = ( (!BB1L586 & (((BB1L598)))) # (BB1L586 & (((BB1L695)) # (BB1L694))) ) + ( VCC ) + ( BB1L31 );
BB1L27 = CARRY(BB1L27_adder_eqn);


--BB1L598 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~13
BB1L598_adder_eqn = ( (!BB1L542 & ((BB1L554))) # (BB1L542 & (BB1L680)) ) + ( !V1_prev_data_2[7] ) + ( BB1L603 );
BB1L598 = SUM(BB1L598_adder_eqn);

--BB1L599 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~14
BB1L599_adder_eqn = ( (!BB1L542 & ((BB1L554))) # (BB1L542 & (BB1L680)) ) + ( !V1_prev_data_2[7] ) + ( BB1L603 );
BB1L599 = CARRY(BB1L599_adder_eqn);


--BB1L554 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~13
BB1L554_adder_eqn = ( (!BB1L506 & (((BB1L518)))) # (BB1L506 & (((BB1L668)) # (BB1L667))) ) + ( !V1_prev_data_2[6] ) + ( BB1L559 );
BB1L554 = SUM(BB1L554_adder_eqn);

--BB1L555 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~14
BB1L555_adder_eqn = ( (!BB1L506 & (((BB1L518)))) # (BB1L506 & (((BB1L668)) # (BB1L667))) ) + ( !V1_prev_data_2[6] ) + ( BB1L559 );
BB1L555 = CARRY(BB1L555_adder_eqn);


--FB1_q_a[5] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[5]_PORT_A_data_in = VCC;
FB1_q_a[5]_PORT_A_data_in_reg = DFFE(FB1_q_a[5]_PORT_A_data_in, FB1_q_a[5]_clock_0, , , );
FB1_q_a[5]_PORT_B_data_in = GB1_ram_rom_data_reg[5];
FB1_q_a[5]_PORT_B_data_in_reg = DFFE(FB1_q_a[5]_PORT_B_data_in, FB1_q_a[5]_clock_1, , , );
FB1_q_a[5]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[5]_PORT_A_address_reg = DFFE(FB1_q_a[5]_PORT_A_address, FB1_q_a[5]_clock_0, , , );
FB1_q_a[5]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[5]_PORT_B_address_reg = DFFE(FB1_q_a[5]_PORT_B_address, FB1_q_a[5]_clock_1, , , );
FB1_q_a[5]_PORT_A_write_enable = GND;
FB1_q_a[5]_PORT_A_write_enable_reg = DFFE(FB1_q_a[5]_PORT_A_write_enable, FB1_q_a[5]_clock_0, , , );
FB1_q_a[5]_PORT_A_read_enable = VCC;
FB1_q_a[5]_PORT_A_read_enable_reg = DFFE(FB1_q_a[5]_PORT_A_read_enable, FB1_q_a[5]_clock_0, , , );
FB1_q_a[5]_PORT_B_write_enable = GB1L8;
FB1_q_a[5]_PORT_B_write_enable_reg = DFFE(FB1_q_a[5]_PORT_B_write_enable, FB1_q_a[5]_clock_1, , , );
FB1_q_a[5]_PORT_B_read_enable = VCC;
FB1_q_a[5]_PORT_B_read_enable_reg = DFFE(FB1_q_a[5]_PORT_B_read_enable, FB1_q_a[5]_clock_1, , , );
FB1_q_a[5]_clock_0 = CLOCK_50;
FB1_q_a[5]_clock_1 = A1L76;
FB1_q_a[5]_PORT_A_data_out = MEMORY(FB1_q_a[5]_PORT_A_data_in_reg, FB1_q_a[5]_PORT_B_data_in_reg, FB1_q_a[5]_PORT_A_address_reg, FB1_q_a[5]_PORT_B_address_reg, FB1_q_a[5]_PORT_A_write_enable_reg, FB1_q_a[5]_PORT_A_read_enable_reg, FB1_q_a[5]_PORT_B_write_enable_reg, FB1_q_a[5]_PORT_B_read_enable_reg, , , FB1_q_a[5]_clock_0, FB1_q_a[5]_clock_1, , , , , , );
FB1_q_a[5]_PORT_A_data_out_reg = DFFE(FB1_q_a[5]_PORT_A_data_out, FB1_q_a[5]_clock_0, , , );
FB1_q_a[5] = FB1_q_a[5]_PORT_A_data_out_reg[0];

--FB1_q_b[5] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[5]
FB1_q_b[5]_PORT_A_data_in = VCC;
FB1_q_b[5]_PORT_A_data_in_reg = DFFE(FB1_q_b[5]_PORT_A_data_in, FB1_q_b[5]_clock_0, , , );
FB1_q_b[5]_PORT_B_data_in = GB1_ram_rom_data_reg[5];
FB1_q_b[5]_PORT_B_data_in_reg = DFFE(FB1_q_b[5]_PORT_B_data_in, FB1_q_b[5]_clock_1, , , );
FB1_q_b[5]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[5]_PORT_A_address_reg = DFFE(FB1_q_b[5]_PORT_A_address, FB1_q_b[5]_clock_0, , , );
FB1_q_b[5]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[5]_PORT_B_address_reg = DFFE(FB1_q_b[5]_PORT_B_address, FB1_q_b[5]_clock_1, , , );
FB1_q_b[5]_PORT_A_write_enable = GND;
FB1_q_b[5]_PORT_A_write_enable_reg = DFFE(FB1_q_b[5]_PORT_A_write_enable, FB1_q_b[5]_clock_0, , , );
FB1_q_b[5]_PORT_A_read_enable = VCC;
FB1_q_b[5]_PORT_A_read_enable_reg = DFFE(FB1_q_b[5]_PORT_A_read_enable, FB1_q_b[5]_clock_0, , , );
FB1_q_b[5]_PORT_B_write_enable = GB1L8;
FB1_q_b[5]_PORT_B_write_enable_reg = DFFE(FB1_q_b[5]_PORT_B_write_enable, FB1_q_b[5]_clock_1, , , );
FB1_q_b[5]_PORT_B_read_enable = VCC;
FB1_q_b[5]_PORT_B_read_enable_reg = DFFE(FB1_q_b[5]_PORT_B_read_enable, FB1_q_b[5]_clock_1, , , );
FB1_q_b[5]_clock_0 = CLOCK_50;
FB1_q_b[5]_clock_1 = A1L76;
FB1_q_b[5]_PORT_B_data_out = MEMORY(FB1_q_b[5]_PORT_A_data_in_reg, FB1_q_b[5]_PORT_B_data_in_reg, FB1_q_b[5]_PORT_A_address_reg, FB1_q_b[5]_PORT_B_address_reg, FB1_q_b[5]_PORT_A_write_enable_reg, FB1_q_b[5]_PORT_A_read_enable_reg, FB1_q_b[5]_PORT_B_write_enable_reg, FB1_q_b[5]_PORT_B_read_enable_reg, , , FB1_q_b[5]_clock_0, FB1_q_b[5]_clock_1, , , , , , );
FB1_q_b[5] = FB1_q_b[5]_PORT_B_data_out[0];


--GB1_ram_rom_data_reg[6] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]
--register power-up is low

GB1_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L76, FB1_q_b[6], GB1_ram_rom_data_reg[7], GB1L18, GB1L44);


--GB1_ram_rom_data_reg[13] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]
--register power-up is low

GB1_ram_rom_data_reg[13] = AMPP_FUNCTION(A1L76, FB1_q_b[13], GB1_ram_rom_data_reg[14], GB1L18, GB1L44);


--GB1_ram_rom_data_reg[10] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]
--register power-up is low

GB1_ram_rom_data_reg[10] = AMPP_FUNCTION(A1L76, FB1_q_b[10], GB1_ram_rom_data_reg[11], GB1L18, GB1L44);


--GB1_ram_rom_data_reg[12] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]
--register power-up is low

GB1_ram_rom_data_reg[12] = AMPP_FUNCTION(A1L76, FB1_q_b[12], GB1_ram_rom_data_reg[13], GB1L18, GB1L44);


--GB1_ram_rom_data_reg[11] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]
--register power-up is low

GB1_ram_rom_data_reg[11] = AMPP_FUNCTION(A1L76, FB1_q_b[11], GB1_ram_rom_data_reg[12], GB1L18, GB1L44);


--BB1L518 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~13
BB1L518_adder_eqn = ( (!V1_prev_data_2[7] & ((!BB1L474 & ((BB1L486))) # (BB1L474 & (BB1L662)))) # (V1_prev_data_2[7] & (((BB1L662)))) ) + ( !V1_prev_data_2[5] ) + ( BB1L523 );
BB1L518 = SUM(BB1L518_adder_eqn);

--BB1L519 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~14
BB1L519_adder_eqn = ( (!V1_prev_data_2[7] & ((!BB1L474 & ((BB1L486))) # (BB1L474 & (BB1L662)))) # (V1_prev_data_2[7] & (((BB1L662)))) ) + ( !V1_prev_data_2[5] ) + ( BB1L523 );
BB1L519 = CARRY(BB1L519_adder_eqn);


--BB1L486 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~13
BB1L486_adder_eqn = ( (!BB1_sel[85] & ((!BB1L446 & ((BB1L458))) # (BB1L446 & (BB1L655)))) # (BB1_sel[85] & (((BB1L655)))) ) + ( !V1_prev_data_2[4] ) + ( BB1L491 );
BB1L486 = SUM(BB1L486_adder_eqn);

--BB1L487 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~14
BB1L487_adder_eqn = ( (!BB1_sel[85] & ((!BB1L446 & ((BB1L458))) # (BB1L446 & (BB1L655)))) # (BB1_sel[85] & (((BB1L655)))) ) + ( !V1_prev_data_2[4] ) + ( BB1L491 );
BB1L487 = CARRY(BB1L487_adder_eqn);


--BB1L434 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~13
BB1L434_adder_eqn = ( (!BB1L402 & ((!BB1_sel[51] & (BB1L414)) # (BB1_sel[51] & ((BB1L645))))) # (BB1L402 & (((BB1L645)))) ) + ( !V1_prev_data_2[2] ) + ( BB1L439 );
BB1L434 = SUM(BB1L434_adder_eqn);

--BB1L435 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~14
BB1L435_adder_eqn = ( (!BB1L402 & ((!BB1_sel[51] & (BB1L414)) # (BB1_sel[51] & ((BB1L645))))) # (BB1L402 & (((BB1L645)))) ) + ( !V1_prev_data_2[2] ) + ( BB1L439 );
BB1L435 = CARRY(BB1L435_adder_eqn);


--BB1L458 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~13
BB1L458_adder_eqn = ( (!BB1L422 & ((!BB1_sel[68] & (BB1L434)) # (BB1_sel[68] & ((BB1L650))))) # (BB1L422 & (((BB1L650)))) ) + ( !V1_prev_data_2[3] ) + ( BB1L463 );
BB1L458 = SUM(BB1L458_adder_eqn);

--BB1L459 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~14
BB1L459_adder_eqn = ( (!BB1L422 & ((!BB1_sel[68] & (BB1L434)) # (BB1_sel[68] & ((BB1L650))))) # (BB1L422 & (((BB1L650)))) ) + ( !V1_prev_data_2[3] ) + ( BB1L463 );
BB1L459 = CARRY(BB1L459_adder_eqn);


--BB1L398 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~13
BB1L398_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L398 = SUM(BB1L398_adder_eqn);

--BB1L399 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~14
BB1L399_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L399 = CARRY(BB1L399_adder_eqn);


--BB1L414 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~13
BB1L414_adder_eqn = ( (!V1_prev_data_2[3] & (!BB1L386 & (BB1L398 & !BB1_sel[51]))) ) + ( !V1_prev_data_2[1] ) + ( BB1L419 );
BB1L414 = SUM(BB1L414_adder_eqn);

--BB1L415 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~14
BB1L415_adder_eqn = ( (!V1_prev_data_2[3] & (!BB1L386 & (BB1L398 & !BB1_sel[51]))) ) + ( !V1_prev_data_2[1] ) + ( BB1L419 );
BB1L415 = CARRY(BB1L415_adder_eqn);


--BB1L331 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~18
BB1L331_adder_eqn = ( (!BB1L246 & (((BB1L262)))) # (BB1L246 & (((BB1L782)) # (BB1L781))) ) + ( VCC ) + ( BB1L335 );
BB1L331 = CARRY(BB1L331_adder_eqn);


--FB1_q_a[6] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[6]_PORT_A_data_in = VCC;
FB1_q_a[6]_PORT_A_data_in_reg = DFFE(FB1_q_a[6]_PORT_A_data_in, FB1_q_a[6]_clock_0, , , );
FB1_q_a[6]_PORT_B_data_in = GB1_ram_rom_data_reg[6];
FB1_q_a[6]_PORT_B_data_in_reg = DFFE(FB1_q_a[6]_PORT_B_data_in, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[6]_PORT_A_address_reg = DFFE(FB1_q_a[6]_PORT_A_address, FB1_q_a[6]_clock_0, , , );
FB1_q_a[6]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[6]_PORT_B_address_reg = DFFE(FB1_q_a[6]_PORT_B_address, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_PORT_A_write_enable = GND;
FB1_q_a[6]_PORT_A_write_enable_reg = DFFE(FB1_q_a[6]_PORT_A_write_enable, FB1_q_a[6]_clock_0, , , );
FB1_q_a[6]_PORT_A_read_enable = VCC;
FB1_q_a[6]_PORT_A_read_enable_reg = DFFE(FB1_q_a[6]_PORT_A_read_enable, FB1_q_a[6]_clock_0, , , );
FB1_q_a[6]_PORT_B_write_enable = GB1L8;
FB1_q_a[6]_PORT_B_write_enable_reg = DFFE(FB1_q_a[6]_PORT_B_write_enable, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_PORT_B_read_enable = VCC;
FB1_q_a[6]_PORT_B_read_enable_reg = DFFE(FB1_q_a[6]_PORT_B_read_enable, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_clock_0 = CLOCK_50;
FB1_q_a[6]_clock_1 = A1L76;
FB1_q_a[6]_PORT_A_data_out = MEMORY(FB1_q_a[6]_PORT_A_data_in_reg, FB1_q_a[6]_PORT_B_data_in_reg, FB1_q_a[6]_PORT_A_address_reg, FB1_q_a[6]_PORT_B_address_reg, FB1_q_a[6]_PORT_A_write_enable_reg, FB1_q_a[6]_PORT_A_read_enable_reg, FB1_q_a[6]_PORT_B_write_enable_reg, FB1_q_a[6]_PORT_B_read_enable_reg, , , FB1_q_a[6]_clock_0, FB1_q_a[6]_clock_1, , , , , , );
FB1_q_a[6]_PORT_A_data_out_reg = DFFE(FB1_q_a[6]_PORT_A_data_out, FB1_q_a[6]_clock_0, , , );
FB1_q_a[6] = FB1_q_a[6]_PORT_A_data_out_reg[0];

--FB1_q_b[6] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[6]
FB1_q_b[6]_PORT_A_data_in = VCC;
FB1_q_b[6]_PORT_A_data_in_reg = DFFE(FB1_q_b[6]_PORT_A_data_in, FB1_q_b[6]_clock_0, , , );
FB1_q_b[6]_PORT_B_data_in = GB1_ram_rom_data_reg[6];
FB1_q_b[6]_PORT_B_data_in_reg = DFFE(FB1_q_b[6]_PORT_B_data_in, FB1_q_b[6]_clock_1, , , );
FB1_q_b[6]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[6]_PORT_A_address_reg = DFFE(FB1_q_b[6]_PORT_A_address, FB1_q_b[6]_clock_0, , , );
FB1_q_b[6]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[6]_PORT_B_address_reg = DFFE(FB1_q_b[6]_PORT_B_address, FB1_q_b[6]_clock_1, , , );
FB1_q_b[6]_PORT_A_write_enable = GND;
FB1_q_b[6]_PORT_A_write_enable_reg = DFFE(FB1_q_b[6]_PORT_A_write_enable, FB1_q_b[6]_clock_0, , , );
FB1_q_b[6]_PORT_A_read_enable = VCC;
FB1_q_b[6]_PORT_A_read_enable_reg = DFFE(FB1_q_b[6]_PORT_A_read_enable, FB1_q_b[6]_clock_0, , , );
FB1_q_b[6]_PORT_B_write_enable = GB1L8;
FB1_q_b[6]_PORT_B_write_enable_reg = DFFE(FB1_q_b[6]_PORT_B_write_enable, FB1_q_b[6]_clock_1, , , );
FB1_q_b[6]_PORT_B_read_enable = VCC;
FB1_q_b[6]_PORT_B_read_enable_reg = DFFE(FB1_q_b[6]_PORT_B_read_enable, FB1_q_b[6]_clock_1, , , );
FB1_q_b[6]_clock_0 = CLOCK_50;
FB1_q_b[6]_clock_1 = A1L76;
FB1_q_b[6]_PORT_B_data_out = MEMORY(FB1_q_b[6]_PORT_A_data_in_reg, FB1_q_b[6]_PORT_B_data_in_reg, FB1_q_b[6]_PORT_A_address_reg, FB1_q_b[6]_PORT_B_address_reg, FB1_q_b[6]_PORT_A_write_enable_reg, FB1_q_b[6]_PORT_A_read_enable_reg, FB1_q_b[6]_PORT_B_write_enable_reg, FB1_q_b[6]_PORT_B_read_enable_reg, , , FB1_q_b[6]_clock_0, FB1_q_b[6]_clock_1, , , , , , );
FB1_q_b[6] = FB1_q_b[6]_PORT_B_data_out[0];


--FB1_q_a[7] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[7]_PORT_A_data_in = VCC;
FB1_q_a[7]_PORT_A_data_in_reg = DFFE(FB1_q_a[7]_PORT_A_data_in, FB1_q_a[7]_clock_0, , , );
FB1_q_a[7]_PORT_B_data_in = GB1_ram_rom_data_reg[7];
FB1_q_a[7]_PORT_B_data_in_reg = DFFE(FB1_q_a[7]_PORT_B_data_in, FB1_q_a[7]_clock_1, , , );
FB1_q_a[7]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[7]_PORT_A_address_reg = DFFE(FB1_q_a[7]_PORT_A_address, FB1_q_a[7]_clock_0, , , );
FB1_q_a[7]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[7]_PORT_B_address_reg = DFFE(FB1_q_a[7]_PORT_B_address, FB1_q_a[7]_clock_1, , , );
FB1_q_a[7]_PORT_A_write_enable = GND;
FB1_q_a[7]_PORT_A_write_enable_reg = DFFE(FB1_q_a[7]_PORT_A_write_enable, FB1_q_a[7]_clock_0, , , );
FB1_q_a[7]_PORT_A_read_enable = VCC;
FB1_q_a[7]_PORT_A_read_enable_reg = DFFE(FB1_q_a[7]_PORT_A_read_enable, FB1_q_a[7]_clock_0, , , );
FB1_q_a[7]_PORT_B_write_enable = GB1L8;
FB1_q_a[7]_PORT_B_write_enable_reg = DFFE(FB1_q_a[7]_PORT_B_write_enable, FB1_q_a[7]_clock_1, , , );
FB1_q_a[7]_PORT_B_read_enable = VCC;
FB1_q_a[7]_PORT_B_read_enable_reg = DFFE(FB1_q_a[7]_PORT_B_read_enable, FB1_q_a[7]_clock_1, , , );
FB1_q_a[7]_clock_0 = CLOCK_50;
FB1_q_a[7]_clock_1 = A1L76;
FB1_q_a[7]_PORT_A_data_out = MEMORY(FB1_q_a[7]_PORT_A_data_in_reg, FB1_q_a[7]_PORT_B_data_in_reg, FB1_q_a[7]_PORT_A_address_reg, FB1_q_a[7]_PORT_B_address_reg, FB1_q_a[7]_PORT_A_write_enable_reg, FB1_q_a[7]_PORT_A_read_enable_reg, FB1_q_a[7]_PORT_B_write_enable_reg, FB1_q_a[7]_PORT_B_read_enable_reg, , , FB1_q_a[7]_clock_0, FB1_q_a[7]_clock_1, , , , , , );
FB1_q_a[7]_PORT_A_data_out_reg = DFFE(FB1_q_a[7]_PORT_A_data_out, FB1_q_a[7]_clock_0, , , );
FB1_q_a[7] = FB1_q_a[7]_PORT_A_data_out_reg[0];

--FB1_q_b[7] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[7]
FB1_q_b[7]_PORT_A_data_in = VCC;
FB1_q_b[7]_PORT_A_data_in_reg = DFFE(FB1_q_b[7]_PORT_A_data_in, FB1_q_b[7]_clock_0, , , );
FB1_q_b[7]_PORT_B_data_in = GB1_ram_rom_data_reg[7];
FB1_q_b[7]_PORT_B_data_in_reg = DFFE(FB1_q_b[7]_PORT_B_data_in, FB1_q_b[7]_clock_1, , , );
FB1_q_b[7]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[7]_PORT_A_address_reg = DFFE(FB1_q_b[7]_PORT_A_address, FB1_q_b[7]_clock_0, , , );
FB1_q_b[7]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[7]_PORT_B_address_reg = DFFE(FB1_q_b[7]_PORT_B_address, FB1_q_b[7]_clock_1, , , );
FB1_q_b[7]_PORT_A_write_enable = GND;
FB1_q_b[7]_PORT_A_write_enable_reg = DFFE(FB1_q_b[7]_PORT_A_write_enable, FB1_q_b[7]_clock_0, , , );
FB1_q_b[7]_PORT_A_read_enable = VCC;
FB1_q_b[7]_PORT_A_read_enable_reg = DFFE(FB1_q_b[7]_PORT_A_read_enable, FB1_q_b[7]_clock_0, , , );
FB1_q_b[7]_PORT_B_write_enable = GB1L8;
FB1_q_b[7]_PORT_B_write_enable_reg = DFFE(FB1_q_b[7]_PORT_B_write_enable, FB1_q_b[7]_clock_1, , , );
FB1_q_b[7]_PORT_B_read_enable = VCC;
FB1_q_b[7]_PORT_B_read_enable_reg = DFFE(FB1_q_b[7]_PORT_B_read_enable, FB1_q_b[7]_clock_1, , , );
FB1_q_b[7]_clock_0 = CLOCK_50;
FB1_q_b[7]_clock_1 = A1L76;
FB1_q_b[7]_PORT_B_data_out = MEMORY(FB1_q_b[7]_PORT_A_data_in_reg, FB1_q_b[7]_PORT_B_data_in_reg, FB1_q_b[7]_PORT_A_address_reg, FB1_q_b[7]_PORT_B_address_reg, FB1_q_b[7]_PORT_A_write_enable_reg, FB1_q_b[7]_PORT_A_read_enable_reg, FB1_q_b[7]_PORT_B_write_enable_reg, FB1_q_b[7]_PORT_B_read_enable_reg, , , FB1_q_b[7]_clock_0, FB1_q_b[7]_clock_1, , , , , , );
FB1_q_b[7] = FB1_q_b[7]_PORT_B_data_out[0];


--FB1_q_a[9] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[9]_PORT_A_data_in = VCC;
FB1_q_a[9]_PORT_A_data_in_reg = DFFE(FB1_q_a[9]_PORT_A_data_in, FB1_q_a[9]_clock_0, , , );
FB1_q_a[9]_PORT_B_data_in = GB1_ram_rom_data_reg[9];
FB1_q_a[9]_PORT_B_data_in_reg = DFFE(FB1_q_a[9]_PORT_B_data_in, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[9]_PORT_A_address_reg = DFFE(FB1_q_a[9]_PORT_A_address, FB1_q_a[9]_clock_0, , , );
FB1_q_a[9]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[9]_PORT_B_address_reg = DFFE(FB1_q_a[9]_PORT_B_address, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_PORT_A_write_enable = GND;
FB1_q_a[9]_PORT_A_write_enable_reg = DFFE(FB1_q_a[9]_PORT_A_write_enable, FB1_q_a[9]_clock_0, , , );
FB1_q_a[9]_PORT_A_read_enable = VCC;
FB1_q_a[9]_PORT_A_read_enable_reg = DFFE(FB1_q_a[9]_PORT_A_read_enable, FB1_q_a[9]_clock_0, , , );
FB1_q_a[9]_PORT_B_write_enable = GB1L8;
FB1_q_a[9]_PORT_B_write_enable_reg = DFFE(FB1_q_a[9]_PORT_B_write_enable, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_PORT_B_read_enable = VCC;
FB1_q_a[9]_PORT_B_read_enable_reg = DFFE(FB1_q_a[9]_PORT_B_read_enable, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_clock_0 = CLOCK_50;
FB1_q_a[9]_clock_1 = A1L76;
FB1_q_a[9]_PORT_A_data_out = MEMORY(FB1_q_a[9]_PORT_A_data_in_reg, FB1_q_a[9]_PORT_B_data_in_reg, FB1_q_a[9]_PORT_A_address_reg, FB1_q_a[9]_PORT_B_address_reg, FB1_q_a[9]_PORT_A_write_enable_reg, FB1_q_a[9]_PORT_A_read_enable_reg, FB1_q_a[9]_PORT_B_write_enable_reg, FB1_q_a[9]_PORT_B_read_enable_reg, , , FB1_q_a[9]_clock_0, FB1_q_a[9]_clock_1, , , , , , );
FB1_q_a[9]_PORT_A_data_out_reg = DFFE(FB1_q_a[9]_PORT_A_data_out, FB1_q_a[9]_clock_0, , , );
FB1_q_a[9] = FB1_q_a[9]_PORT_A_data_out_reg[0];

--FB1_q_b[9] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[9]
FB1_q_b[9]_PORT_A_data_in = VCC;
FB1_q_b[9]_PORT_A_data_in_reg = DFFE(FB1_q_b[9]_PORT_A_data_in, FB1_q_b[9]_clock_0, , , );
FB1_q_b[9]_PORT_B_data_in = GB1_ram_rom_data_reg[9];
FB1_q_b[9]_PORT_B_data_in_reg = DFFE(FB1_q_b[9]_PORT_B_data_in, FB1_q_b[9]_clock_1, , , );
FB1_q_b[9]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[9]_PORT_A_address_reg = DFFE(FB1_q_b[9]_PORT_A_address, FB1_q_b[9]_clock_0, , , );
FB1_q_b[9]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[9]_PORT_B_address_reg = DFFE(FB1_q_b[9]_PORT_B_address, FB1_q_b[9]_clock_1, , , );
FB1_q_b[9]_PORT_A_write_enable = GND;
FB1_q_b[9]_PORT_A_write_enable_reg = DFFE(FB1_q_b[9]_PORT_A_write_enable, FB1_q_b[9]_clock_0, , , );
FB1_q_b[9]_PORT_A_read_enable = VCC;
FB1_q_b[9]_PORT_A_read_enable_reg = DFFE(FB1_q_b[9]_PORT_A_read_enable, FB1_q_b[9]_clock_0, , , );
FB1_q_b[9]_PORT_B_write_enable = GB1L8;
FB1_q_b[9]_PORT_B_write_enable_reg = DFFE(FB1_q_b[9]_PORT_B_write_enable, FB1_q_b[9]_clock_1, , , );
FB1_q_b[9]_PORT_B_read_enable = VCC;
FB1_q_b[9]_PORT_B_read_enable_reg = DFFE(FB1_q_b[9]_PORT_B_read_enable, FB1_q_b[9]_clock_1, , , );
FB1_q_b[9]_clock_0 = CLOCK_50;
FB1_q_b[9]_clock_1 = A1L76;
FB1_q_b[9]_PORT_B_data_out = MEMORY(FB1_q_b[9]_PORT_A_data_in_reg, FB1_q_b[9]_PORT_B_data_in_reg, FB1_q_b[9]_PORT_A_address_reg, FB1_q_b[9]_PORT_B_address_reg, FB1_q_b[9]_PORT_A_write_enable_reg, FB1_q_b[9]_PORT_A_read_enable_reg, FB1_q_b[9]_PORT_B_write_enable_reg, FB1_q_b[9]_PORT_B_read_enable_reg, , , FB1_q_b[9]_clock_0, FB1_q_b[9]_clock_1, , , , , , );
FB1_q_b[9] = FB1_q_b[9]_PORT_B_data_out[0];


--FB1_q_a[8] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[8]_PORT_A_data_in = VCC;
FB1_q_a[8]_PORT_A_data_in_reg = DFFE(FB1_q_a[8]_PORT_A_data_in, FB1_q_a[8]_clock_0, , , );
FB1_q_a[8]_PORT_B_data_in = GB1_ram_rom_data_reg[8];
FB1_q_a[8]_PORT_B_data_in_reg = DFFE(FB1_q_a[8]_PORT_B_data_in, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_a[8]_PORT_A_address_reg = DFFE(FB1_q_a[8]_PORT_A_address, FB1_q_a[8]_clock_0, , , );
FB1_q_a[8]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_a[8]_PORT_B_address_reg = DFFE(FB1_q_a[8]_PORT_B_address, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_write_enable = GND;
FB1_q_a[8]_PORT_A_write_enable_reg = DFFE(FB1_q_a[8]_PORT_A_write_enable, FB1_q_a[8]_clock_0, , , );
FB1_q_a[8]_PORT_A_read_enable = VCC;
FB1_q_a[8]_PORT_A_read_enable_reg = DFFE(FB1_q_a[8]_PORT_A_read_enable, FB1_q_a[8]_clock_0, , , );
FB1_q_a[8]_PORT_B_write_enable = GB1L8;
FB1_q_a[8]_PORT_B_write_enable_reg = DFFE(FB1_q_a[8]_PORT_B_write_enable, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_B_read_enable = VCC;
FB1_q_a[8]_PORT_B_read_enable_reg = DFFE(FB1_q_a[8]_PORT_B_read_enable, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_clock_0 = CLOCK_50;
FB1_q_a[8]_clock_1 = A1L76;
FB1_q_a[8]_PORT_A_data_out = MEMORY(FB1_q_a[8]_PORT_A_data_in_reg, FB1_q_a[8]_PORT_B_data_in_reg, FB1_q_a[8]_PORT_A_address_reg, FB1_q_a[8]_PORT_B_address_reg, FB1_q_a[8]_PORT_A_write_enable_reg, FB1_q_a[8]_PORT_A_read_enable_reg, FB1_q_a[8]_PORT_B_write_enable_reg, FB1_q_a[8]_PORT_B_read_enable_reg, , , FB1_q_a[8]_clock_0, FB1_q_a[8]_clock_1, , , , , , );
FB1_q_a[8]_PORT_A_data_out_reg = DFFE(FB1_q_a[8]_PORT_A_data_out, FB1_q_a[8]_clock_0, , , );
FB1_q_a[8] = FB1_q_a[8]_PORT_A_data_out_reg[0];

--FB1_q_b[8] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[8]
FB1_q_b[8]_PORT_A_data_in = VCC;
FB1_q_b[8]_PORT_A_data_in_reg = DFFE(FB1_q_b[8]_PORT_A_data_in, FB1_q_b[8]_clock_0, , , );
FB1_q_b[8]_PORT_B_data_in = GB1_ram_rom_data_reg[8];
FB1_q_b[8]_PORT_B_data_in_reg = DFFE(FB1_q_b[8]_PORT_B_data_in, FB1_q_b[8]_clock_1, , , );
FB1_q_b[8]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[8]_PORT_A_address_reg = DFFE(FB1_q_b[8]_PORT_A_address, FB1_q_b[8]_clock_0, , , );
FB1_q_b[8]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[8]_PORT_B_address_reg = DFFE(FB1_q_b[8]_PORT_B_address, FB1_q_b[8]_clock_1, , , );
FB1_q_b[8]_PORT_A_write_enable = GND;
FB1_q_b[8]_PORT_A_write_enable_reg = DFFE(FB1_q_b[8]_PORT_A_write_enable, FB1_q_b[8]_clock_0, , , );
FB1_q_b[8]_PORT_A_read_enable = VCC;
FB1_q_b[8]_PORT_A_read_enable_reg = DFFE(FB1_q_b[8]_PORT_A_read_enable, FB1_q_b[8]_clock_0, , , );
FB1_q_b[8]_PORT_B_write_enable = GB1L8;
FB1_q_b[8]_PORT_B_write_enable_reg = DFFE(FB1_q_b[8]_PORT_B_write_enable, FB1_q_b[8]_clock_1, , , );
FB1_q_b[8]_PORT_B_read_enable = VCC;
FB1_q_b[8]_PORT_B_read_enable_reg = DFFE(FB1_q_b[8]_PORT_B_read_enable, FB1_q_b[8]_clock_1, , , );
FB1_q_b[8]_clock_0 = CLOCK_50;
FB1_q_b[8]_clock_1 = A1L76;
FB1_q_b[8]_PORT_B_data_out = MEMORY(FB1_q_b[8]_PORT_A_data_in_reg, FB1_q_b[8]_PORT_B_data_in_reg, FB1_q_b[8]_PORT_A_address_reg, FB1_q_b[8]_PORT_B_address_reg, FB1_q_b[8]_PORT_A_write_enable_reg, FB1_q_b[8]_PORT_A_read_enable_reg, FB1_q_b[8]_PORT_B_write_enable_reg, FB1_q_b[8]_PORT_B_read_enable_reg, , , FB1_q_b[8]_clock_0, FB1_q_b[8]_clock_1, , , , , , );
FB1_q_b[8] = FB1_q_b[8]_PORT_B_data_out[0];


--BB1L262 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~17
BB1L262_adder_eqn = ( (!BB1L182 & ((BB1L198))) # (BB1L182 & (BB1L761)) ) + ( VCC ) + ( BB1L267 );
BB1L262 = SUM(BB1L262_adder_eqn);

--BB1L263 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~18
BB1L263_adder_eqn = ( (!BB1L182 & ((BB1L198))) # (BB1L182 & (BB1L761)) ) + ( VCC ) + ( BB1L267 );
BB1L263 = CARRY(BB1L263_adder_eqn);


--BB1L198 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~17
BB1L198_adder_eqn = ( (!BB1L122 & (((BB1L138)))) # (BB1L122 & (((BB1L742)) # (BB1L741))) ) + ( VCC ) + ( BB1L203 );
BB1L198 = SUM(BB1L198_adder_eqn);

--BB1L199 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~18
BB1L199_adder_eqn = ( (!BB1L122 & (((BB1L138)))) # (BB1L122 & (((BB1L742)) # (BB1L741))) ) + ( VCC ) + ( BB1L203 );
BB1L199 = CARRY(BB1L199_adder_eqn);


--BB1L138 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~17
BB1L138_adder_eqn = ( (!BB1L66 & ((BB1L82))) # (BB1L66 & (BB1L724)) ) + ( VCC ) + ( BB1L143 );
BB1L138 = SUM(BB1L138_adder_eqn);

--BB1L139 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~18
BB1L139_adder_eqn = ( (!BB1L66 & ((BB1L82))) # (BB1L66 & (BB1L724)) ) + ( VCC ) + ( BB1L143 );
BB1L139 = CARRY(BB1L139_adder_eqn);


--BB1L82 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~17
BB1L82_adder_eqn = ( (!BB1L14 & (((BB1L30)))) # (BB1L14 & (((BB1L708)) # (BB1L707))) ) + ( VCC ) + ( BB1L87 );
BB1L82 = SUM(BB1L82_adder_eqn);

--BB1L83 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~18
BB1L83_adder_eqn = ( (!BB1L14 & (((BB1L30)))) # (BB1L14 & (((BB1L708)) # (BB1L707))) ) + ( VCC ) + ( BB1L87 );
BB1L83 = CARRY(BB1L83_adder_eqn);


--BB1L30 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~17
BB1L30_adder_eqn = ( (!BB1L586 & ((BB1L602))) # (BB1L586 & (BB1L693)) ) + ( !V1_prev_data_2[7] ) + ( BB1L35 );
BB1L30 = SUM(BB1L30_adder_eqn);

--BB1L31 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~18
BB1L31_adder_eqn = ( (!BB1L586 & ((BB1L602))) # (BB1L586 & (BB1L693)) ) + ( !V1_prev_data_2[7] ) + ( BB1L35 );
BB1L31 = CARRY(BB1L31_adder_eqn);


--BB1L602 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~17
BB1L602_adder_eqn = ( (!BB1L542 & (((BB1L558)))) # (BB1L542 & (((BB1L679)) # (BB1L678))) ) + ( !V1_prev_data_2[6] ) + ( BB1L607 );
BB1L602 = SUM(BB1L602_adder_eqn);

--BB1L603 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~18
BB1L603_adder_eqn = ( (!BB1L542 & (((BB1L558)))) # (BB1L542 & (((BB1L679)) # (BB1L678))) ) + ( !V1_prev_data_2[6] ) + ( BB1L607 );
BB1L603 = CARRY(BB1L603_adder_eqn);


--BB1L558 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~17
BB1L558_adder_eqn = ( BB1L677 ) + ( !V1_prev_data_2[5] ) + ( BB1L563 );
BB1L558 = SUM(BB1L558_adder_eqn);

--BB1L559 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~18
BB1L559_adder_eqn = ( BB1L677 ) + ( !V1_prev_data_2[5] ) + ( BB1L563 );
BB1L559 = CARRY(BB1L559_adder_eqn);


--GB1_ram_rom_data_reg[7] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]
--register power-up is low

GB1_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L76, FB1_q_b[7], GB1_ram_rom_data_reg[8], GB1L18, GB1L44);


--GB1_ram_rom_data_reg[14] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]
--register power-up is low

GB1_ram_rom_data_reg[14] = AMPP_FUNCTION(A1L76, FB1_q_b[14], GB1_ram_rom_data_reg[15], GB1L18, GB1L44);


--BB1L522 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~17
BB1L522_adder_eqn = ( (!V1_prev_data_2[7] & ((!BB1L474 & ((BB1L490))) # (BB1L474 & (BB1L661)))) # (V1_prev_data_2[7] & (((BB1L661)))) ) + ( !V1_prev_data_2[4] ) + ( BB1L527 );
BB1L522 = SUM(BB1L522_adder_eqn);

--BB1L523 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~18
BB1L523_adder_eqn = ( (!V1_prev_data_2[7] & ((!BB1L474 & ((BB1L490))) # (BB1L474 & (BB1L661)))) # (V1_prev_data_2[7] & (((BB1L661)))) ) + ( !V1_prev_data_2[4] ) + ( BB1L527 );
BB1L523 = CARRY(BB1L523_adder_eqn);


--BB1L490 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~17
BB1L490_adder_eqn = ( (!BB1L446 & ((!BB1_sel[85] & (BB1L462)) # (BB1_sel[85] & ((BB1L654))))) # (BB1L446 & (((BB1L654)))) ) + ( !V1_prev_data_2[3] ) + ( BB1L495 );
BB1L490 = SUM(BB1L490_adder_eqn);

--BB1L491 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~18
BB1L491_adder_eqn = ( (!BB1L446 & ((!BB1_sel[85] & (BB1L462)) # (BB1_sel[85] & ((BB1L654))))) # (BB1L446 & (((BB1L654)))) ) + ( !V1_prev_data_2[3] ) + ( BB1L495 );
BB1L491 = CARRY(BB1L491_adder_eqn);


--BB1L438 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~17
BB1L438_adder_eqn = ( (!V1_prev_data_2[4] & (!BB1L402 & (BB1L418 & !BB1_sel[68]))) ) + ( !V1_prev_data_2[1] ) + ( BB1L443 );
BB1L438 = SUM(BB1L438_adder_eqn);

--BB1L439 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~18
BB1L439_adder_eqn = ( (!V1_prev_data_2[4] & (!BB1L402 & (BB1L418 & !BB1_sel[68]))) ) + ( !V1_prev_data_2[1] ) + ( BB1L443 );
BB1L439 = CARRY(BB1L439_adder_eqn);


--BB1L462 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~17
BB1L462_adder_eqn = ( (!BB1L422 & ((!BB1_sel[68] & (BB1L438)) # (BB1_sel[68] & ((BB1L649))))) # (BB1L422 & (((BB1L649)))) ) + ( !V1_prev_data_2[2] ) + ( BB1L467 );
BB1L462 = SUM(BB1L462_adder_eqn);

--BB1L463 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~18
BB1L463_adder_eqn = ( (!BB1L422 & ((!BB1_sel[68] & (BB1L438)) # (BB1_sel[68] & ((BB1L649))))) # (BB1L422 & (((BB1L649)))) ) + ( !V1_prev_data_2[2] ) + ( BB1L467 );
BB1L463 = CARRY(BB1L463_adder_eqn);


--BB1L418 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~17
BB1L418_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L418 = SUM(BB1L418_adder_eqn);

--BB1L419 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~18
BB1L419_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L419 = CARRY(BB1L419_adder_eqn);


--BB1L335 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~22
BB1L335_adder_eqn = ( (!BB1L246 & ((BB1L266))) # (BB1L246 & (BB1L780)) ) + ( VCC ) + ( BB1L339 );
BB1L335 = CARRY(BB1L335_adder_eqn);


--GB1_ram_rom_data_reg[9] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]
--register power-up is low

GB1_ram_rom_data_reg[9] = AMPP_FUNCTION(A1L76, FB1_q_b[9], GB1_ram_rom_data_reg[10], GB1L18, GB1L44);


--GB1_ram_rom_data_reg[8] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]
--register power-up is low

GB1_ram_rom_data_reg[8] = AMPP_FUNCTION(A1L76, FB1_q_b[8], GB1_ram_rom_data_reg[9], GB1L18, GB1L44);


--BB1L266 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~21
BB1L266_adder_eqn = ( (!BB1L182 & (((BB1L202)))) # (BB1L182 & (((BB1L760)) # (BB1L759))) ) + ( VCC ) + ( BB1L271 );
BB1L266 = SUM(BB1L266_adder_eqn);

--BB1L267 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~22
BB1L267_adder_eqn = ( (!BB1L182 & (((BB1L202)))) # (BB1L182 & (((BB1L760)) # (BB1L759))) ) + ( VCC ) + ( BB1L271 );
BB1L267 = CARRY(BB1L267_adder_eqn);


--BB1L202 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~21
BB1L202_adder_eqn = ( (!BB1L122 & ((BB1L142))) # (BB1L122 & (BB1L740)) ) + ( VCC ) + ( BB1L207 );
BB1L202 = SUM(BB1L202_adder_eqn);

--BB1L203 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~22
BB1L203_adder_eqn = ( (!BB1L122 & ((BB1L142))) # (BB1L122 & (BB1L740)) ) + ( VCC ) + ( BB1L207 );
BB1L203 = CARRY(BB1L203_adder_eqn);


--BB1L142 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~21
BB1L142_adder_eqn = ( (!BB1L66 & (((BB1L86)))) # (BB1L66 & (((BB1L723)) # (BB1L722))) ) + ( VCC ) + ( BB1L147 );
BB1L142 = SUM(BB1L142_adder_eqn);

--BB1L143 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~22
BB1L143_adder_eqn = ( (!BB1L66 & (((BB1L86)))) # (BB1L66 & (((BB1L723)) # (BB1L722))) ) + ( VCC ) + ( BB1L147 );
BB1L143 = CARRY(BB1L143_adder_eqn);


--BB1L86 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~21
BB1L86_adder_eqn = ( (!BB1L14 & ((BB1L34))) # (BB1L14 & (BB1L706)) ) + ( !V1_prev_data_2[7] ) + ( BB1L91 );
BB1L86 = SUM(BB1L86_adder_eqn);

--BB1L87 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~22
BB1L87_adder_eqn = ( (!BB1L14 & ((BB1L34))) # (BB1L14 & (BB1L706)) ) + ( !V1_prev_data_2[7] ) + ( BB1L91 );
BB1L87 = CARRY(BB1L87_adder_eqn);


--BB1L34 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~21
BB1L34_adder_eqn = ( (!BB1L586 & (((BB1L606)))) # (BB1L586 & (((BB1L692)) # (BB1L691))) ) + ( !V1_prev_data_2[6] ) + ( BB1L39 );
BB1L34 = SUM(BB1L34_adder_eqn);

--BB1L35 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~22
BB1L35_adder_eqn = ( (!BB1L586 & (((BB1L606)))) # (BB1L586 & (((BB1L692)) # (BB1L691))) ) + ( !V1_prev_data_2[6] ) + ( BB1L39 );
BB1L35 = CARRY(BB1L35_adder_eqn);


--BB1L606 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~21
BB1L606_adder_eqn = ( (!BB1L542 & ((BB1L562))) # (BB1L542 & (BB1L676)) ) + ( !V1_prev_data_2[5] ) + ( BB1L611 );
BB1L606 = SUM(BB1L606_adder_eqn);

--BB1L607 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~22
BB1L607_adder_eqn = ( (!BB1L542 & ((BB1L562))) # (BB1L542 & (BB1L676)) ) + ( !V1_prev_data_2[5] ) + ( BB1L611 );
BB1L607 = CARRY(BB1L607_adder_eqn);


--BB1L562 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~21
BB1L562_adder_eqn = ( (!BB1L506 & (((BB1L526)))) # (BB1L506 & (((BB1L666)) # (BB1L665))) ) + ( !V1_prev_data_2[4] ) + ( BB1L567 );
BB1L562 = SUM(BB1L562_adder_eqn);

--BB1L563 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~22
BB1L563_adder_eqn = ( (!BB1L506 & (((BB1L526)))) # (BB1L506 & (((BB1L666)) # (BB1L665))) ) + ( !V1_prev_data_2[4] ) + ( BB1L567 );
BB1L563 = CARRY(BB1L563_adder_eqn);


--FB1_q_b[14] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_b[14]_PORT_A_data_in = VCC;
FB1_q_b[14]_PORT_A_data_in_reg = DFFE(FB1_q_b[14]_PORT_A_data_in, FB1_q_b[14]_clock_0, , , );
FB1_q_b[14]_PORT_B_data_in = GB1_ram_rom_data_reg[14];
FB1_q_b[14]_PORT_B_data_in_reg = DFFE(FB1_q_b[14]_PORT_B_data_in, FB1_q_b[14]_clock_1, , , );
FB1_q_b[14]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[14]_PORT_A_address_reg = DFFE(FB1_q_b[14]_PORT_A_address, FB1_q_b[14]_clock_0, , , );
FB1_q_b[14]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[14]_PORT_B_address_reg = DFFE(FB1_q_b[14]_PORT_B_address, FB1_q_b[14]_clock_1, , , );
FB1_q_b[14]_PORT_A_write_enable = GND;
FB1_q_b[14]_PORT_A_write_enable_reg = DFFE(FB1_q_b[14]_PORT_A_write_enable, FB1_q_b[14]_clock_0, , , );
FB1_q_b[14]_PORT_A_read_enable = VCC;
FB1_q_b[14]_PORT_A_read_enable_reg = DFFE(FB1_q_b[14]_PORT_A_read_enable, FB1_q_b[14]_clock_0, , , );
FB1_q_b[14]_PORT_B_write_enable = GB1L8;
FB1_q_b[14]_PORT_B_write_enable_reg = DFFE(FB1_q_b[14]_PORT_B_write_enable, FB1_q_b[14]_clock_1, , , );
FB1_q_b[14]_PORT_B_read_enable = VCC;
FB1_q_b[14]_PORT_B_read_enable_reg = DFFE(FB1_q_b[14]_PORT_B_read_enable, FB1_q_b[14]_clock_1, , , );
FB1_q_b[14]_clock_0 = CLOCK_50;
FB1_q_b[14]_clock_1 = A1L76;
FB1_q_b[14]_PORT_B_data_out = MEMORY(FB1_q_b[14]_PORT_A_data_in_reg, FB1_q_b[14]_PORT_B_data_in_reg, FB1_q_b[14]_PORT_A_address_reg, FB1_q_b[14]_PORT_B_address_reg, FB1_q_b[14]_PORT_A_write_enable_reg, FB1_q_b[14]_PORT_A_read_enable_reg, FB1_q_b[14]_PORT_B_write_enable_reg, FB1_q_b[14]_PORT_B_read_enable_reg, , , FB1_q_b[14]_clock_0, FB1_q_b[14]_clock_1, , , , , , );
FB1_q_b[14] = FB1_q_b[14]_PORT_B_data_out[0];


--GB1_ram_rom_data_reg[15] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]
--register power-up is low

GB1_ram_rom_data_reg[15] = AMPP_FUNCTION(A1L76, FB1_q_b[15], A1L77, GB1L18, GB1L44);


--BB1L526 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~21
BB1L526_adder_eqn = ( (!V1_prev_data_2[7] & ((!BB1L474 & ((BB1L494))) # (BB1L474 & (BB1L660)))) # (V1_prev_data_2[7] & (((BB1L660)))) ) + ( !V1_prev_data_2[3] ) + ( BB1L531 );
BB1L526 = SUM(BB1L526_adder_eqn);

--BB1L527 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~22
BB1L527_adder_eqn = ( (!V1_prev_data_2[7] & ((!BB1L474 & ((BB1L494))) # (BB1L474 & (BB1L660)))) # (V1_prev_data_2[7] & (((BB1L660)))) ) + ( !V1_prev_data_2[3] ) + ( BB1L531 );
BB1L527 = CARRY(BB1L527_adder_eqn);


--BB1L494 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~21
BB1L494_adder_eqn = ( (!BB1L446 & ((!BB1_sel[85] & (BB1L466)) # (BB1_sel[85] & ((BB1L653))))) # (BB1L446 & (((BB1L653)))) ) + ( !V1_prev_data_2[2] ) + ( BB1L499 );
BB1L494 = SUM(BB1L494_adder_eqn);

--BB1L495 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~22
BB1L495_adder_eqn = ( (!BB1L446 & ((!BB1_sel[85] & (BB1L466)) # (BB1_sel[85] & ((BB1L653))))) # (BB1L446 & (((BB1L653)))) ) + ( !V1_prev_data_2[2] ) + ( BB1L499 );
BB1L495 = CARRY(BB1L495_adder_eqn);


--BB1L442 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~21
BB1L442_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L442 = SUM(BB1L442_adder_eqn);

--BB1L443 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~22
BB1L443_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L443 = CARRY(BB1L443_adder_eqn);


--BB1L466 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~21
BB1L466_adder_eqn = ( (!V1_prev_data_2[5] & (!BB1L422 & (BB1L442 & !BB1_sel[85]))) ) + ( !V1_prev_data_2[1] ) + ( BB1L471 );
BB1L466 = SUM(BB1L466_adder_eqn);

--BB1L467 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~22
BB1L467_adder_eqn = ( (!V1_prev_data_2[5] & (!BB1L422 & (BB1L442 & !BB1_sel[85]))) ) + ( !V1_prev_data_2[1] ) + ( BB1L471 );
BB1L467 = CARRY(BB1L467_adder_eqn);


--BB1L339 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~26
BB1L339_adder_eqn = ( (!BB1L246 & (((BB1L270)))) # (BB1L246 & (((BB1L779)) # (BB1L778))) ) + ( VCC ) + ( BB1L343 );
BB1L339 = CARRY(BB1L339_adder_eqn);


--BB1L270 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~25
BB1L270_adder_eqn = ( (!BB1L182 & ((BB1L206))) # (BB1L182 & (BB1L758)) ) + ( VCC ) + ( BB1L275 );
BB1L270 = SUM(BB1L270_adder_eqn);

--BB1L271 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~26
BB1L271_adder_eqn = ( (!BB1L182 & ((BB1L206))) # (BB1L182 & (BB1L758)) ) + ( VCC ) + ( BB1L275 );
BB1L271 = CARRY(BB1L271_adder_eqn);


--BB1L206 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~25
BB1L206_adder_eqn = ( (!BB1L122 & (((BB1L146)))) # (BB1L122 & (((BB1L739)) # (BB1L738))) ) + ( VCC ) + ( BB1L211 );
BB1L206 = SUM(BB1L206_adder_eqn);

--BB1L207 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~26
BB1L207_adder_eqn = ( (!BB1L122 & (((BB1L146)))) # (BB1L122 & (((BB1L739)) # (BB1L738))) ) + ( VCC ) + ( BB1L211 );
BB1L207 = CARRY(BB1L207_adder_eqn);


--BB1L146 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~25
BB1L146_adder_eqn = ( (!BB1L66 & ((BB1L90))) # (BB1L66 & (BB1L721)) ) + ( !V1_prev_data_2[7] ) + ( BB1L151 );
BB1L146 = SUM(BB1L146_adder_eqn);

--BB1L147 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~26
BB1L147_adder_eqn = ( (!BB1L66 & ((BB1L90))) # (BB1L66 & (BB1L721)) ) + ( !V1_prev_data_2[7] ) + ( BB1L151 );
BB1L147 = CARRY(BB1L147_adder_eqn);


--BB1L90 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~25
BB1L90_adder_eqn = ( (!BB1L14 & (((BB1L38)))) # (BB1L14 & (((BB1L705)) # (BB1L704))) ) + ( !V1_prev_data_2[6] ) + ( BB1L95 );
BB1L90 = SUM(BB1L90_adder_eqn);

--BB1L91 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~26
BB1L91_adder_eqn = ( (!BB1L14 & (((BB1L38)))) # (BB1L14 & (((BB1L705)) # (BB1L704))) ) + ( !V1_prev_data_2[6] ) + ( BB1L95 );
BB1L91 = CARRY(BB1L91_adder_eqn);


--BB1L38 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~25
BB1L38_adder_eqn = ( (!BB1L586 & ((BB1L610))) # (BB1L586 & (BB1L690)) ) + ( !V1_prev_data_2[5] ) + ( BB1L43 );
BB1L38 = SUM(BB1L38_adder_eqn);

--BB1L39 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~26
BB1L39_adder_eqn = ( (!BB1L586 & ((BB1L610))) # (BB1L586 & (BB1L690)) ) + ( !V1_prev_data_2[5] ) + ( BB1L43 );
BB1L39 = CARRY(BB1L39_adder_eqn);


--BB1L610 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~25
BB1L610_adder_eqn = ( (!BB1L542 & (((BB1L566)))) # (BB1L542 & (((BB1L675)) # (BB1L674))) ) + ( !V1_prev_data_2[4] ) + ( BB1L615 );
BB1L610 = SUM(BB1L610_adder_eqn);

--BB1L611 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~26
BB1L611_adder_eqn = ( (!BB1L542 & (((BB1L566)))) # (BB1L542 & (((BB1L675)) # (BB1L674))) ) + ( !V1_prev_data_2[4] ) + ( BB1L615 );
BB1L611 = CARRY(BB1L611_adder_eqn);


--BB1L566 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~25
BB1L566_adder_eqn = ( BB1L673 ) + ( !V1_prev_data_2[3] ) + ( BB1L571 );
BB1L566 = SUM(BB1L566_adder_eqn);

--BB1L567 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~26
BB1L567_adder_eqn = ( BB1L673 ) + ( !V1_prev_data_2[3] ) + ( BB1L571 );
BB1L567 = CARRY(BB1L567_adder_eqn);


--FB1_q_b[15] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_b[15]_PORT_A_data_in = VCC;
FB1_q_b[15]_PORT_A_data_in_reg = DFFE(FB1_q_b[15]_PORT_A_data_in, FB1_q_b[15]_clock_0, , , );
FB1_q_b[15]_PORT_B_data_in = GB1_ram_rom_data_reg[15];
FB1_q_b[15]_PORT_B_data_in_reg = DFFE(FB1_q_b[15]_PORT_B_data_in, FB1_q_b[15]_clock_1, , , );
FB1_q_b[15]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
FB1_q_b[15]_PORT_A_address_reg = DFFE(FB1_q_b[15]_PORT_A_address, FB1_q_b[15]_clock_0, , , );
FB1_q_b[15]_PORT_B_address = BUS(GB1_ram_rom_addr_reg[0], GB1_ram_rom_addr_reg[1], GB1_ram_rom_addr_reg[2], GB1_ram_rom_addr_reg[3], GB1_ram_rom_addr_reg[4]);
FB1_q_b[15]_PORT_B_address_reg = DFFE(FB1_q_b[15]_PORT_B_address, FB1_q_b[15]_clock_1, , , );
FB1_q_b[15]_PORT_A_write_enable = GND;
FB1_q_b[15]_PORT_A_write_enable_reg = DFFE(FB1_q_b[15]_PORT_A_write_enable, FB1_q_b[15]_clock_0, , , );
FB1_q_b[15]_PORT_A_read_enable = VCC;
FB1_q_b[15]_PORT_A_read_enable_reg = DFFE(FB1_q_b[15]_PORT_A_read_enable, FB1_q_b[15]_clock_0, , , );
FB1_q_b[15]_PORT_B_write_enable = GB1L8;
FB1_q_b[15]_PORT_B_write_enable_reg = DFFE(FB1_q_b[15]_PORT_B_write_enable, FB1_q_b[15]_clock_1, , , );
FB1_q_b[15]_PORT_B_read_enable = VCC;
FB1_q_b[15]_PORT_B_read_enable_reg = DFFE(FB1_q_b[15]_PORT_B_read_enable, FB1_q_b[15]_clock_1, , , );
FB1_q_b[15]_clock_0 = CLOCK_50;
FB1_q_b[15]_clock_1 = A1L76;
FB1_q_b[15]_PORT_B_data_out = MEMORY(FB1_q_b[15]_PORT_A_data_in_reg, FB1_q_b[15]_PORT_B_data_in_reg, FB1_q_b[15]_PORT_A_address_reg, FB1_q_b[15]_PORT_B_address_reg, FB1_q_b[15]_PORT_A_write_enable_reg, FB1_q_b[15]_PORT_A_read_enable_reg, FB1_q_b[15]_PORT_B_write_enable_reg, FB1_q_b[15]_PORT_B_read_enable_reg, , , FB1_q_b[15]_clock_0, FB1_q_b[15]_clock_1, , , , , , );
FB1_q_b[15] = FB1_q_b[15]_PORT_B_data_out[0];


--BB1L530 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~25
BB1L530_adder_eqn = ( (!V1_prev_data_2[7] & ((!BB1L474 & ((BB1L498))) # (BB1L474 & (BB1L659)))) # (V1_prev_data_2[7] & (((BB1L659)))) ) + ( !V1_prev_data_2[2] ) + ( BB1L535 );
BB1L530 = SUM(BB1L530_adder_eqn);

--BB1L531 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~26
BB1L531_adder_eqn = ( (!V1_prev_data_2[7] & ((!BB1L474 & ((BB1L498))) # (BB1L474 & (BB1L659)))) # (V1_prev_data_2[7] & (((BB1L659)))) ) + ( !V1_prev_data_2[2] ) + ( BB1L535 );
BB1L531 = CARRY(BB1L531_adder_eqn);


--BB1L498 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~25
BB1L498_adder_eqn = ( (!V1_prev_data_2[7] & (!V1_prev_data_2[6] & (BB1L470 & !BB1L446))) ) + ( !V1_prev_data_2[1] ) + ( BB1L503 );
BB1L498 = SUM(BB1L498_adder_eqn);

--BB1L499 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~26
BB1L499_adder_eqn = ( (!V1_prev_data_2[7] & (!V1_prev_data_2[6] & (BB1L470 & !BB1L446))) ) + ( !V1_prev_data_2[1] ) + ( BB1L503 );
BB1L499 = CARRY(BB1L499_adder_eqn);


--BB1L470 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~25
BB1L470_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L470 = SUM(BB1L470_adder_eqn);

--BB1L471 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~26
BB1L471_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L471 = CARRY(BB1L471_adder_eqn);


--BB1L343 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~30
BB1L343_adder_eqn = ( (!BB1L246 & ((BB1L274))) # (BB1L246 & (BB1L777)) ) + ( VCC ) + ( BB1L347 );
BB1L343 = CARRY(BB1L343_adder_eqn);


--BB1L274 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~29
BB1L274_adder_eqn = ( (!BB1L182 & (((BB1L210)))) # (BB1L182 & (((BB1L757)) # (BB1L756))) ) + ( VCC ) + ( BB1L279 );
BB1L274 = SUM(BB1L274_adder_eqn);

--BB1L275 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~30
BB1L275_adder_eqn = ( (!BB1L182 & (((BB1L210)))) # (BB1L182 & (((BB1L757)) # (BB1L756))) ) + ( VCC ) + ( BB1L279 );
BB1L275 = CARRY(BB1L275_adder_eqn);


--BB1L210 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~29
BB1L210_adder_eqn = ( (!BB1L122 & ((BB1L150))) # (BB1L122 & (BB1L737)) ) + ( !V1_prev_data_2[7] ) + ( BB1L215 );
BB1L210 = SUM(BB1L210_adder_eqn);

--BB1L211 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~30
BB1L211_adder_eqn = ( (!BB1L122 & ((BB1L150))) # (BB1L122 & (BB1L737)) ) + ( !V1_prev_data_2[7] ) + ( BB1L215 );
BB1L211 = CARRY(BB1L211_adder_eqn);


--BB1L150 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~29
BB1L150_adder_eqn = ( (!BB1L66 & (((BB1L94)))) # (BB1L66 & (((BB1L720)) # (BB1L719))) ) + ( !V1_prev_data_2[6] ) + ( BB1L155 );
BB1L150 = SUM(BB1L150_adder_eqn);

--BB1L151 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~30
BB1L151_adder_eqn = ( (!BB1L66 & (((BB1L94)))) # (BB1L66 & (((BB1L720)) # (BB1L719))) ) + ( !V1_prev_data_2[6] ) + ( BB1L155 );
BB1L151 = CARRY(BB1L151_adder_eqn);


--BB1L94 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~29
BB1L94_adder_eqn = ( (!BB1L14 & ((BB1L42))) # (BB1L14 & (BB1L703)) ) + ( !V1_prev_data_2[5] ) + ( BB1L99 );
BB1L94 = SUM(BB1L94_adder_eqn);

--BB1L95 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~30
BB1L95_adder_eqn = ( (!BB1L14 & ((BB1L42))) # (BB1L14 & (BB1L703)) ) + ( !V1_prev_data_2[5] ) + ( BB1L99 );
BB1L95 = CARRY(BB1L95_adder_eqn);


--BB1L42 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~29
BB1L42_adder_eqn = ( (!BB1L586 & (((BB1L614)))) # (BB1L586 & (((BB1L689)) # (BB1L688))) ) + ( !V1_prev_data_2[4] ) + ( BB1L47 );
BB1L42 = SUM(BB1L42_adder_eqn);

--BB1L43 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~30
BB1L43_adder_eqn = ( (!BB1L586 & (((BB1L614)))) # (BB1L586 & (((BB1L689)) # (BB1L688))) ) + ( !V1_prev_data_2[4] ) + ( BB1L47 );
BB1L43 = CARRY(BB1L43_adder_eqn);


--BB1L614 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~29
BB1L614_adder_eqn = ( (!BB1L542 & ((BB1L570))) # (BB1L542 & (BB1L672)) ) + ( !V1_prev_data_2[3] ) + ( BB1L619 );
BB1L614 = SUM(BB1L614_adder_eqn);

--BB1L615 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~30
BB1L615_adder_eqn = ( (!BB1L542 & ((BB1L570))) # (BB1L542 & (BB1L672)) ) + ( !V1_prev_data_2[3] ) + ( BB1L619 );
BB1L615 = CARRY(BB1L615_adder_eqn);


--BB1L570 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~29
BB1L570_adder_eqn = ( (!BB1L506 & (((BB1L534)))) # (BB1L506 & (!BB1_selnose[102] & ((BB1L502)))) ) + ( !V1_prev_data_2[2] ) + ( BB1L575 );
BB1L570 = SUM(BB1L570_adder_eqn);

--BB1L571 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~30
BB1L571_adder_eqn = ( (!BB1L506 & (((BB1L534)))) # (BB1L506 & (!BB1_selnose[102] & ((BB1L502)))) ) + ( !V1_prev_data_2[2] ) + ( BB1L575 );
BB1L571 = CARRY(BB1L571_adder_eqn);


--BB1L534 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~29
BB1L534_adder_eqn = ( (!V1_prev_data_2[7] & (BB1L502 & !BB1L474)) ) + ( !V1_prev_data_2[1] ) + ( BB1L539 );
BB1L534 = SUM(BB1L534_adder_eqn);

--BB1L535 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~30
BB1L535_adder_eqn = ( (!V1_prev_data_2[7] & (BB1L502 & !BB1L474)) ) + ( !V1_prev_data_2[1] ) + ( BB1L539 );
BB1L535 = CARRY(BB1L535_adder_eqn);


--BB1L502 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~29
BB1L502_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L502 = SUM(BB1L502_adder_eqn);

--BB1L503 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~30
BB1L503_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L503 = CARRY(BB1L503_adder_eqn);


--BB1L347 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~34
BB1L347_adder_eqn = ( (!BB1L246 & (((BB1L278)))) # (BB1L246 & (((BB1L776)) # (BB1L775))) ) + ( VCC ) + ( BB1L351 );
BB1L347 = CARRY(BB1L347_adder_eqn);


--BB1L278 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~33
BB1L278_adder_eqn = ( (!BB1L182 & ((BB1L214))) # (BB1L182 & (BB1L755)) ) + ( !V1_prev_data_2[7] ) + ( BB1L283 );
BB1L278 = SUM(BB1L278_adder_eqn);

--BB1L279 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~34
BB1L279_adder_eqn = ( (!BB1L182 & ((BB1L214))) # (BB1L182 & (BB1L755)) ) + ( !V1_prev_data_2[7] ) + ( BB1L283 );
BB1L279 = CARRY(BB1L279_adder_eqn);


--BB1L214 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~33
BB1L214_adder_eqn = ( (!BB1L122 & (((BB1L154)))) # (BB1L122 & (((BB1L736)) # (BB1L735))) ) + ( !V1_prev_data_2[6] ) + ( BB1L219 );
BB1L214 = SUM(BB1L214_adder_eqn);

--BB1L215 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~34
BB1L215_adder_eqn = ( (!BB1L122 & (((BB1L154)))) # (BB1L122 & (((BB1L736)) # (BB1L735))) ) + ( !V1_prev_data_2[6] ) + ( BB1L219 );
BB1L215 = CARRY(BB1L215_adder_eqn);


--BB1L154 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~33
BB1L154_adder_eqn = ( (!BB1L66 & ((BB1L98))) # (BB1L66 & (BB1L718)) ) + ( !V1_prev_data_2[5] ) + ( BB1L159 );
BB1L154 = SUM(BB1L154_adder_eqn);

--BB1L155 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~34
BB1L155_adder_eqn = ( (!BB1L66 & ((BB1L98))) # (BB1L66 & (BB1L718)) ) + ( !V1_prev_data_2[5] ) + ( BB1L159 );
BB1L155 = CARRY(BB1L155_adder_eqn);


--BB1L98 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~33
BB1L98_adder_eqn = ( (!BB1L14 & (((BB1L46)))) # (BB1L14 & (((BB1L702)) # (BB1L701))) ) + ( !V1_prev_data_2[4] ) + ( BB1L103 );
BB1L98 = SUM(BB1L98_adder_eqn);

--BB1L99 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~34
BB1L99_adder_eqn = ( (!BB1L14 & (((BB1L46)))) # (BB1L14 & (((BB1L702)) # (BB1L701))) ) + ( !V1_prev_data_2[4] ) + ( BB1L103 );
BB1L99 = CARRY(BB1L99_adder_eqn);


--BB1L46 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~33
BB1L46_adder_eqn = ( (!BB1L586 & ((BB1L618))) # (BB1L586 & (BB1L687)) ) + ( !V1_prev_data_2[3] ) + ( BB1L51 );
BB1L46 = SUM(BB1L46_adder_eqn);

--BB1L47 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~34
BB1L47_adder_eqn = ( (!BB1L586 & ((BB1L618))) # (BB1L586 & (BB1L687)) ) + ( !V1_prev_data_2[3] ) + ( BB1L51 );
BB1L47 = CARRY(BB1L47_adder_eqn);


--BB1L618 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~33
BB1L618_adder_eqn = ( (!BB1L542 & ((BB1L574))) # (BB1L542 & (BB1L671)) ) + ( !V1_prev_data_2[2] ) + ( BB1L623 );
BB1L618 = SUM(BB1L618_adder_eqn);

--BB1L619 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~34
BB1L619_adder_eqn = ( (!BB1L542 & ((BB1L574))) # (BB1L542 & (BB1L671)) ) + ( !V1_prev_data_2[2] ) + ( BB1L623 );
BB1L619 = CARRY(BB1L619_adder_eqn);


--BB1L574 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~33
BB1L574_adder_eqn = ( (!BB1L506 & BB1L538) ) + ( !V1_prev_data_2[1] ) + ( BB1L579 );
BB1L574 = SUM(BB1L574_adder_eqn);

--BB1L575 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~34
BB1L575_adder_eqn = ( (!BB1L506 & BB1L538) ) + ( !V1_prev_data_2[1] ) + ( BB1L579 );
BB1L575 = CARRY(BB1L575_adder_eqn);


--BB1L538 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~33
BB1L538_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L538 = SUM(BB1L538_adder_eqn);

--BB1L539 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~34
BB1L539_adder_eqn = ( !V1_prev_data_2[0] ) + ( VCC ) + ( !VCC );
BB1L539 = CARRY(BB1L539_adder_eqn);


--BB1L351 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~38
BB1L351_adder_eqn = ( (!BB1L246 & ((BB1L282))) # (BB1L246 & (BB1L774)) ) + ( !V1_prev_data_2[7] ) + ( BB1L355 );
BB1L351 = CARRY(BB1L351_adder_eqn);


--BB1L282 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~37
BB1L282_adder_eqn = ( (!BB1L182 & (((BB1L218)))) # (BB1L182 & (((BB1L754)) # (BB1L753))) ) + ( !V1_prev_data_2[6] ) + ( BB1L287 );
BB1L282 = SUM(BB1L282_adder_eqn);

--BB1L283 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~38
BB1L283_adder_eqn = ( (!BB1L182 & (((BB1L218)))) # (BB1L182 & (((BB1L754)) # (BB1L753))) ) + ( !V1_prev_data_2[6] ) + ( BB1L287 );
BB1L283 = CARRY(BB1L283_adder_eqn);


--BB1L218 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~37
BB1L218_adder_eqn = ( (!BB1L122 & ((BB1L158))) # (BB1L122 & (BB1L734)) ) + ( !V1_prev_data_2[5] ) + ( BB1L223 );
BB1L218 = SUM(BB1L218_adder_eqn);

--BB1L219 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~38
BB1L219_adder_eqn = ( (!BB1L122 & ((BB1L158))) # (BB1L122 & (BB1L734)) ) + ( !V1_prev_data_2[5] ) + ( BB1L223 );
BB1L219 = CARRY(BB1L219_adder_eqn);


--BB1L158 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~37
BB1L158_adder_eqn = ( (!BB1L66 & (((BB1L102)))) # (BB1L66 & (((BB1L717)) # (BB1L716))) ) + ( !V1_prev_data_2[4] ) + ( BB1L163 );
BB1L158 = SUM(BB1L158_adder_eqn);

--BB1L159 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~38
BB1L159_adder_eqn = ( (!BB1L66 & (((BB1L102)))) # (BB1L66 & (((BB1L717)) # (BB1L716))) ) + ( !V1_prev_data_2[4] ) + ( BB1L163 );
BB1L159 = CARRY(BB1L159_adder_eqn);


--BB1L102 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~37
BB1L102_adder_eqn = ( (!BB1L14 & ((BB1L50))) # (BB1L14 & (BB1L700)) ) + ( !V1_prev_data_2[3] ) + ( BB1L107 );
BB1L102 = SUM(BB1L102_adder_eqn);

--BB1L103 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~38
BB1L103_adder_eqn = ( (!BB1L14 & ((BB1L50))) # (BB1L14 & (BB1L700)) ) + ( !V1_prev_data_2[3] ) + ( BB1L107 );
BB1L103 = CARRY(BB1L103_adder_eqn);


--BB1L50 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~37
BB1L50_adder_eqn = ( (!BB1L586 & ((BB1L622))) # (BB1L586 & (BB1L686)) ) + ( !V1_prev_data_2[2] ) + ( BB1L55 );
BB1L50 = SUM(BB1L50_adder_eqn);

--BB1L51 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~38
BB1L51_adder_eqn = ( (!BB1L586 & ((BB1L622))) # (BB1L586 & (BB1L686)) ) + ( !V1_prev_data_2[2] ) + ( BB1L55 );
BB1L51 = CARRY(BB1L51_adder_eqn);


--BB1L622 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~37
BB1L622_adder_eqn = ( (!BB1L542 & ((BB1L578))) # (BB1L542 & (W1_dout[7])) ) + ( !V1_prev_data_2[1] ) + ( BB1L627 );
BB1L622 = SUM(BB1L622_adder_eqn);

--BB1L623 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~38
BB1L623_adder_eqn = ( (!BB1L542 & ((BB1L578))) # (BB1L542 & (W1_dout[7])) ) + ( !V1_prev_data_2[1] ) + ( BB1L627 );
BB1L623 = CARRY(BB1L623_adder_eqn);


--BB1L578 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~37
BB1L578_adder_eqn = ( W1_dout[7] ) + ( !V1_prev_data_2[0] ) + ( BB1L583 );
BB1L578 = SUM(BB1L578_adder_eqn);

--BB1L579 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~38
BB1L579_adder_eqn = ( W1_dout[7] ) + ( !V1_prev_data_2[0] ) + ( BB1L583 );
BB1L579 = CARRY(BB1L579_adder_eqn);


--BB1L355 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~42
BB1L355_adder_eqn = ( (!BB1L246 & (((BB1L286)))) # (BB1L246 & (((BB1L773)) # (BB1L772))) ) + ( !V1_prev_data_2[6] ) + ( BB1L359 );
BB1L355 = CARRY(BB1L355_adder_eqn);


--BB1L286 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~41
BB1L286_adder_eqn = ( (!BB1L182 & ((BB1L222))) # (BB1L182 & (BB1L752)) ) + ( !V1_prev_data_2[5] ) + ( BB1L291 );
BB1L286 = SUM(BB1L286_adder_eqn);

--BB1L287 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~42
BB1L287_adder_eqn = ( (!BB1L182 & ((BB1L222))) # (BB1L182 & (BB1L752)) ) + ( !V1_prev_data_2[5] ) + ( BB1L291 );
BB1L287 = CARRY(BB1L287_adder_eqn);


--BB1L222 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~41
BB1L222_adder_eqn = ( (!BB1L122 & (((BB1L162)))) # (BB1L122 & (((BB1L733)) # (BB1L732))) ) + ( !V1_prev_data_2[4] ) + ( BB1L227 );
BB1L222 = SUM(BB1L222_adder_eqn);

--BB1L223 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~42
BB1L223_adder_eqn = ( (!BB1L122 & (((BB1L162)))) # (BB1L122 & (((BB1L733)) # (BB1L732))) ) + ( !V1_prev_data_2[4] ) + ( BB1L227 );
BB1L223 = CARRY(BB1L223_adder_eqn);


--BB1L162 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~41
BB1L162_adder_eqn = ( (!BB1L66 & ((BB1L106))) # (BB1L66 & (BB1L715)) ) + ( !V1_prev_data_2[3] ) + ( BB1L167 );
BB1L162 = SUM(BB1L162_adder_eqn);

--BB1L163 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~42
BB1L163_adder_eqn = ( (!BB1L66 & ((BB1L106))) # (BB1L66 & (BB1L715)) ) + ( !V1_prev_data_2[3] ) + ( BB1L167 );
BB1L163 = CARRY(BB1L163_adder_eqn);


--BB1L106 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~41
BB1L106_adder_eqn = ( (!BB1L14 & ((BB1L54))) # (BB1L14 & (BB1L699)) ) + ( !V1_prev_data_2[2] ) + ( BB1L111 );
BB1L106 = SUM(BB1L106_adder_eqn);

--BB1L107 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~42
BB1L107_adder_eqn = ( (!BB1L14 & ((BB1L54))) # (BB1L14 & (BB1L699)) ) + ( !V1_prev_data_2[2] ) + ( BB1L111 );
BB1L107 = CARRY(BB1L107_adder_eqn);


--BB1L54 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~41
BB1L54_adder_eqn = ( (!BB1L586 & ((BB1L626))) # (BB1L586 & (W1_dout[6])) ) + ( !V1_prev_data_2[1] ) + ( BB1L59 );
BB1L54 = SUM(BB1L54_adder_eqn);

--BB1L55 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~42
BB1L55_adder_eqn = ( (!BB1L586 & ((BB1L626))) # (BB1L586 & (W1_dout[6])) ) + ( !V1_prev_data_2[1] ) + ( BB1L59 );
BB1L55 = CARRY(BB1L55_adder_eqn);


--BB1L626 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~41
BB1L626_adder_eqn = ( W1_dout[6] ) + ( !V1_prev_data_2[0] ) + ( BB1L631 );
BB1L626 = SUM(BB1L626_adder_eqn);

--BB1L627 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~42
BB1L627_adder_eqn = ( W1_dout[6] ) + ( !V1_prev_data_2[0] ) + ( BB1L631 );
BB1L627 = CARRY(BB1L627_adder_eqn);


--BB1L583 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~42
BB1L583_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
BB1L583 = CARRY(BB1L583_adder_eqn);


--BB1L359 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~46
BB1L359_adder_eqn = ( (!BB1L246 & ((BB1L290))) # (BB1L246 & (BB1L771)) ) + ( !V1_prev_data_2[5] ) + ( BB1L363 );
BB1L359 = CARRY(BB1L359_adder_eqn);


--BB1L290 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~45
BB1L290_adder_eqn = ( (!BB1L182 & (((BB1L226)))) # (BB1L182 & (((BB1L751)) # (BB1L750))) ) + ( !V1_prev_data_2[4] ) + ( BB1L295 );
BB1L290 = SUM(BB1L290_adder_eqn);

--BB1L291 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~46
BB1L291_adder_eqn = ( (!BB1L182 & (((BB1L226)))) # (BB1L182 & (((BB1L751)) # (BB1L750))) ) + ( !V1_prev_data_2[4] ) + ( BB1L295 );
BB1L291 = CARRY(BB1L291_adder_eqn);


--BB1L226 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~45
BB1L226_adder_eqn = ( (!BB1L122 & ((BB1L166))) # (BB1L122 & (BB1L731)) ) + ( !V1_prev_data_2[3] ) + ( BB1L231 );
BB1L226 = SUM(BB1L226_adder_eqn);

--BB1L227 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~46
BB1L227_adder_eqn = ( (!BB1L122 & ((BB1L166))) # (BB1L122 & (BB1L731)) ) + ( !V1_prev_data_2[3] ) + ( BB1L231 );
BB1L227 = CARRY(BB1L227_adder_eqn);


--BB1L166 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~45
BB1L166_adder_eqn = ( (!BB1L66 & ((BB1L110))) # (BB1L66 & (BB1L714)) ) + ( !V1_prev_data_2[2] ) + ( BB1L171 );
BB1L166 = SUM(BB1L166_adder_eqn);

--BB1L167 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~46
BB1L167_adder_eqn = ( (!BB1L66 & ((BB1L110))) # (BB1L66 & (BB1L714)) ) + ( !V1_prev_data_2[2] ) + ( BB1L171 );
BB1L167 = CARRY(BB1L167_adder_eqn);


--BB1L110 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~45
BB1L110_adder_eqn = ( (!BB1L14 & ((BB1L58))) # (BB1L14 & (W1_dout[5])) ) + ( !V1_prev_data_2[1] ) + ( BB1L115 );
BB1L110 = SUM(BB1L110_adder_eqn);

--BB1L111 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~46
BB1L111_adder_eqn = ( (!BB1L14 & ((BB1L58))) # (BB1L14 & (W1_dout[5])) ) + ( !V1_prev_data_2[1] ) + ( BB1L115 );
BB1L111 = CARRY(BB1L111_adder_eqn);


--BB1L58 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~45
BB1L58_adder_eqn = ( W1_dout[5] ) + ( !V1_prev_data_2[0] ) + ( BB1L63 );
BB1L58 = SUM(BB1L58_adder_eqn);

--BB1L59 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~46
BB1L59_adder_eqn = ( W1_dout[5] ) + ( !V1_prev_data_2[0] ) + ( BB1L63 );
BB1L59 = CARRY(BB1L59_adder_eqn);


--BB1L631 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~46
BB1L631_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
BB1L631 = CARRY(BB1L631_adder_eqn);


--BB1L363 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~50
BB1L363_adder_eqn = ( (!BB1L246 & (((BB1L294)))) # (BB1L246 & (((BB1L770)) # (BB1L769))) ) + ( !V1_prev_data_2[4] ) + ( BB1L367 );
BB1L363 = CARRY(BB1L363_adder_eqn);


--BB1L294 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~49
BB1L294_adder_eqn = ( (!BB1L182 & ((BB1L230))) # (BB1L182 & (BB1L749)) ) + ( !V1_prev_data_2[3] ) + ( BB1L299 );
BB1L294 = SUM(BB1L294_adder_eqn);

--BB1L295 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~50
BB1L295_adder_eqn = ( (!BB1L182 & ((BB1L230))) # (BB1L182 & (BB1L749)) ) + ( !V1_prev_data_2[3] ) + ( BB1L299 );
BB1L295 = CARRY(BB1L295_adder_eqn);


--BB1L230 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~49
BB1L230_adder_eqn = ( (!BB1L122 & ((BB1L170))) # (BB1L122 & (BB1L730)) ) + ( !V1_prev_data_2[2] ) + ( BB1L235 );
BB1L230 = SUM(BB1L230_adder_eqn);

--BB1L231 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~50
BB1L231_adder_eqn = ( (!BB1L122 & ((BB1L170))) # (BB1L122 & (BB1L730)) ) + ( !V1_prev_data_2[2] ) + ( BB1L235 );
BB1L231 = CARRY(BB1L231_adder_eqn);


--BB1L170 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~49
BB1L170_adder_eqn = ( (!BB1L66 & ((BB1L114))) # (BB1L66 & (W1_dout[4])) ) + ( !V1_prev_data_2[1] ) + ( BB1L175 );
BB1L170 = SUM(BB1L170_adder_eqn);

--BB1L171 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~50
BB1L171_adder_eqn = ( (!BB1L66 & ((BB1L114))) # (BB1L66 & (W1_dout[4])) ) + ( !V1_prev_data_2[1] ) + ( BB1L175 );
BB1L171 = CARRY(BB1L171_adder_eqn);


--BB1L114 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~49
BB1L114_adder_eqn = ( W1_dout[4] ) + ( !V1_prev_data_2[0] ) + ( BB1L119 );
BB1L114 = SUM(BB1L114_adder_eqn);

--BB1L115 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~50
BB1L115_adder_eqn = ( W1_dout[4] ) + ( !V1_prev_data_2[0] ) + ( BB1L119 );
BB1L115 = CARRY(BB1L115_adder_eqn);


--BB1L63 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~50
BB1L63_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
BB1L63 = CARRY(BB1L63_adder_eqn);


--BB1L367 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~54
BB1L367_adder_eqn = ( (!BB1L246 & ((BB1L298))) # (BB1L246 & (BB1L768)) ) + ( !V1_prev_data_2[3] ) + ( BB1L371 );
BB1L367 = CARRY(BB1L367_adder_eqn);


--BB1L298 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~53
BB1L298_adder_eqn = ( (!BB1L182 & ((BB1L234))) # (BB1L182 & (BB1L748)) ) + ( !V1_prev_data_2[2] ) + ( BB1L303 );
BB1L298 = SUM(BB1L298_adder_eqn);

--BB1L299 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~54
BB1L299_adder_eqn = ( (!BB1L182 & ((BB1L234))) # (BB1L182 & (BB1L748)) ) + ( !V1_prev_data_2[2] ) + ( BB1L303 );
BB1L299 = CARRY(BB1L299_adder_eqn);


--BB1L234 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~53
BB1L234_adder_eqn = ( (!BB1L122 & ((BB1L174))) # (BB1L122 & (W1_dout[3])) ) + ( !V1_prev_data_2[1] ) + ( BB1L239 );
BB1L234 = SUM(BB1L234_adder_eqn);

--BB1L235 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~54
BB1L235_adder_eqn = ( (!BB1L122 & ((BB1L174))) # (BB1L122 & (W1_dout[3])) ) + ( !V1_prev_data_2[1] ) + ( BB1L239 );
BB1L235 = CARRY(BB1L235_adder_eqn);


--BB1L174 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~53
BB1L174_adder_eqn = ( W1_dout[3] ) + ( !V1_prev_data_2[0] ) + ( BB1L179 );
BB1L174 = SUM(BB1L174_adder_eqn);

--BB1L175 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~54
BB1L175_adder_eqn = ( W1_dout[3] ) + ( !V1_prev_data_2[0] ) + ( BB1L179 );
BB1L175 = CARRY(BB1L175_adder_eqn);


--BB1L119 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~54
BB1L119_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
BB1L119 = CARRY(BB1L119_adder_eqn);


--BB1L371 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~58
BB1L371_adder_eqn = ( (!BB1L246 & ((BB1L302))) # (BB1L246 & (BB1L767)) ) + ( !V1_prev_data_2[2] ) + ( BB1L375 );
BB1L371 = CARRY(BB1L371_adder_eqn);


--BB1L302 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~57
BB1L302_adder_eqn = ( (!BB1L182 & ((BB1L238))) # (BB1L182 & (W1_dout[2])) ) + ( !V1_prev_data_2[1] ) + ( BB1L307 );
BB1L302 = SUM(BB1L302_adder_eqn);

--BB1L303 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~58
BB1L303_adder_eqn = ( (!BB1L182 & ((BB1L238))) # (BB1L182 & (W1_dout[2])) ) + ( !V1_prev_data_2[1] ) + ( BB1L307 );
BB1L303 = CARRY(BB1L303_adder_eqn);


--BB1L238 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~57
BB1L238_adder_eqn = ( W1_dout[2] ) + ( !V1_prev_data_2[0] ) + ( BB1L243 );
BB1L238 = SUM(BB1L238_adder_eqn);

--BB1L239 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~58
BB1L239_adder_eqn = ( W1_dout[2] ) + ( !V1_prev_data_2[0] ) + ( BB1L243 );
BB1L239 = CARRY(BB1L239_adder_eqn);


--BB1L179 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~58
BB1L179_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
BB1L179 = CARRY(BB1L179_adder_eqn);


--BB1L375 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~62
BB1L375_adder_eqn = ( (!BB1L246 & ((BB1L306))) # (BB1L246 & (W1_dout[1])) ) + ( !V1_prev_data_2[1] ) + ( BB1L379 );
BB1L375 = CARRY(BB1L375_adder_eqn);


--BB1L306 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~61
BB1L306_adder_eqn = ( W1_dout[1] ) + ( !V1_prev_data_2[0] ) + ( BB1L311 );
BB1L306 = SUM(BB1L306_adder_eqn);

--BB1L307 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~62
BB1L307_adder_eqn = ( W1_dout[1] ) + ( !V1_prev_data_2[0] ) + ( BB1L311 );
BB1L307 = CARRY(BB1L307_adder_eqn);


--BB1L243 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~62
BB1L243_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
BB1L243 = CARRY(BB1L243_adder_eqn);


--BB1L379 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~66
BB1L379_adder_eqn = ( W1_dout[0] ) + ( !V1_prev_data_2[0] ) + ( BB1L383 );
BB1L379 = CARRY(BB1L379_adder_eqn);


--BB1L311 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~66
BB1L311_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
BB1L311 = CARRY(BB1L311_adder_eqn);


--BB1L383 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~70
BB1L383_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
BB1L383 = CARRY(BB1L383_adder_eqn);


--GB1L1 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|adapted_tdo~0
GB1L1 = AMPP_FUNCTION(!A1L56, !GB1_ram_rom_data_reg[0], !Q1_WORD_SR[0], !A1L60, !A1L55, !GB1_bypass_reg_out, !A1L57);


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(address[0]);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(address[1]);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(address[2]);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(address[3]);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(address[4]);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(A1L98);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(A1L98);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(A1L98);


--LEDR[8] is LEDR[8]
LEDR[8] = OUTPUT(A1L98);


--HEX0[0] is HEX0[0]
HEX0[0] = OUTPUT(CB1L8);


--HEX0[1] is HEX0[1]
HEX0[1] = OUTPUT(CB1L7);


--HEX0[2] is HEX0[2]
HEX0[2] = OUTPUT(CB1L6);


--HEX0[3] is HEX0[3]
HEX0[3] = OUTPUT(CB1L5);


--HEX0[4] is HEX0[4]
HEX0[4] = OUTPUT(CB1L4);


--HEX0[5] is HEX0[5]
HEX0[5] = OUTPUT(CB1L3);


--HEX0[6] is HEX0[6]
HEX0[6] = OUTPUT(CB1L2);


--HEX1[0] is HEX1[0]
HEX1[0] = OUTPUT(CB2L8);


--HEX1[1] is HEX1[1]
HEX1[1] = OUTPUT(CB2L7);


--HEX1[2] is HEX1[2]
HEX1[2] = OUTPUT(CB2L6);


--HEX1[3] is HEX1[3]
HEX1[3] = OUTPUT(CB2L5);


--HEX1[4] is HEX1[4]
HEX1[4] = OUTPUT(CB2L4);


--HEX1[5] is HEX1[5]
HEX1[5] = OUTPUT(CB2L3);


--HEX1[6] is HEX1[6]
HEX1[6] = OUTPUT(CB2L2);


--HEX2[0] is HEX2[0]
HEX2[0] = OUTPUT(CB3L10);


--HEX2[1] is HEX2[1]
HEX2[1] = OUTPUT(CB3L9);


--HEX2[2] is HEX2[2]
HEX2[2] = OUTPUT(CB3L7);


--HEX2[3] is HEX2[3]
HEX2[3] = OUTPUT(CB3L6);


--HEX2[4] is HEX2[4]
HEX2[4] = OUTPUT(CB3L4);


--HEX2[5] is HEX2[5]
HEX2[5] = OUTPUT(CB3L3);


--HEX2[6] is HEX2[6]
HEX2[6] = OUTPUT(CB3L2);


--A1L75 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir
A1L75 = INPUT();


--A1L61 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_
A1L61 = INPUT();


--A1L62 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_
A1L62 = INPUT();


--A1L63 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_
A1L63 = OUTPUT(GB1_is_in_use_reg);


--A1L64 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_
A1L64 = OUTPUT(GB1_ir_loaded_address_reg[0]);


--A1L65 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_
A1L65 = OUTPUT(GB1_ir_loaded_address_reg[1]);


--A1L66 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_
A1L66 = OUTPUT(GB1_ir_loaded_address_reg[2]);


--A1L67 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_
A1L67 = OUTPUT(GB1_ir_loaded_address_reg[3]);


--A1L68 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_
A1L68 = OUTPUT(GB1_ir_loaded_address_reg[4]);


--A1L69 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_
A1L69 = OUTPUT(A1L98);


--A1L70 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_
A1L70 = OUTPUT(A1L98);


--A1L78 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_tdo
A1L78 = OUTPUT(GB1L1);


--address[0] is address[0]
--register power-up is low

address[0] = DFFEAS(A1L3, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--address[1] is address[1]
--register power-up is low

address[1] = DFFEAS(A1L5, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--address[2] is address[2]
--register power-up is low

address[2] = DFFEAS(A1L7, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--address[3] is address[3]
--register power-up is low

address[3] = DFFEAS(A1L9, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--address[4] is address[4]
--register power-up is low

address[4] = DFFEAS(A1L11, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--U1_ones_bcd[0] is lab7:calculator|three_digit_display:disp|ones_bcd[0]
--register power-up is low

U1_ones_bcd[0] = DFFEAS(U1L19, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--U1_ones_bcd[1] is lab7:calculator|three_digit_display:disp|ones_bcd[1]
--register power-up is low

U1_ones_bcd[1] = DFFEAS(U1L3, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--U1_ones_bcd[2] is lab7:calculator|three_digit_display:disp|ones_bcd[2]
--register power-up is low

U1_ones_bcd[2] = DFFEAS(U1L4, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--U1_ones_bcd[3] is lab7:calculator|three_digit_display:disp|ones_bcd[3]
--register power-up is low

U1_ones_bcd[3] = DFFEAS(U1L5, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--CB1L8 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux6~0
CB1L8 = (!U1_ones_bcd[2] & (U1_ones_bcd[1] & (!U1_ones_bcd[0] $ (U1_ones_bcd[3])))) # (U1_ones_bcd[2] & (!U1_ones_bcd[0] & (!U1_ones_bcd[1] $ (U1_ones_bcd[3]))));


--CB1L7 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux5~0
CB1L7 = (!U1_ones_bcd[1] & ((!U1_ones_bcd[0] & ((!U1_ones_bcd[3]))) # (U1_ones_bcd[0] & (!U1_ones_bcd[2])))) # (U1_ones_bcd[1] & (!U1_ones_bcd[2] & (!U1_ones_bcd[0] $ (!U1_ones_bcd[3]))));


--CB1L6 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux4~0
CB1L6 = (!U1_ones_bcd[2] & (!U1_ones_bcd[3] & ((!U1_ones_bcd[1]) # (U1_ones_bcd[0])))) # (U1_ones_bcd[2] & (U1_ones_bcd[0] & (!U1_ones_bcd[1] & U1_ones_bcd[3])));


--CB1L5 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux3~0
CB1L5 = (!U1_ones_bcd[0] & (!U1_ones_bcd[1] $ ((U1_ones_bcd[2])))) # (U1_ones_bcd[0] & ((!U1_ones_bcd[1] & (U1_ones_bcd[2] & !U1_ones_bcd[3])) # (U1_ones_bcd[1] & (!U1_ones_bcd[2] & U1_ones_bcd[3]))));


--CB1L4 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux2~0
CB1L4 = (!U1_ones_bcd[1] & (!U1_ones_bcd[0] & ((U1_ones_bcd[3])))) # (U1_ones_bcd[1] & ((!U1_ones_bcd[2] & ((U1_ones_bcd[3]))) # (U1_ones_bcd[2] & (!U1_ones_bcd[0]))));


--CB1L3 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux1~0
CB1L3 = (!U1_ones_bcd[0] & (!U1_ones_bcd[3] $ (((!U1_ones_bcd[1]) # (U1_ones_bcd[2]))))) # (U1_ones_bcd[0] & (!U1_ones_bcd[1] & (U1_ones_bcd[2] & U1_ones_bcd[3])));


--CB1L1 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux0~0
CB1L1 = (!U1_ones_bcd[0] & ((!U1_ones_bcd[3]) # (!U1_ones_bcd[1] $ (!U1_ones_bcd[2])))) # (U1_ones_bcd[0] & ((!U1_ones_bcd[1]) # (!U1_ones_bcd[2] $ (!U1_ones_bcd[3]))));


--U1_tens_bcd[0] is lab7:calculator|three_digit_display:disp|tens_bcd[0]
--register power-up is low

U1_tens_bcd[0] = DFFEAS(U1L6, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--U1_tens_bcd[1] is lab7:calculator|three_digit_display:disp|tens_bcd[1]
--register power-up is low

U1_tens_bcd[1] = DFFEAS(U1L7, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--U1_tens_bcd[2] is lab7:calculator|three_digit_display:disp|tens_bcd[2]
--register power-up is low

U1_tens_bcd[2] = DFFEAS(U1L8, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--U1_tens_bcd[3] is lab7:calculator|three_digit_display:disp|tens_bcd[3]
--register power-up is low

U1_tens_bcd[3] = DFFEAS(U1L9, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--CB2L8 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux6~0
CB2L8 = (!U1_tens_bcd[2] & (U1_tens_bcd[1] & (!U1_tens_bcd[0] $ (U1_tens_bcd[3])))) # (U1_tens_bcd[2] & (!U1_tens_bcd[0] & (!U1_tens_bcd[1] $ (U1_tens_bcd[3]))));


--CB2L7 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux5~0
CB2L7 = (!U1_tens_bcd[1] & ((!U1_tens_bcd[0] & ((!U1_tens_bcd[3]))) # (U1_tens_bcd[0] & (!U1_tens_bcd[2])))) # (U1_tens_bcd[1] & (!U1_tens_bcd[2] & (!U1_tens_bcd[0] $ (!U1_tens_bcd[3]))));


--CB2L6 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux4~0
CB2L6 = (!U1_tens_bcd[2] & (!U1_tens_bcd[3] & ((!U1_tens_bcd[1]) # (U1_tens_bcd[0])))) # (U1_tens_bcd[2] & (U1_tens_bcd[0] & (!U1_tens_bcd[1] & U1_tens_bcd[3])));


--CB2L5 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux3~0
CB2L5 = (!U1_tens_bcd[0] & (!U1_tens_bcd[1] $ ((U1_tens_bcd[2])))) # (U1_tens_bcd[0] & ((!U1_tens_bcd[1] & (U1_tens_bcd[2] & !U1_tens_bcd[3])) # (U1_tens_bcd[1] & (!U1_tens_bcd[2] & U1_tens_bcd[3]))));


--CB2L4 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux2~0
CB2L4 = (!U1_tens_bcd[1] & (!U1_tens_bcd[0] & ((U1_tens_bcd[3])))) # (U1_tens_bcd[1] & ((!U1_tens_bcd[2] & ((U1_tens_bcd[3]))) # (U1_tens_bcd[2] & (!U1_tens_bcd[0]))));


--CB2L3 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux1~0
CB2L3 = (!U1_tens_bcd[0] & (!U1_tens_bcd[3] $ (((!U1_tens_bcd[1]) # (U1_tens_bcd[2]))))) # (U1_tens_bcd[0] & (!U1_tens_bcd[1] & (U1_tens_bcd[2] & U1_tens_bcd[3])));


--CB2L1 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux0~0
CB2L1 = (!U1_tens_bcd[0] & ((!U1_tens_bcd[3]) # (!U1_tens_bcd[1] $ (!U1_tens_bcd[2])))) # (U1_tens_bcd[0] & ((!U1_tens_bcd[1]) # (!U1_tens_bcd[2] $ (!U1_tens_bcd[3]))));


--U1_hundreds_bcd[0] is lab7:calculator|three_digit_display:disp|hundreds_bcd[0]
--register power-up is low

U1_hundreds_bcd[0] = DFFEAS(U1L10, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--U1_hundreds_bcd[1] is lab7:calculator|three_digit_display:disp|hundreds_bcd[1]
--register power-up is low

U1_hundreds_bcd[1] = DFFEAS(U1L16, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--CB3L10 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux6~0
CB3L10 = (!U1_hundreds_bcd[0] & U1_hundreds_bcd[1]);


--U1_hundreds_bcd[3] is lab7:calculator|three_digit_display:disp|hundreds_bcd[3]
--register power-up is low

U1_hundreds_bcd[3] = DFFEAS(VCC, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--CB3L8 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux5~0
CB3L8 = ((!U1_hundreds_bcd[0] & U1_hundreds_bcd[1])) # (U1_hundreds_bcd[3]);


--CB3L7 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux4~0
CB3L7 = (!U1_hundreds_bcd[0] & (!U1_hundreds_bcd[1] & !U1_hundreds_bcd[3])) # (U1_hundreds_bcd[0] & ((!U1_hundreds_bcd[1]) # (!U1_hundreds_bcd[3])));


--CB3L5 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux3~0
CB3L5 = (!U1_hundreds_bcd[1] $ (!U1_hundreds_bcd[3])) # (U1_hundreds_bcd[0]);


--CB3L4 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux2~0
CB3L4 = (!U1_hundreds_bcd[0] & U1_hundreds_bcd[3]);


--CB3L3 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux1~0
CB3L3 = (!U1_hundreds_bcd[1] & ((U1_hundreds_bcd[3]))) # (U1_hundreds_bcd[1] & (!U1_hundreds_bcd[0]));


--CB3L1 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux0~0
CB3L1 = (!U1_hundreds_bcd[1]) # ((!U1_hundreds_bcd[0] & !U1_hundreds_bcd[3]));


--GB1_is_in_use_reg is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
--register power-up is low

GB1_is_in_use_reg = AMPP_FUNCTION(A1L76, GB1L16, !A1L53);


--GB1_ir_loaded_address_reg[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]
--register power-up is low

GB1_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L76, GB1_ram_rom_addr_reg[0], !GB1L17, A1L58);


--GB1_ir_loaded_address_reg[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]
--register power-up is low

GB1_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L76, GB1_ram_rom_addr_reg[1], !GB1L17, A1L58);


--GB1_ir_loaded_address_reg[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]
--register power-up is low

GB1_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L76, GB1_ram_rom_addr_reg[2], !GB1L17, A1L58);


--GB1_ir_loaded_address_reg[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]
--register power-up is low

GB1_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L76, GB1_ram_rom_addr_reg[3], !GB1L17, A1L58);


--GB1_ir_loaded_address_reg[4] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]
--register power-up is low

GB1_ir_loaded_address_reg[4] = AMPP_FUNCTION(A1L76, GB1_ram_rom_addr_reg[4], !GB1L17, A1L58);


--Q1_WORD_SR[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]
--register power-up is low

Q1_WORD_SR[0] = AMPP_FUNCTION(A1L76, Q1L22, Q1L17);


--A1L55 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_
A1L55 = INPUT();


--GB1_bypass_reg_out is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
--register power-up is low

GB1_bypass_reg_out = AMPP_FUNCTION(A1L76, GB1L7, !A1L53);


--A1L60 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_
A1L60 = INPUT();


--A1L56 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_
A1L56 = INPUT();


--A1L57 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_
A1L57 = INPUT();


--D1_edge is rising_edge_synchronizer:edge_detect_exe|edge
--register power-up is low

D1_edge = DFFEAS(D1L2, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--A1L3 is address[0]~0
A1L3 = !address[0] $ (!D1_edge);


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--A1L5 is address[1]~1
A1L5 = !address[1] $ (((!address[0]) # (!D1_edge)));


--A1L7 is address[2]~2
A1L7 = !address[2] $ (((!address[0]) # ((!address[1]) # (!D1_edge))));


--A1L9 is address[3]~3
A1L9 = ( D1_edge & ( !address[3] $ (((!address[0]) # ((!address[1]) # (!address[2])))) ) ) # ( !D1_edge & ( address[3] ) );


--A1L11 is address[4]~4
A1L11 = ( address[4] & ( D1_edge & ( (!address[0]) # ((!address[1]) # ((!address[2]) # (!address[3]))) ) ) ) # ( !address[4] & ( D1_edge & ( (address[0] & (address[1] & (address[2] & address[3]))) ) ) ) # ( address[4] & ( !D1_edge ) );


--U1L1 is lab7:calculator|three_digit_display:disp|bcd~0
U1L1 = ( C1_result[7] & ( (!C1_result[3] & (!C1_result[5] $ (((!C1_result[4] & C1_result[6]))))) # (C1_result[3] & (C1_result[5] & ((!C1_result[6]) # (C1_result[4])))) ) ) # ( !C1_result[7] & ( (!C1_result[3] & ((!C1_result[4] & (!C1_result[5] & C1_result[6])) # (C1_result[4] & (C1_result[5] & !C1_result[6])))) # (C1_result[3] & (!C1_result[5] $ (((!C1_result[4] & C1_result[6]))))) ) );


--U1L2 is lab7:calculator|three_digit_display:disp|bcd~1
U1L2 = ( C1_result[7] & ( (!C1_result[4] & ((!C1_result[3] & (C1_result[5] & C1_result[6])) # (C1_result[3] & (!C1_result[5] & !C1_result[6])))) # (C1_result[4] & (!C1_result[6] $ (((C1_result[3] & !C1_result[5]))))) ) ) # ( !C1_result[7] & ( (!C1_result[4] & (C1_result[6] & ((!C1_result[3]) # (C1_result[5])))) # (C1_result[4] & (!C1_result[6] & ((!C1_result[5]) # (C1_result[3])))) ) );


--U1L15 is lab7:calculator|three_digit_display:disp|LessThan12~0
U1L15 = ( C1_result[6] & ( C1_result[7] & ( (!C1_result[3] & (((!C1_result[4])))) # (C1_result[3] & ((!C1_result[4] & ((C1_result[5]))) # (C1_result[4] & (C1_result[2] & !C1_result[5])))) ) ) ) # ( !C1_result[6] & ( C1_result[7] & ( (!C1_result[2] & (C1_result[4] & ((!C1_result[5]) # (C1_result[3])))) # (C1_result[2] & (((C1_result[3] & !C1_result[5])) # (C1_result[4]))) ) ) ) # ( C1_result[6] & ( !C1_result[7] & ( (!C1_result[3] & ((!C1_result[4] & ((!C1_result[5]) # (C1_result[2]))) # (C1_result[4] & ((C1_result[5]))))) # (C1_result[3] & (((!C1_result[4])))) ) ) ) # ( !C1_result[6] & ( !C1_result[7] & ( (!C1_result[3] & ((!C1_result[4] & ((C1_result[5]))) # (C1_result[4] & (C1_result[2] & !C1_result[5])))) # (C1_result[3] & (C1_result[4] & ((!C1_result[5]) # (C1_result[2])))) ) ) );


--U1L3 is lab7:calculator|three_digit_display:disp|bcd~2
U1L3 = ( U1L15 & ( (!C1_result[1] & (U1L2 & ((U1L1) # (C1_result[2])))) # (C1_result[1] & ((!U1L2) # (!C1_result[2] $ (U1L1)))) ) ) # ( !U1L15 & ( (!C1_result[1] & (!U1L2 & ((!C1_result[2]) # (!U1L1)))) # (C1_result[1] & (((U1L2) # (U1L1)))) ) );


--U1L4 is lab7:calculator|three_digit_display:disp|bcd~3
U1L4 = ( U1L15 & ( (!C1_result[1] & ((!C1_result[2] & ((!U1L1) # (!U1L2))) # (C1_result[2] & ((U1L2))))) # (C1_result[1] & (C1_result[2])) ) ) # ( !U1L15 & ( (!C1_result[1] & ((!C1_result[2] & ((!U1L2))) # (C1_result[2] & ((U1L2) # (U1L1))))) # (C1_result[1] & (!C1_result[2])) ) );


--U1L5 is lab7:calculator|three_digit_display:disp|bcd~4
U1L5 = ( U1L15 & ( (!C1_result[1] & ((!U1L1) # ((!C1_result[2] & U1L2)))) # (C1_result[1] & ((!C1_result[2] $ (U1L1)) # (U1L2))) ) ) # ( !U1L15 & ( (!U1L1 & ((!U1L2) # ((!C1_result[1] & !C1_result[2])))) # (U1L1 & (((C1_result[2])) # (C1_result[1]))) ) );


--U1L6 is lab7:calculator|three_digit_display:disp|bcd~5
U1L6 = ( U1L15 & ( !U1L2 $ (((!C1_result[1]) # ((!C1_result[2]) # (!U1L1)))) ) ) # ( !U1L15 & ( !U1L2 $ (((U1L1 & ((C1_result[2]) # (C1_result[1]))))) ) );


--U1L7 is lab7:calculator|three_digit_display:disp|bcd~6
U1L7 = ( C1_result[6] & ( C1_result[7] & ( (!C1_result[4] & (((!C1_result[5])))) # (C1_result[4] & ((!C1_result[2]) # ((!C1_result[3]) # (C1_result[5])))) ) ) ) # ( !C1_result[6] & ( C1_result[7] & ( (!C1_result[2] & (C1_result[4] & ((!C1_result[5]) # (C1_result[3])))) # (C1_result[2] & (((C1_result[3] & !C1_result[5])) # (C1_result[4]))) ) ) ) # ( C1_result[6] & ( !C1_result[7] & ( (!C1_result[4] & ((C1_result[5]))) # (C1_result[4] & ((!C1_result[3]) # (!C1_result[5]))) ) ) ) # ( !C1_result[6] & ( !C1_result[7] & ( (!C1_result[3] & ((!C1_result[4] & ((!C1_result[5]))) # (C1_result[4] & ((!C1_result[2]) # (C1_result[5]))))) # (C1_result[3] & ((!C1_result[4]) # ((!C1_result[2] & C1_result[5])))) ) ) );


--U1L8 is lab7:calculator|three_digit_display:disp|bcd~7
U1L8 = ( C1_result[6] & ( C1_result[7] & ( (!C1_result[4]) # (!C1_result[5]) ) ) ) # ( !C1_result[6] & ( C1_result[7] & ( (!C1_result[4] & (!C1_result[5] & ((!C1_result[2]) # (!C1_result[3])))) # (C1_result[4] & (C1_result[5] & ((C1_result[3]) # (C1_result[2])))) ) ) ) # ( C1_result[6] & ( !C1_result[7] & ( (C1_result[5]) # (C1_result[4]) ) ) ) # ( !C1_result[6] & ( !C1_result[7] & ( (!C1_result[5]) # ((!C1_result[3] & !C1_result[4])) ) ) );


--U1L9 is lab7:calculator|three_digit_display:disp|bcd~8
U1L9 = ( C1_result[6] & ( C1_result[7] & ( ((C1_result[5]) # (C1_result[4])) # (C1_result[3]) ) ) ) # ( !C1_result[6] & ( C1_result[7] & ( (!C1_result[4]) # ((!C1_result[5]) # ((!C1_result[2] & !C1_result[3]))) ) ) ) # ( C1_result[6] & ( !C1_result[7] & ( (!C1_result[4] & (((!C1_result[5]) # (C1_result[3])) # (C1_result[2]))) # (C1_result[4] & (((C1_result[5])))) ) ) ) # ( !C1_result[6] & ( !C1_result[7] ) );


--U1L10 is lab7:calculator|three_digit_display:disp|bcd~9
U1L10 = ( C1_result[6] & ( C1_result[7] & ( ((C1_result[5]) # (C1_result[4])) # (C1_result[3]) ) ) ) # ( C1_result[6] & ( !C1_result[7] & ( (!C1_result[5]) # ((!C1_result[2] & (!C1_result[3] & !C1_result[4]))) ) ) ) # ( !C1_result[6] & ( !C1_result[7] ) );


--U1L16 is lab7:calculator|three_digit_display:disp|LessThan13~0
U1L16 = ( C1_result[7] & ( (!C1_result[6]) # ((!C1_result[3] & (!C1_result[4] & !C1_result[5]))) ) ) # ( !C1_result[7] );


--A1L59 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_
A1L59 = INPUT();


--GB1L16 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0
GB1L16 = AMPP_FUNCTION(!GB1_is_in_use_reg, !A1L55, !A1L59);


--A1L76 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_raw_tck
A1L76 = INPUT();


--A1L53 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_clr
A1L53 = INPUT();


--GB1_ram_rom_addr_reg[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]
--register power-up is low

GB1_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L76, GB1L28, !A1L55, GB1L24);


--GB1L17 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0
GB1L17 = AMPP_FUNCTION(!A1L55, !A1L59);


--A1L58 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_
A1L58 = INPUT();


--GB1_ram_rom_addr_reg[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]
--register power-up is low

GB1_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L76, GB1L29, !A1L55, GB1L24);


--GB1_ram_rom_addr_reg[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]
--register power-up is low

GB1_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L76, GB1L30, !A1L55, GB1L24);


--GB1_ram_rom_addr_reg[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]
--register power-up is low

GB1_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L76, GB1L31, !A1L55, GB1L24);


--GB1_ram_rom_addr_reg[4] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]
--register power-up is low

GB1_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L76, GB1L32, !A1L55, GB1L24);


--Q1_WORD_SR[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]
--register power-up is low

Q1_WORD_SR[1] = AMPP_FUNCTION(A1L76, Q1L24, Q1L17);


--A1L79 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_usr1
A1L79 = INPUT();


--A1L74 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr
A1L74 = INPUT();


--A1L73 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr
A1L73 = INPUT();


--Q1_word_counter[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]
--register power-up is low

Q1_word_counter[2] = AMPP_FUNCTION(A1L76, Q1L10, Q1L8);


--Q1_word_counter[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]
--register power-up is low

Q1_word_counter[3] = AMPP_FUNCTION(A1L76, Q1L11, Q1L8);


--Q1_word_counter[4] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]
--register power-up is low

Q1_word_counter[4] = AMPP_FUNCTION(A1L76, Q1L12, Q1L8);


--Q1_word_counter[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]
--register power-up is low

Q1_word_counter[1] = AMPP_FUNCTION(A1L76, Q1L13, Q1L8);


--Q1_word_counter[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]
--register power-up is low

Q1_word_counter[0] = AMPP_FUNCTION(A1L76, Q1L14, Q1L8);


--Q1L21 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0
Q1L21 = AMPP_FUNCTION(!Q1_word_counter[2], !Q1_word_counter[3], !Q1_word_counter[4], !Q1_word_counter[1], !Q1_word_counter[0]);


--Q1L22 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1
Q1L22 = AMPP_FUNCTION(!Q1_WORD_SR[1], !A1L79, !A1L74, !A1L73, !Q1L21);


--A1L71 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr
A1L71 = INPUT();


--A1L54 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_ena
A1L54 = INPUT();


--Q1L17 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2
Q1L17 = AMPP_FUNCTION(!A1L79, !A1L74, !A1L73, !A1L71, !A1L54);


--A1L77 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_tdi
A1L77 = INPUT();


--GB1L7 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0
GB1L7 = AMPP_FUNCTION(!GB1_bypass_reg_out, !A1L54, !A1L77);


--GB1_ram_rom_data_shift_cntr_reg[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
--register power-up is low

GB1_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L76, GB1L56, !A1L58);


--GB1_ram_rom_data_shift_cntr_reg[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]
--register power-up is low

GB1_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L76, GB1L60, !A1L58);


--GB1_ram_rom_data_shift_cntr_reg[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]
--register power-up is low

GB1_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L76, GB1L58, !A1L58);


--GB1_ram_rom_data_shift_cntr_reg[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]
--register power-up is low

GB1_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L76, GB1L54, !A1L58);


--GB1L18 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1
GB1L18 = AMPP_FUNCTION(!A1L56, !A1L58, !GB1_ram_rom_data_shift_cntr_reg[1], !GB1_ram_rom_data_shift_cntr_reg[3], !GB1_ram_rom_data_shift_cntr_reg[2], !GB1_ram_rom_data_shift_cntr_reg[0]);


--GB1L43 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~0
GB1L43 = AMPP_FUNCTION(!A1L56, !A1L57, !A1L79, !A1L73, !A1L54);


--GB1L44 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~1
GB1L44 = AMPP_FUNCTION(!GB1L18, !GB1L43);


--D1_input_zz is rising_edge_synchronizer:edge_detect_exe|input_zz
--register power-up is low

D1_input_zz = DFFEAS(D1_input_z, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D1_input_zzz is rising_edge_synchronizer:edge_detect_exe|input_zzz
--register power-up is low

D1_input_zzz = DFFEAS(D1_input_zz, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D1L2 is rising_edge_synchronizer:edge_detect_exe|edge~0
D1L2 = (!D1_input_zz & D1_input_zzz);


--X1_curr_state.RE_SAVE_MEM is lab7:calculator|fsm:state_machine|curr_state.RE_SAVE_MEM
--register power-up is low

X1_curr_state.RE_SAVE_MEM = DFFEAS(X1L8, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--X1_curr_state.WR_WORK_SAVE is lab7:calculator|fsm:state_machine|curr_state.WR_WORK_SAVE
--register power-up is low

X1_curr_state.WR_WORK_SAVE = DFFEAS(X1_curr_state.RE_SAVE_MEM, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--W1L15 is lab7:calculator|memory:RAM|RAM[0][3]~0
W1L15 = (!X1_curr_state.RE_SAVE_MEM & !X1_curr_state.WR_WORK_SAVE);


--X1_curr_state.EXECUTE is lab7:calculator|fsm:state_machine|curr_state.EXECUTE
--register power-up is low

X1_curr_state.EXECUTE = DFFEAS(X1L7, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--X1_next_state.WR_WORKING_MEM is lab7:calculator|fsm:state_machine|next_state.WR_WORKING_MEM
X1_next_state.WR_WORKING_MEM = (X1_curr_state.EXECUTE) # (X1_curr_state.WR_WORK_SAVE);


--GB1L28 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~0
GB1L28 = AMPP_FUNCTION(!GB1_ram_rom_addr_reg[0], !A1L58, !GB1_ram_rom_addr_reg[1], !A1L79, !A1L73, !A1L54);


--GB1L23 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~1
GB1L23 = AMPP_FUNCTION(!A1L57, !A1L58, !A1L79, !A1L74, !A1L73, !A1L54);


--GB1L24 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~2
GB1L24 = AMPP_FUNCTION(!A1L56, !GB1_ram_rom_data_shift_cntr_reg[1], !GB1_ram_rom_data_shift_cntr_reg[3], !GB1_ram_rom_data_shift_cntr_reg[2], !GB1_ram_rom_data_shift_cntr_reg[0], !GB1L23);


--GB1L19 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2
GB1L19 = AMPP_FUNCTION(!A1L58, !A1L79, !A1L73, !A1L54);


--GB1L29 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~3
GB1L29 = AMPP_FUNCTION(!GB1_ram_rom_addr_reg[0], !GB1_ram_rom_addr_reg[1], !GB1_ram_rom_addr_reg[2], !GB1L19);


--GB1L30 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~4
GB1L30 = AMPP_FUNCTION(!GB1_ram_rom_addr_reg[0], !GB1_ram_rom_addr_reg[1], !GB1_ram_rom_addr_reg[2], !GB1_ram_rom_addr_reg[3], !GB1L19);


--GB1L31 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~5
GB1L31 = AMPP_FUNCTION(!GB1_ram_rom_addr_reg[0], !GB1_ram_rom_addr_reg[1], !GB1_ram_rom_addr_reg[2], !GB1_ram_rom_addr_reg[3], !GB1_ram_rom_addr_reg[4], !GB1L19);


--GB1L5 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~0
GB1L5 = AMPP_FUNCTION(!GB1_ram_rom_addr_reg[0], !GB1_ram_rom_addr_reg[1], !GB1_ram_rom_addr_reg[2], !GB1_ram_rom_addr_reg[3], !GB1_ram_rom_addr_reg[4]);


--GB1L32 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~6
GB1L32 = AMPP_FUNCTION(!A1L58, !A1L79, !A1L73, !A1L54, !A1L77, !GB1L5);


--Q1_WORD_SR[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]
--register power-up is low

Q1_WORD_SR[2] = AMPP_FUNCTION(A1L76, Q1L26, Q1L17);


--Q1L23 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3
Q1L23 = AMPP_FUNCTION(!Q1_word_counter[2], !Q1_word_counter[3], !Q1_word_counter[4], !Q1_word_counter[1], !Q1_word_counter[0]);


--Q1L24 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4
Q1L24 = AMPP_FUNCTION(!A1L79, !A1L74, !A1L73, !Q1_WORD_SR[2], !Q1L23);


--Q1_clear_signal is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal
Q1_clear_signal = AMPP_FUNCTION(!A1L79, !A1L74);


--Q1L10 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0
Q1L10 = AMPP_FUNCTION(!Q1_clear_signal, !Q1_word_counter[2], !Q1_word_counter[3], !Q1_word_counter[4], !Q1_word_counter[1], !Q1_word_counter[0]);


--Q1L8 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1
Q1L8 = AMPP_FUNCTION(!A1L79, !A1L74, !A1L73, !A1L71, !A1L54);


--Q1L11 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2
Q1L11 = AMPP_FUNCTION(!Q1_clear_signal, !Q1_word_counter[2], !Q1_word_counter[3], !Q1_word_counter[1], !Q1_word_counter[0]);


--Q1L12 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3
Q1L12 = AMPP_FUNCTION(!Q1_clear_signal, !Q1_word_counter[2], !Q1_word_counter[3], !Q1_word_counter[4], !Q1_word_counter[1], !Q1_word_counter[0]);


--Q1L2 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0
Q1L2 = AMPP_FUNCTION(!Q1_word_counter[2], !Q1_word_counter[3], !Q1_word_counter[4], !Q1_word_counter[1], !Q1_word_counter[0]);


--Q1L13 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4
Q1L13 = AMPP_FUNCTION(!A1L79, !A1L74, !Q1_word_counter[1], !Q1_word_counter[0], !Q1L2);


--Q1L14 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5
Q1L14 = AMPP_FUNCTION(!A1L79, !A1L74, !Q1_word_counter[0], !Q1L2);


--A1L72 is jtag.bp.rom_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr
A1L72 = INPUT();


--GB1L8 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0
GB1L8 = AMPP_FUNCTION(!A1L57, !A1L79, !A1L54, !A1L72);


--GB1L56 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0
GB1L56 = AMPP_FUNCTION(!GB1_ram_rom_data_shift_cntr_reg[1], !GB1_ram_rom_data_shift_cntr_reg[3], !GB1_ram_rom_data_shift_cntr_reg[2], !GB1_ram_rom_data_shift_cntr_reg[0], !GB1L43);


--GB1L60 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1
GB1L60 = AMPP_FUNCTION(!GB1_ram_rom_data_shift_cntr_reg[1], !GB1_ram_rom_data_shift_cntr_reg[3], !GB1_ram_rom_data_shift_cntr_reg[2], !GB1_ram_rom_data_shift_cntr_reg[0], !GB1L43);


--GB1L58 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2
GB1L58 = AMPP_FUNCTION(!GB1_ram_rom_data_shift_cntr_reg[1], !GB1_ram_rom_data_shift_cntr_reg[3], !GB1_ram_rom_data_shift_cntr_reg[2], !GB1_ram_rom_data_shift_cntr_reg[0], !GB1L43);


--GB1L54 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3
GB1L54 = AMPP_FUNCTION(!GB1_ram_rom_data_shift_cntr_reg[1], !GB1_ram_rom_data_shift_cntr_reg[3], !GB1_ram_rom_data_shift_cntr_reg[2], !GB1_ram_rom_data_shift_cntr_reg[0], !GB1L43);


--D1_input_z is rising_edge_synchronizer:edge_detect_exe|input_z
--register power-up is low

D1_input_z = DFFEAS(D1L6, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--W1_RAM[0][0] is lab7:calculator|memory:RAM|RAM[0][0]
--register power-up is low

W1_RAM[0][0] = DFFEAS(C1_result[0], CLOCK_50, KEY[0],  , W1L16,  ,  ,  ,  );


--W1_RAM[1][0] is lab7:calculator|memory:RAM|RAM[1][0]
--register power-up is low

W1_RAM[1][0] = DFFEAS(C1_result[0], CLOCK_50, KEY[0],  , X1_curr_state.WR_SAVE_MEM,  ,  ,  ,  );


--X1_curr_state.RE_WORKING_MEM is lab7:calculator|fsm:state_machine|curr_state.RE_WORKING_MEM
--register power-up is low

X1_curr_state.RE_WORKING_MEM = DFFEAS(X1L11, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--X1_curr_state.WR_WORKING_MEM is lab7:calculator|fsm:state_machine|curr_state.WR_WORKING_MEM
--register power-up is low

X1_curr_state.WR_WORKING_MEM = DFFEAS(X1_next_state.WR_WORKING_MEM, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--X1_WideOr1 is lab7:calculator|fsm:state_machine|WideOr1
X1_WideOr1 = (!X1_curr_state.EXECUTE & (X1_curr_state.RE_WORKING_MEM & !X1_curr_state.WR_WORKING_MEM));


--V1_prev_data_2[8] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[8]
--register power-up is low

V1_prev_data_2[8] = DFFEAS(V1_prev_data_1[8], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--T1L387 is lab7:calculator|alu:calc_unit|result_temp~0
T1L387 = (!V1_prev_data_2[8] & ((T1L45))) # (V1_prev_data_2[8] & (!BB1L314));


--V1_prev_data_2[9] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[9]
--register power-up is low

V1_prev_data_2[9] = DFFEAS(V1_prev_data_1[9], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D4_edge is lab7:calculator|rising_edge_synchronizer:detect_mr|edge
--register power-up is low

D4_edge = DFFEAS(D4L2, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D3_edge is lab7:calculator|rising_edge_synchronizer:detect_ms|edge
--register power-up is low

D3_edge = DFFEAS(D3L2, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--X1L8 is lab7:calculator|fsm:state_machine|next_state.RE_SAVE_MEM~0
X1L8 = (!X1_curr_state.RE_WORKING_MEM & (D4_edge & !D3_edge));


--D2_edge is lab7:calculator|rising_edge_synchronizer:detect_exe|edge
--register power-up is low

D2_edge = DFFEAS(D2L2, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--X1L7 is lab7:calculator|fsm:state_machine|next_state.EXECUTE~0
X1L7 = (!X1_curr_state.RE_WORKING_MEM & (!D4_edge & (!D3_edge & D2_edge)));


--W1_RAM[0][1] is lab7:calculator|memory:RAM|RAM[0][1]
--register power-up is low

W1_RAM[0][1] = DFFEAS(C1_result[1], CLOCK_50, KEY[0],  , W1L16,  ,  ,  ,  );


--W1_RAM[1][1] is lab7:calculator|memory:RAM|RAM[1][1]
--register power-up is low

W1_RAM[1][1] = DFFEAS(C1_result[1], CLOCK_50, KEY[0],  , X1_curr_state.WR_SAVE_MEM,  ,  ,  ,  );


--T1L388 is lab7:calculator|alu:calc_unit|result_temp~1
T1L388 = (!V1_prev_data_2[8] & ((T1L46))) # (V1_prev_data_2[8] & (!BB1L246));


--W1_RAM[0][2] is lab7:calculator|memory:RAM|RAM[0][2]
--register power-up is low

W1_RAM[0][2] = DFFEAS(C1_result[2], CLOCK_50, KEY[0],  , W1L16,  ,  ,  ,  );


--W1_RAM[1][2] is lab7:calculator|memory:RAM|RAM[1][2]
--register power-up is low

W1_RAM[1][2] = DFFEAS(C1_result[2], CLOCK_50, KEY[0],  , X1_curr_state.WR_SAVE_MEM,  ,  ,  ,  );


--T1L389 is lab7:calculator|alu:calc_unit|result_temp~2
T1L389 = (!V1_prev_data_2[8] & ((T1L47))) # (V1_prev_data_2[8] & (!BB1L182));


--W1_RAM[0][3] is lab7:calculator|memory:RAM|RAM[0][3]
--register power-up is low

W1_RAM[0][3] = DFFEAS(C1_result[3], CLOCK_50, KEY[0],  , W1L16,  ,  ,  ,  );


--W1_RAM[1][3] is lab7:calculator|memory:RAM|RAM[1][3]
--register power-up is low

W1_RAM[1][3] = DFFEAS(C1_result[3], CLOCK_50, KEY[0],  , X1_curr_state.WR_SAVE_MEM,  ,  ,  ,  );


--T1L390 is lab7:calculator|alu:calc_unit|result_temp~3
T1L390 = (!V1_prev_data_2[8] & ((T1L48))) # (V1_prev_data_2[8] & (!BB1L122));


--W1_RAM[0][4] is lab7:calculator|memory:RAM|RAM[0][4]
--register power-up is low

W1_RAM[0][4] = DFFEAS(C1_result[4], CLOCK_50, KEY[0],  , W1L16,  ,  ,  ,  );


--W1_RAM[1][4] is lab7:calculator|memory:RAM|RAM[1][4]
--register power-up is low

W1_RAM[1][4] = DFFEAS(C1_result[4], CLOCK_50, KEY[0],  , X1_curr_state.WR_SAVE_MEM,  ,  ,  ,  );


--T1L391 is lab7:calculator|alu:calc_unit|result_temp~4
T1L391 = (!V1_prev_data_2[8] & ((T1L49))) # (V1_prev_data_2[8] & (!BB1L66));


--W1_RAM[0][5] is lab7:calculator|memory:RAM|RAM[0][5]
--register power-up is low

W1_RAM[0][5] = DFFEAS(C1_result[5], CLOCK_50, KEY[0],  , W1L16,  ,  ,  ,  );


--W1_RAM[1][5] is lab7:calculator|memory:RAM|RAM[1][5]
--register power-up is low

W1_RAM[1][5] = DFFEAS(C1_result[5], CLOCK_50, KEY[0],  , X1_curr_state.WR_SAVE_MEM,  ,  ,  ,  );


--T1L392 is lab7:calculator|alu:calc_unit|result_temp~5
T1L392 = (!V1_prev_data_2[8] & ((T1L50))) # (V1_prev_data_2[8] & (!BB1L14));


--W1_RAM[0][6] is lab7:calculator|memory:RAM|RAM[0][6]
--register power-up is low

W1_RAM[0][6] = DFFEAS(C1_result[6], CLOCK_50, KEY[0],  , W1L16,  ,  ,  ,  );


--W1_RAM[1][6] is lab7:calculator|memory:RAM|RAM[1][6]
--register power-up is low

W1_RAM[1][6] = DFFEAS(C1_result[6], CLOCK_50, KEY[0],  , X1_curr_state.WR_SAVE_MEM,  ,  ,  ,  );


--T1L393 is lab7:calculator|alu:calc_unit|result_temp~6
T1L393 = (!V1_prev_data_2[8] & ((T1L51))) # (V1_prev_data_2[8] & (!BB1L586));


--W1_RAM[0][7] is lab7:calculator|memory:RAM|RAM[0][7]
--register power-up is low

W1_RAM[0][7] = DFFEAS(C1_result[7], CLOCK_50, KEY[0],  , W1L16,  ,  ,  ,  );


--W1_RAM[1][7] is lab7:calculator|memory:RAM|RAM[1][7]
--register power-up is low

W1_RAM[1][7] = DFFEAS(C1_result[7], CLOCK_50, KEY[0],  , X1_curr_state.WR_SAVE_MEM,  ,  ,  ,  );


--T1L394 is lab7:calculator|alu:calc_unit|result_temp~7
T1L394 = (!V1_prev_data_2[8] & ((T1L52))) # (V1_prev_data_2[8] & (!BB1L542));


--Q1_WORD_SR[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]
--register power-up is low

Q1_WORD_SR[3] = AMPP_FUNCTION(A1L76, Q1L28, Q1L17);


--Q1L25 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5
Q1L25 = AMPP_FUNCTION(!Q1_word_counter[2], !Q1_word_counter[3], !Q1_word_counter[4], !Q1_word_counter[1], !Q1_word_counter[0]);


--Q1L26 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6
Q1L26 = AMPP_FUNCTION(!A1L79, !A1L74, !A1L73, !Q1_WORD_SR[3], !Q1L25);


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--W1L16 is lab7:calculator|memory:RAM|RAM[0][3]~1
W1L16 = ( X1_curr_state.WR_WORKING_MEM & ( (!X1_curr_state.RE_SAVE_MEM & (!X1_curr_state.WR_WORK_SAVE & X1_curr_state.RE_WORKING_MEM)) ) ) # ( !X1_curr_state.WR_WORKING_MEM & ( (!X1_curr_state.RE_SAVE_MEM & (!X1_curr_state.WR_WORK_SAVE & (X1_curr_state.EXECUTE & X1_curr_state.RE_WORKING_MEM))) ) );


--X1_curr_state.WR_SAVE_MEM is lab7:calculator|fsm:state_machine|curr_state.WR_SAVE_MEM
--register power-up is low

X1_curr_state.WR_SAVE_MEM = DFFEAS(X1L9, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--X1L11 is lab7:calculator|fsm:state_machine|Selector0~0
X1L11 = ( D2_edge & ( !X1_curr_state.WR_SAVE_MEM & ( !X1_curr_state.WR_WORKING_MEM ) ) ) # ( !D2_edge & ( !X1_curr_state.WR_SAVE_MEM & ( (!X1_curr_state.WR_WORKING_MEM & (((D3_edge) # (D4_edge)) # (X1_curr_state.RE_WORKING_MEM))) ) ) );


--V1_prev_data_2[0] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[0]
--register power-up is low

V1_prev_data_2[0] = DFFEAS(V1_prev_data_1[0], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_1[8] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[8]
--register power-up is low

V1_prev_data_1[8] = DFFEAS(A1L96, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_2[1] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[1]
--register power-up is low

V1_prev_data_2[1] = DFFEAS(V1_prev_data_1[1], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_2[2] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[2]
--register power-up is low

V1_prev_data_2[2] = DFFEAS(V1_prev_data_1[2], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_2[3] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[3]
--register power-up is low

V1_prev_data_2[3] = DFFEAS(V1_prev_data_1[3], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_2[4] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[4]
--register power-up is low

V1_prev_data_2[4] = DFFEAS(V1_prev_data_1[4], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_2[5] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[5]
--register power-up is low

V1_prev_data_2[5] = DFFEAS(V1_prev_data_1[5], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_2[6] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[6]
--register power-up is low

V1_prev_data_2[6] = DFFEAS(V1_prev_data_1[6], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_2[7] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[7]
--register power-up is low

V1_prev_data_2[7] = DFFEAS(V1_prev_data_1[7], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_1[9] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[9]
--register power-up is low

V1_prev_data_1[9] = DFFEAS(A1L97, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D4_input_zz is lab7:calculator|rising_edge_synchronizer:detect_mr|input_zz
--register power-up is low

D4_input_zz = DFFEAS(D4_input_z, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D4_input_zzz is lab7:calculator|rising_edge_synchronizer:detect_mr|input_zzz
--register power-up is low

D4_input_zzz = DFFEAS(D4_input_zz, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D4L2 is lab7:calculator|rising_edge_synchronizer:detect_mr|edge~0
D4L2 = (!D4_input_zz & D4_input_zzz);


--D3_input_zz is lab7:calculator|rising_edge_synchronizer:detect_ms|input_zz
--register power-up is low

D3_input_zz = DFFEAS(D3_input_z, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D3_input_zzz is lab7:calculator|rising_edge_synchronizer:detect_ms|input_zzz
--register power-up is low

D3_input_zzz = DFFEAS(D3_input_zz, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D3L2 is lab7:calculator|rising_edge_synchronizer:detect_ms|edge~0
D3L2 = (!D3_input_zz & D3_input_zzz);


--D2_input_zz is lab7:calculator|rising_edge_synchronizer:detect_exe|input_zz
--register power-up is low

D2_input_zz = DFFEAS(D2_input_z, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D2_input_zzz is lab7:calculator|rising_edge_synchronizer:detect_exe|input_zzz
--register power-up is low

D2_input_zzz = DFFEAS(D2_input_zz, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D2L2 is lab7:calculator|rising_edge_synchronizer:detect_exe|edge~0
D2L2 = (!D2_input_zz & D2_input_zzz);


--Q1L27 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7
Q1L27 = AMPP_FUNCTION(!Q1_word_counter[2], !Q1_word_counter[3], !Q1_word_counter[4], !Q1_word_counter[1]);


--Q1L28 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8
Q1L28 = AMPP_FUNCTION(!A1L79, !A1L74, !A1L73, !Q1_word_counter[0], !A1L77, !Q1L27);


--X1L9 is lab7:calculator|fsm:state_machine|next_state.WR_SAVE_MEM~0
X1L9 = (!X1_curr_state.RE_WORKING_MEM & D3_edge);


--V1_prev_data_1[0] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[0]
--register power-up is low

V1_prev_data_1[0] = DFFEAS(instruction[0], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--instruction[13] is instruction[13]
--register power-up is low

instruction[13] = DFFEAS(FB1_q_a[13], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--instruction[10] is instruction[10]
--register power-up is low

instruction[10] = DFFEAS(FB1_q_a[10], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--instruction[12] is instruction[12]
--register power-up is low

instruction[12] = DFFEAS(FB1_q_a[12], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--instruction[11] is instruction[11]
--register power-up is low

instruction[11] = DFFEAS(FB1_q_a[11], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--A1L96 is op_2bit~0
A1L96 = (!instruction[13] & (!instruction[10] & (!instruction[12] $ (!instruction[11]))));


--BB1L786 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[221]~0
BB1L786 = (!BB1L182 & BB1L186);


--BB1L765 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[204]~1
BB1L765 = (!BB1L122 & BB1L126);


--BB1L746 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[187]~2
BB1L746 = (!BB1L66 & BB1L70);


--BB1L728 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[170]~3
BB1L728 = (!BB1L14 & BB1L18);


--BB1L712 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[153]~4
BB1L712 = (!BB1L586 & BB1L590);


--BB1L697 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[136]~5
BB1L697 = (!BB1L542 & BB1L546);


--BB1L684 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[119]~6
BB1L684 = (!BB1L506 & BB1L510);


--BB1L669 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[102]~7
BB1L669 = (!V1_prev_data_2[7] & (!BB1L474 & BB1L478));


--BB1_sel[85] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[85]
BB1_sel[85] = (V1_prev_data_2[6]) # (V1_prev_data_2[7]);


--BB1_sel[68] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[68]
BB1_sel[68] = ((V1_prev_data_2[5]) # (V1_prev_data_2[6])) # (V1_prev_data_2[7]);


--BB1L657 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[68]~8
BB1L657 = (!BB1_sel[68] & (!BB1L422 & BB1L426));


--BB1_sel[51] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[51]
BB1_sel[51] = (((V1_prev_data_2[4]) # (V1_prev_data_2[5])) # (V1_prev_data_2[6])) # (V1_prev_data_2[7]);


--BB1_sel[34] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[34]
BB1_sel[34] = ( V1_prev_data_2[3] ) # ( !V1_prev_data_2[3] & ( (((V1_prev_data_2[4]) # (V1_prev_data_2[5])) # (V1_prev_data_2[6])) # (V1_prev_data_2[7]) ) );


--BB1L647 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[34]~9
BB1L647 = (!BB1_sel[34] & (!BB1L386 & BB1L390));


--BB1L644 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[17]~10
BB1L644 = (!BB1L2 & (!V1_prev_data_2[2] & (!BB1_sel[34] & BB1L6)));


--BB1L648 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[34]~11
BB1L648 = (BB1L644 & ((BB1L386) # (BB1_sel[34])));


--BB1L652 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[51]~12
BB1L652 = ( BB1L648 & ( ((BB1L406) # (BB1L402)) # (BB1_sel[51]) ) ) # ( !BB1L648 & ( (!BB1_sel[51] & ((!BB1L402 & ((BB1L406))) # (BB1L402 & (BB1L647)))) # (BB1_sel[51] & (((BB1L647)))) ) );


--BB1L658 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[68]~13
BB1L658 = (BB1L652 & ((BB1L422) # (BB1_sel[68])));


--BB1L664 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[85]~14
BB1L664 = ( BB1L658 & ( ((BB1L450) # (BB1L446)) # (BB1_sel[85]) ) ) # ( !BB1L658 & ( (!BB1_sel[85] & ((!BB1L446 & ((BB1L450))) # (BB1L446 & (BB1L657)))) # (BB1_sel[85] & (((BB1L657)))) ) );


--BB1L670 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[102]~15
BB1L670 = (BB1L664 & ((BB1L474) # (V1_prev_data_2[7])));


--BB1L685 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[119]~16
BB1L685 = (BB1L506 & ((BB1L670) # (BB1L669)));


--BB1L698 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[136]~17
BB1L698 = (BB1L542 & ((BB1L685) # (BB1L684)));


--BB1L713 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[153]~18
BB1L713 = (BB1L586 & ((BB1L698) # (BB1L697)));


--BB1L729 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[170]~19
BB1L729 = (BB1L14 & ((BB1L713) # (BB1L712)));


--BB1L747 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[187]~20
BB1L747 = (BB1L66 & ((BB1L729) # (BB1L728)));


--BB1L766 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[204]~21
BB1L766 = (BB1L122 & ((BB1L747) # (BB1L746)));


--BB1L787 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[221]~22
BB1L787 = (BB1L182 & ((BB1L766) # (BB1L765)));


--V1_prev_data_1[1] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[1]
--register power-up is low

V1_prev_data_1[1] = DFFEAS(instruction[1], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_1[2] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[2]
--register power-up is low

V1_prev_data_1[2] = DFFEAS(instruction[2], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_1[3] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[3]
--register power-up is low

V1_prev_data_1[3] = DFFEAS(instruction[3], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_1[4] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[4]
--register power-up is low

V1_prev_data_1[4] = DFFEAS(instruction[4], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_1[5] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[5]
--register power-up is low

V1_prev_data_1[5] = DFFEAS(instruction[5], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_1[6] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[6]
--register power-up is low

V1_prev_data_1[6] = DFFEAS(instruction[6], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--V1_prev_data_1[7] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[7]
--register power-up is low

V1_prev_data_1[7] = DFFEAS(instruction[7], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--A1L97 is sw_sig[9]~0
A1L97 = (!instruction[13] & (!instruction[12] & (!instruction[10] $ (!instruction[11]))));


--D4_input_z is lab7:calculator|rising_edge_synchronizer:detect_mr|input_z
--register power-up is low

D4_input_z = DFFEAS(instruction[9], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D3_input_z is lab7:calculator|rising_edge_synchronizer:detect_ms|input_z
--register power-up is low

D3_input_z = DFFEAS(instruction[8], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D2_input_z is lab7:calculator|rising_edge_synchronizer:detect_exe|input_z
--register power-up is low

D2_input_z = DFFEAS(A1L85, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--instruction[0] is instruction[0]
--register power-up is low

instruction[0] = DFFEAS(FB1_q_a[0], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--BB1_selnose[85] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|selnose[85]
BB1_selnose[85] = (BB1L446) # (BB1_sel[85]);


--BB1_selnose[51] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|selnose[51]
BB1_selnose[51] = (BB1L402) # (BB1_sel[51]);


--BB1_selnose[17] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|selnose[17]
BB1_selnose[17] = ((BB1_sel[34]) # (V1_prev_data_2[2])) # (BB1L2);


--BB1L784 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[220]~23
BB1L784 = (!BB1L182 & BB1L190);


--BB1L744 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[186]~24
BB1L744 = (!BB1L66 & BB1L74);


--BB1L710 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[152]~25
BB1L710 = (!BB1L586 & BB1L594);


--BB1_selnose[102] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|selnose[102]
BB1_selnose[102] = (BB1L474) # (V1_prev_data_2[7]);


--BB1L643 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[16]~26
BB1L643 = (!BB1L2 & (!V1_prev_data_2[2] & (!BB1_sel[34] & BB1L10)));


--BB1L646 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[33]~27
BB1L646 = (!BB1_sel[34] & ((!BB1L386 & (BB1L394)) # (BB1L386 & ((BB1L643))))) # (BB1_sel[34] & (((BB1L643))));


--BB1L651 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[50]~28
BB1L651 = (!BB1_sel[51] & ((!BB1L402 & (BB1L410)) # (BB1L402 & ((BB1L646))))) # (BB1_sel[51] & (((BB1L646))));


--BB1L656 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[67]~29
BB1L656 = (!BB1_sel[68] & ((!BB1L422 & ((BB1L430))) # (BB1L422 & (BB1L651)))) # (BB1_sel[68] & (((BB1L651))));


--BB1L663 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[84]~30
BB1L663 = (!BB1_sel[85] & ((!BB1L446 & ((BB1L454))) # (BB1L446 & (BB1L656)))) # (BB1_sel[85] & (((BB1L656))));


--BB1L681 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[118]~31
BB1L681 = ( BB1L514 & ( (!BB1L506) # ((!BB1_selnose[102] & ((BB1L482))) # (BB1_selnose[102] & (BB1L663))) ) ) # ( !BB1L514 & ( (BB1L506 & ((!BB1_selnose[102] & ((BB1L482))) # (BB1_selnose[102] & (BB1L663)))) ) );


--BB1L696 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[135]~32
BB1L696 = (!BB1L542 & ((BB1L550))) # (BB1L542 & (BB1L681));


--BB1L711 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[152]~33
BB1L711 = (BB1L586 & BB1L696);


--BB1L727 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[169]~34
BB1L727 = (!BB1L14 & (((BB1L22)))) # (BB1L14 & (((BB1L711)) # (BB1L710)));


--BB1L745 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[186]~35
BB1L745 = (BB1L66 & BB1L727);


--BB1L764 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[203]~36
BB1L764 = (!BB1L122 & (((BB1L130)))) # (BB1L122 & (((BB1L745)) # (BB1L744)));


--BB1L785 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[220]~37
BB1L785 = (BB1L182 & BB1L764);


--instruction[1] is instruction[1]
--register power-up is low

instruction[1] = DFFEAS(FB1_q_a[1], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--instruction[2] is instruction[2]
--register power-up is low

instruction[2] = DFFEAS(FB1_q_a[2], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--instruction[3] is instruction[3]
--register power-up is low

instruction[3] = DFFEAS(FB1_q_a[3], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--instruction[4] is instruction[4]
--register power-up is low

instruction[4] = DFFEAS(FB1_q_a[4], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--instruction[5] is instruction[5]
--register power-up is low

instruction[5] = DFFEAS(FB1_q_a[5], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--instruction[6] is instruction[6]
--register power-up is low

instruction[6] = DFFEAS(FB1_q_a[6], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--instruction[7] is instruction[7]
--register power-up is low

instruction[7] = DFFEAS(FB1_q_a[7], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--instruction[9] is instruction[9]
--register power-up is low

instruction[9] = DFFEAS(FB1_q_a[9], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--instruction[8] is instruction[8]
--register power-up is low

instruction[8] = DFFEAS(FB1_q_a[8], CLOCK_50,  ,  , KEY[0],  ,  ,  ,  );


--decode_en is decode_en
--register power-up is low

decode_en = DFFEAS(D1_edge, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--A1L85 is keys_sig[3]~0
A1L85 = (!instruction[9] & (!instruction[8] & decode_en));


--BB1L682 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[118]~38
BB1L682 = (!BB1L506 & BB1L514);


--BB1L683 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[118]~39
BB1L683 = (BB1L506 & ((!BB1_selnose[102] & ((BB1L482))) # (BB1_selnose[102] & (BB1L663))));


--BB1L762 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[202]~40
BB1L762 = (!BB1L122 & BB1L134);


--BB1L725 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[168]~41
BB1L725 = (!BB1L14 & BB1L26);


--BB1L694 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[134]~42
BB1L694 = (!BB1L542 & BB1L554);


--BB1L667 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[100]~43
BB1L667 = (!V1_prev_data_2[7] & (!BB1L474 & BB1L486));


--BB1L645 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[32]~44
BB1L645 = (!BB1_sel[34] & (!BB1L386 & BB1L398));


--BB1L650 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[49]~45
BB1L650 = (!BB1_sel[51] & ((!BB1L402 & (BB1L414)) # (BB1L402 & ((BB1L645))))) # (BB1_sel[51] & (((BB1L645))));


--BB1L655 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[66]~46
BB1L655 = (!BB1_sel[68] & ((!BB1L422 & (BB1L434)) # (BB1L422 & ((BB1L650))))) # (BB1_sel[68] & (((BB1L650))));


--BB1L662 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[83]~47
BB1L662 = (!BB1_sel[85] & ((!BB1L446 & ((BB1L458))) # (BB1L446 & (BB1L655)))) # (BB1_sel[85] & (((BB1L655))));


--BB1L668 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[100]~48
BB1L668 = (BB1L662 & ((BB1L474) # (V1_prev_data_2[7])));


--BB1L680 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[117]~49
BB1L680 = (!BB1L506 & (((BB1L518)))) # (BB1L506 & (((BB1L668)) # (BB1L667)));


--BB1L695 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[134]~50
BB1L695 = (BB1L542 & BB1L680);


--BB1L709 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[151]~51
BB1L709 = (!BB1L586 & (((BB1L598)))) # (BB1L586 & (((BB1L695)) # (BB1L694)));


--BB1L726 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[168]~52
BB1L726 = (BB1L14 & BB1L709);


--BB1L743 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[185]~53
BB1L743 = (!BB1L66 & (((BB1L78)))) # (BB1L66 & (((BB1L726)) # (BB1L725)));


--BB1L763 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[202]~54
BB1L763 = (BB1L122 & BB1L743);


--BB1L783 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[219]~55
BB1L783 = (!BB1L182 & (((BB1L194)))) # (BB1L182 & (((BB1L763)) # (BB1L762)));


--BB1L781 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[218]~56
BB1L781 = (!BB1L182 & BB1L198);


--BB1L741 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[184]~57
BB1L741 = (!BB1L66 & BB1L82);


--BB1L707 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[150]~58
BB1L707 = (!BB1L586 & BB1L602);


--BB1L649 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[48]~59
BB1L649 = (!BB1_sel[51] & (!BB1L402 & BB1L418));


--BB1L654 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[65]~60
BB1L654 = (!BB1_sel[68] & ((!BB1L422 & (BB1L438)) # (BB1L422 & ((BB1L649))))) # (BB1_sel[68] & (((BB1L649))));


--BB1L661 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[82]~61
BB1L661 = (!BB1_sel[85] & ((!BB1L446 & (BB1L462)) # (BB1L446 & ((BB1L654))))) # (BB1_sel[85] & (((BB1L654))));


--BB1L677 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[116]~62
BB1L677 = ( BB1L522 & ( (!BB1L506) # ((!BB1_selnose[102] & ((BB1L490))) # (BB1_selnose[102] & (BB1L661))) ) ) # ( !BB1L522 & ( (BB1L506 & ((!BB1_selnose[102] & ((BB1L490))) # (BB1_selnose[102] & (BB1L661)))) ) );


--BB1L693 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[133]~63
BB1L693 = (!BB1L542 & ((BB1L558))) # (BB1L542 & (BB1L677));


--BB1L708 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[150]~64
BB1L708 = (BB1L586 & BB1L693);


--BB1L724 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[167]~65
BB1L724 = (!BB1L14 & (((BB1L30)))) # (BB1L14 & (((BB1L708)) # (BB1L707)));


--BB1L742 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[184]~66
BB1L742 = (BB1L66 & BB1L724);


--BB1L761 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[201]~67
BB1L761 = (!BB1L122 & (((BB1L138)))) # (BB1L122 & (((BB1L742)) # (BB1L741)));


--BB1L782 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[218]~68
BB1L782 = (BB1L182 & BB1L761);


--BB1L678 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[116]~69
BB1L678 = (!BB1L506 & BB1L522);


--BB1L679 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[116]~70
BB1L679 = (BB1L506 & ((!BB1_selnose[102] & ((BB1L490))) # (BB1_selnose[102] & (BB1L661))));


--BB1L759 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[200]~71
BB1L759 = (!BB1L122 & BB1L142);


--BB1L722 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[166]~72
BB1L722 = (!BB1L14 & BB1L34);


--BB1L691 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[132]~73
BB1L691 = (!BB1L542 & BB1L562);


--BB1L665 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[98]~74
BB1L665 = (!V1_prev_data_2[7] & (!BB1L474 & BB1L494));


--BB1L653 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[64]~75
BB1L653 = (!BB1_sel[68] & (!BB1L422 & BB1L442));


--BB1L660 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[81]~76
BB1L660 = (!BB1_sel[85] & ((!BB1L446 & (BB1L466)) # (BB1L446 & ((BB1L653))))) # (BB1_sel[85] & (((BB1L653))));


--BB1L666 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[98]~77
BB1L666 = (BB1L660 & ((BB1L474) # (V1_prev_data_2[7])));


--BB1L676 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[115]~78
BB1L676 = (!BB1L506 & (((BB1L526)))) # (BB1L506 & (((BB1L666)) # (BB1L665)));


--BB1L692 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[132]~79
BB1L692 = (BB1L542 & BB1L676);


--BB1L706 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[149]~80
BB1L706 = (!BB1L586 & (((BB1L606)))) # (BB1L586 & (((BB1L692)) # (BB1L691)));


--BB1L723 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[166]~81
BB1L723 = (BB1L14 & BB1L706);


--BB1L740 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[183]~82
BB1L740 = (!BB1L66 & (((BB1L86)))) # (BB1L66 & (((BB1L723)) # (BB1L722)));


--BB1L760 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[200]~83
BB1L760 = (BB1L122 & BB1L740);


--BB1L780 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[217]~84
BB1L780 = (!BB1L182 & (((BB1L202)))) # (BB1L182 & (((BB1L760)) # (BB1L759)));


--BB1L778 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[216]~85
BB1L778 = (!BB1L182 & BB1L206);


--BB1L738 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[182]~86
BB1L738 = (!BB1L66 & BB1L90);


--BB1L704 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[148]~87
BB1L704 = (!BB1L586 & BB1L610);


--BB1L659 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[80]~88
BB1L659 = (!BB1_sel[85] & (!BB1L446 & BB1L470));


--BB1L673 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[114]~89
BB1L673 = ( BB1L530 & ( (!BB1L506) # ((!BB1_selnose[102] & ((BB1L498))) # (BB1_selnose[102] & (BB1L659))) ) ) # ( !BB1L530 & ( (BB1L506 & ((!BB1_selnose[102] & ((BB1L498))) # (BB1_selnose[102] & (BB1L659)))) ) );


--BB1L690 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[131]~90
BB1L690 = (!BB1L542 & ((BB1L566))) # (BB1L542 & (BB1L673));


--BB1L705 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[148]~91
BB1L705 = (BB1L586 & BB1L690);


--BB1L721 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[165]~92
BB1L721 = (!BB1L14 & (((BB1L38)))) # (BB1L14 & (((BB1L705)) # (BB1L704)));


--BB1L739 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[182]~93
BB1L739 = (BB1L66 & BB1L721);


--BB1L758 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[199]~94
BB1L758 = (!BB1L122 & (((BB1L146)))) # (BB1L122 & (((BB1L739)) # (BB1L738)));


--BB1L779 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[216]~95
BB1L779 = (BB1L182 & BB1L758);


--BB1L674 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[114]~96
BB1L674 = (!BB1L506 & BB1L530);


--BB1L675 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[114]~97
BB1L675 = (BB1L506 & ((!BB1_selnose[102] & ((BB1L498))) # (BB1_selnose[102] & (BB1L659))));


--BB1L756 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[198]~98
BB1L756 = (!BB1L122 & BB1L150);


--BB1L719 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[164]~99
BB1L719 = (!BB1L14 & BB1L42);


--BB1L688 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[130]~100
BB1L688 = (!BB1L542 & BB1L570);


--BB1L672 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[113]~101
BB1L672 = (!BB1L506 & (((BB1L534)))) # (BB1L506 & (!BB1_selnose[102] & (BB1L502)));


--BB1L689 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[130]~102
BB1L689 = (BB1L542 & BB1L672);


--BB1L703 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[147]~103
BB1L703 = (!BB1L586 & (((BB1L614)))) # (BB1L586 & (((BB1L689)) # (BB1L688)));


--BB1L720 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[164]~104
BB1L720 = (BB1L14 & BB1L703);


--BB1L737 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[181]~105
BB1L737 = (!BB1L66 & (((BB1L94)))) # (BB1L66 & (((BB1L720)) # (BB1L719)));


--BB1L757 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[198]~106
BB1L757 = (BB1L122 & BB1L737);


--BB1L777 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[215]~107
BB1L777 = (!BB1L182 & (((BB1L210)))) # (BB1L182 & (((BB1L757)) # (BB1L756)));


--BB1L775 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[214]~108
BB1L775 = (!BB1L182 & BB1L214);


--BB1L735 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[180]~109
BB1L735 = (!BB1L66 & BB1L98);


--BB1L701 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[146]~110
BB1L701 = (!BB1L586 & BB1L618);


--BB1L671 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[112]~111
BB1L671 = (!BB1L506 & BB1L538);


--BB1L687 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[129]~112
BB1L687 = (!BB1L542 & ((BB1L574))) # (BB1L542 & (BB1L671));


--BB1L702 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[146]~113
BB1L702 = (BB1L586 & BB1L687);


--BB1L718 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[163]~114
BB1L718 = (!BB1L14 & (((BB1L46)))) # (BB1L14 & (((BB1L702)) # (BB1L701)));


--BB1L736 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[180]~115
BB1L736 = (BB1L66 & BB1L718);


--BB1L755 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[197]~116
BB1L755 = (!BB1L122 & (((BB1L154)))) # (BB1L122 & (((BB1L736)) # (BB1L735)));


--BB1L776 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[214]~117
BB1L776 = (BB1L182 & BB1L755);


--BB1L753 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[196]~118
BB1L753 = (!BB1L122 & BB1L158);


--BB1L716 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[162]~119
BB1L716 = (!BB1L14 & BB1L50);


--BB1L686 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[128]~120
BB1L686 = (!BB1L542 & ((BB1L578))) # (BB1L542 & (W1_dout[7]));


--BB1L700 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[145]~121
BB1L700 = (!BB1L586 & ((BB1L622))) # (BB1L586 & (BB1L686));


--BB1L717 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[162]~122
BB1L717 = (BB1L14 & BB1L700);


--BB1L734 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[179]~123
BB1L734 = (!BB1L66 & (((BB1L102)))) # (BB1L66 & (((BB1L717)) # (BB1L716)));


--BB1L754 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[196]~124
BB1L754 = (BB1L122 & BB1L734);


--BB1L774 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[213]~125
BB1L774 = (!BB1L182 & (((BB1L218)))) # (BB1L182 & (((BB1L754)) # (BB1L753)));


--BB1L772 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[212]~126
BB1L772 = (!BB1L182 & BB1L222);


--BB1L732 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[178]~127
BB1L732 = (!BB1L66 & BB1L106);


--BB1L699 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[144]~128
BB1L699 = (!BB1L586 & ((BB1L626))) # (BB1L586 & (W1_dout[6]));


--BB1L715 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[161]~129
BB1L715 = (!BB1L14 & ((BB1L54))) # (BB1L14 & (BB1L699));


--BB1L733 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[178]~130
BB1L733 = (BB1L66 & BB1L715);


--BB1L752 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[195]~131
BB1L752 = (!BB1L122 & (((BB1L162)))) # (BB1L122 & (((BB1L733)) # (BB1L732)));


--BB1L773 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[212]~132
BB1L773 = (BB1L182 & BB1L752);


--BB1L750 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[194]~133
BB1L750 = (!BB1L122 & BB1L166);


--BB1L714 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[160]~134
BB1L714 = (!BB1L14 & ((BB1L58))) # (BB1L14 & (W1_dout[5]));


--BB1L731 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[177]~135
BB1L731 = (!BB1L66 & ((BB1L110))) # (BB1L66 & (BB1L714));


--BB1L751 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[194]~136
BB1L751 = (BB1L122 & BB1L731);


--BB1L771 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[211]~137
BB1L771 = (!BB1L182 & (((BB1L226)))) # (BB1L182 & (((BB1L751)) # (BB1L750)));


--BB1L769 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[210]~138
BB1L769 = (!BB1L182 & BB1L230);


--BB1L730 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[176]~139
BB1L730 = (!BB1L66 & ((BB1L114))) # (BB1L66 & (W1_dout[4]));


--BB1L749 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[193]~140
BB1L749 = (!BB1L122 & ((BB1L170))) # (BB1L122 & (BB1L730));


--BB1L770 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[210]~141
BB1L770 = (BB1L182 & BB1L749);


--BB1L748 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[192]~142
BB1L748 = (!BB1L122 & ((BB1L174))) # (BB1L122 & (W1_dout[3]));


--BB1L768 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[209]~143
BB1L768 = (!BB1L182 & ((BB1L234))) # (BB1L182 & (BB1L748));


--BB1L767 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[208]~144
BB1L767 = (!BB1L182 & ((BB1L238))) # (BB1L182 & (W1_dout[2]));


--U1L19 is lab7:calculator|three_digit_display:disp|ones_bcd[0]~0
U1L19 = !C1_result[0];


--D1L6 is rising_edge_synchronizer:edge_detect_exe|input_z~0
D1L6 = !KEY[1];


--A1L98 is ~GND
A1L98 = GND;


--CB1L2 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux0~0_wirecell
CB1L2 = !CB1L1;


--CB2L2 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux0~0_wirecell
CB2L2 = !CB2L1;


--CB3L2 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux0~0_wirecell
CB3L2 = !CB3L1;


--CB3L6 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux3~0_wirecell
CB3L6 = !CB3L5;


--CB3L9 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux5~0_wirecell
CB3L9 = !CB3L8;


