VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob145_circuit8_test.sv:45: $finish called at 1200 (1ps)
Hint: Output 'p' has 112 mismatches. First mismatch occurred at time 90.
Hint: Output 'q' has 109 mismatches. First mismatch occurred at time 240.
Hint: Total mismatched samples is 138 out of 240 samples

Simulation finished at 1200 ps
Mismatches: 138 in 240 samples
