# synchronous-fifo-class-based-verification
SystemVerilog - class based verification of a parameterized Synchronous FIFO with code coverage, functional coverage, and assertions.
