{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437587853757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437587853774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 13:57:33 2015 " "Processing started: Wed Jul 22 13:57:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437587853774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1437587853774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Niu32_multicycle -c Niu32_multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off Niu32_multicycle -c Niu32_multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1437587853775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1437587855084 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClockDivider.v(8) " "Verilog HDL information at ClockDivider.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "ClockDivider.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/ClockDivider.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1437587855254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587855258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587855258 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Niu32_multicycle.v(178) " "Verilog HDL information at Niu32_multicycle.v(178): always construct contains both blocking and non-blocking assignments" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 178 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1437587855262 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Niu32_multicycle.v(223) " "Verilog HDL information at Niu32_multicycle.v(223): always construct contains both blocking and non-blocking assignments" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 223 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1437587855263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niu32_multicycle.v 1 1 " "Found 1 design units, including 1 entities, in source file niu32_multicycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niu32_multicycle " "Found entity 1: Niu32_multicycle" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587855266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587855266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587855274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587855274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587855279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587855279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sxt.v 1 1 " "Found 1 design units, including 1 entities, in source file sxt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SXT " "Found entity 1: SXT" {  } { { "SXT.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/SXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587855282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587855282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkout ClockDivider.v(17) " "Verilog HDL Implicit Net warning at ClockDivider.v(17): created implicit net for \"clkout\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/ClockDivider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587855283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Niu32_multicycle " "Elaborating entity \"Niu32_multicycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1437587858999 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lock Niu32_multicycle.v(95) " "Verilog HDL warning at Niu32_multicycle.v(95): object lock used but never assigned" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 95 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1437587859105 "|Niu32_multicycle"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "imem Niu32_multicycle.v(167) " "Verilog HDL warning at Niu32_multicycle.v(167): object imem used but never assigned" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 167 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1437587859209 "|Niu32_multicycle"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lock 0 Niu32_multicycle.v(95) " "Net \"lock\" at Niu32_multicycle.v(95) has no driver or initial value, using a default initial value '0'" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1437587859761 "|Niu32_multicycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:Hex0Out " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:Hex0Out\"" {  } { { "Niu32_multicycle.v" "Hex0Out" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587860416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SXT SXT:ExtendImmTo32 " "Elaborating entity \"SXT\" for hierarchy \"SXT:ExtendImmTo32\"" {  } { { "Niu32_multicycle.v" "ExtendImmTo32" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587860436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8q14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8q14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8q14 " "Found entity 1: altsyncram_8q14" {  } { { "db/altsyncram_8q14.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/altsyncram_8q14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587864034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587864034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587864392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587864392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587864586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587864586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ci " "Found entity 1: cntr_6ci" {  } { { "db/cntr_6ci.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cntr_6ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587864895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587864895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587865065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587865065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587865353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587865353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587865611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587865611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587865784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587865784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587866063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587866063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587866217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587866217 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587866546 ""}
{ "Info" "IINFER_RAM_PASS_THROUGH_LOGIC_NOT_CREATED" "dmem_rtl_0 " "Pass-through logic not created for RAM node \"dmem_rtl_0\"" {  } {  } 0 276024 "Pass-through logic not created for RAM node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587869918 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2040 2048 0 1 1 " "2040 out of 2048 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "8 2047 " "Addresses ranging from 8 to 2047 are not initialized" {  } { { "C:/Users/jinhai/dev/Niu32-multicycle/debugLightTest.mif" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/debugLightTest.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1437587869936 ""}  } { { "C:/Users/jinhai/dev/Niu32-multicycle/debugLightTest.mif" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/debugLightTest.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1437587869936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587871074 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE debugLightTest.mif " "Parameter INIT_FILE set to debugLightTest.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1437587873713 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1437587873713 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1437587873713 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Niu32_multicycle.v" "Mult0" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 233 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587873719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Niu32_multicycle.v" "Div0" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 234 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587873719 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1437587873719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:dmem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:dmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587873829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:dmem_rtl_0 " "Instantiated megafunction \"altsyncram:dmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE debugLightTest.mif " "Parameter \"INIT_FILE\" = \"debugLightTest.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587873830 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1437587873830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cdl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cdl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cdl1 " "Found entity 1: altsyncram_cdl1" {  } { { "db/altsyncram_cdl1.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/altsyncram_cdl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587874000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587874000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587874074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587874074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587874074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587874074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587874074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587874074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587874074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587874074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587874074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587874074 ""}  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1437587874074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587874265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587874265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 234 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587874320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587874320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587874320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587874320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587874320 ""}  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 234 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1437587874320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vfm " "Found entity 1: lpm_divide_vfm" {  } { { "db/lpm_divide_vfm.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/lpm_divide_vfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587874470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587874470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587874492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587874492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587874736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587874736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587874983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587874983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587875140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587875140 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult7\"" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/mult_l8t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 233 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587875689 "|Niu32_multicycle|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_out8\"" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/mult_l8t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 233 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587875689 "|Niu32_multicycle|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1437587875689 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1437587875689 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587877660 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1437587879139 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1437587879139 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[2\] LEDRout\[2\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[2\]\" to the node \"LEDRout\[2\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[3\] LEDRout\[3\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[3\]\" to the node \"LEDRout\[3\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[4\] LEDRout\[4\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[4\]\" to the node \"LEDRout\[4\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[5\] LEDRout\[5\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[5\]\" to the node \"LEDRout\[5\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[6\] LEDRout\[6\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[6\]\" to the node \"LEDRout\[6\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[7\] LEDRout\[7\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[7\]\" to the node \"LEDRout\[7\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[8\] LEDRout\[8\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[8\]\" to the node \"LEDRout\[8\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[9\] LEDRout\[9\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[9\]\" to the node \"LEDRout\[9\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[10\] HEXout\[10\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[10\]\" to the node \"HEXout\[10\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[11\] HEXout\[11\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[11\]\" to the node \"HEXout\[11\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[14\] HEXout\[14\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[14\]\" to the node \"HEXout\[14\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[13\] HEXout\[13\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[13\]\" to the node \"HEXout\[13\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[12\] HEXout\[12\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[12\]\" to the node \"HEXout\[12\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[15\] HEXout\[15\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[15\]\" to the node \"HEXout\[15\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[16\] MAR\[16\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[16\]\" to the node \"MAR\[16\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[17\] MAR\[17\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[17\]\" to the node \"MAR\[17\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[18\] MAR\[18\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[18\]\" to the node \"MAR\[18\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[19\] MAR\[19\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[19\]\" to the node \"MAR\[19\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[20\] MAR\[20\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[20\]\" to the node \"MAR\[20\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[21\] MAR\[21\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[21\]\" to the node \"MAR\[21\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[22\] MAR\[22\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[22\]\" to the node \"MAR\[22\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[23\] MAR\[23\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[23\]\" to the node \"MAR\[23\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[24\] MAR\[24\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[24\]\" to the node \"MAR\[24\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[25\] MAR\[25\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[25\]\" to the node \"MAR\[25\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[26\] MAR\[26\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[26\]\" to the node \"MAR\[26\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[27\] MAR\[27\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[27\]\" to the node \"MAR\[27\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[28\] MAR\[28\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[28\]\" to the node \"MAR\[28\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[29\] MAR\[29\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[29\]\" to the node \"MAR\[29\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[30\] MAR\[30\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[30\]\" to the node \"MAR\[30\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[31\] MAR\[31\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[31\]\" to the node \"MAR\[31\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[0\] LEDRout\[0\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[0\]\" to the node \"LEDRout\[0\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bus\[1\] LEDRout\[1\] " "Removed fan-out from the always-disabled I/O buffer \"bus\[1\]\" to the node \"LEDRout\[1\]\"" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437587879343 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1437587879343 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[0\] LEDRout\[0\] " "Converted the fan-out from the tri-state buffer \"bus\[0\]\" to the node \"LEDRout\[0\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[1\] LEDRout\[1\] " "Converted the fan-out from the tri-state buffer \"bus\[1\]\" to the node \"LEDRout\[1\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[2\] LEDRout\[2\] " "Converted the fan-out from the tri-state buffer \"bus\[2\]\" to the node \"LEDRout\[2\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[3\] LEDRout\[3\] " "Converted the fan-out from the tri-state buffer \"bus\[3\]\" to the node \"LEDRout\[3\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[4\] LEDRout\[4\] " "Converted the fan-out from the tri-state buffer \"bus\[4\]\" to the node \"LEDRout\[4\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[5\] LEDRout\[5\] " "Converted the fan-out from the tri-state buffer \"bus\[5\]\" to the node \"LEDRout\[5\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[6\] LEDRout\[6\] " "Converted the fan-out from the tri-state buffer \"bus\[6\]\" to the node \"LEDRout\[6\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[7\] LEDRout\[7\] " "Converted the fan-out from the tri-state buffer \"bus\[7\]\" to the node \"LEDRout\[7\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[8\] LEDRout\[8\] " "Converted the fan-out from the tri-state buffer \"bus\[8\]\" to the node \"LEDRout\[8\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[9\] LEDRout\[9\] " "Converted the fan-out from the tri-state buffer \"bus\[9\]\" to the node \"LEDRout\[9\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[10\] HEXout\[10\] " "Converted the fan-out from the tri-state buffer \"bus\[10\]\" to the node \"HEXout\[10\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[11\] HEXout\[11\] " "Converted the fan-out from the tri-state buffer \"bus\[11\]\" to the node \"HEXout\[11\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[14\] HEXout\[14\] " "Converted the fan-out from the tri-state buffer \"bus\[14\]\" to the node \"HEXout\[14\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[13\] HEXout\[13\] " "Converted the fan-out from the tri-state buffer \"bus\[13\]\" to the node \"HEXout\[13\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[12\] HEXout\[12\] " "Converted the fan-out from the tri-state buffer \"bus\[12\]\" to the node \"HEXout\[12\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[15\] HEXout\[15\] " "Converted the fan-out from the tri-state buffer \"bus\[15\]\" to the node \"HEXout\[15\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[16\] MAR\[16\] " "Converted the fan-out from the tri-state buffer \"bus\[16\]\" to the node \"MAR\[16\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[17\] MAR\[17\] " "Converted the fan-out from the tri-state buffer \"bus\[17\]\" to the node \"MAR\[17\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[18\] MAR\[18\] " "Converted the fan-out from the tri-state buffer \"bus\[18\]\" to the node \"MAR\[18\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[19\] MAR\[19\] " "Converted the fan-out from the tri-state buffer \"bus\[19\]\" to the node \"MAR\[19\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[20\] MAR\[20\] " "Converted the fan-out from the tri-state buffer \"bus\[20\]\" to the node \"MAR\[20\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[21\] MAR\[21\] " "Converted the fan-out from the tri-state buffer \"bus\[21\]\" to the node \"MAR\[21\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[22\] MAR\[22\] " "Converted the fan-out from the tri-state buffer \"bus\[22\]\" to the node \"MAR\[22\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[23\] MAR\[23\] " "Converted the fan-out from the tri-state buffer \"bus\[23\]\" to the node \"MAR\[23\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[24\] MAR\[24\] " "Converted the fan-out from the tri-state buffer \"bus\[24\]\" to the node \"MAR\[24\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[25\] MAR\[25\] " "Converted the fan-out from the tri-state buffer \"bus\[25\]\" to the node \"MAR\[25\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[26\] MAR\[26\] " "Converted the fan-out from the tri-state buffer \"bus\[26\]\" to the node \"MAR\[26\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[27\] MAR\[27\] " "Converted the fan-out from the tri-state buffer \"bus\[27\]\" to the node \"MAR\[27\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[28\] MAR\[28\] " "Converted the fan-out from the tri-state buffer \"bus\[28\]\" to the node \"MAR\[28\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[29\] MAR\[29\] " "Converted the fan-out from the tri-state buffer \"bus\[29\]\" to the node \"MAR\[29\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[30\] MAR\[30\] " "Converted the fan-out from the tri-state buffer \"bus\[30\]\" to the node \"MAR\[30\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus\[31\] MAR\[31\] " "Converted the fan-out from the tri-state buffer \"bus\[31\]\" to the node \"MAR\[31\]\" into an OR gate" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 128 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1437587879461 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1437587879461 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1437587893283 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1437587893438 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1437587893439 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1437587893623 "|Niu32_multicycle|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1437587893623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.map.smsg " "Generated suppressed messages file C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1437587894953 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 193 199 0 0 6 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 193 of its 199 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1437587896783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1437587897070 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587897070 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4232 " "Implemented 4232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1437587898118 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1437587898118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4061 " "Implemented 4061 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1437587898118 ""} { "Info" "ICUT_CUT_TM_RAMS" "99 " "Implemented 99 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1437587898118 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1437587898118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1437587898118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "604 " "Peak virtual memory: 604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437587898208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 22 13:58:18 2015 " "Processing ended: Wed Jul 22 13:58:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437587898208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437587898208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437587898208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437587898208 ""}
