<!-- <?xml version="1.0" encoding="UTF-8" standalone="no"?> -->
 <!DOCTYPE part_info SYSTEM "E:/Xilinx/Vivado/2024.1/data/boards/board_schemas/current/part0_pins.dtd"> 
<!-- ********************************************************************** -->
<!-- 				    iWave Systems Technologies 				            -->
<!-- ********************************************************************** -->
<!-- SOM Supported	: iW-PRHBZ-R3.1										-->
<!-- Date Created	: Dec2024												-->
<!-- ********************************************************************** -->

<part_info part_name="xcku19p-ffvb2104-2-i">
	<pins>	  
		<!-- ********************************************************************** -->
		<!-- 				    		DDR4 1 Pins 					            -->
		<!-- ********************************************************************** -->
		<!-- Address Bus -->
		<pin index="0" 		name ="ddr4_1_adr0" 	loc="G15"/>
		<pin index="1" 		name ="ddr4_1_adr1" 	loc="F15"/>
		<pin index="2" 		name ="ddr4_1_adr2" 	loc="F13"/>
		<pin index="3" 		name ="ddr4_1_adr3" 	loc="E13"/>
		<pin index="4" 		name ="ddr4_1_adr4" 	loc="G17"/>
		<pin index="5" 		name ="ddr4_1_adr5" 	loc="G16"/>
		<pin index="6" 		name ="ddr4_1_adr6" 	loc="E15"/>
		<pin index="7" 		name ="ddr4_1_adr7" 	loc="D15"/>
		<pin index="8" 		name ="ddr4_1_adr8" 	loc="E16"/>
		<pin index="9" 		name ="ddr4_1_adr9" 	loc="D16"/>
		<pin index="10" 	name ="ddr4_1_adr10"	loc="D14" />
		<pin index="11" 	name ="ddr4_1_adr11" 	loc="D13" />
		<pin index="12" 	name ="ddr4_1_adr12" 	loc="C13" />
		<pin index="13" 	name ="ddr4_1_adr13" 	loc="C14" />
		<pin index="14" 	name ="ddr4_1_adr14" 	loc="B14" />
		<pin index="15" 	name ="ddr4_1_adr15" 	loc="A14" />
		<pin index="16" 	name ="ddr4_1_adr16" 	loc="A13" />
		<!-- Bank Address -->
		<pin index="17" 	name ="ddr4_1_ba0"	loc="B15"/>
		<pin index="18" 	name ="ddr4_1_ba1"  	loc="A15"/>
		<!-- Bank Group -->
		<pin index="19" 	name ="ddr4_1_bg"   	loc="C16" />
		<!-- Differential Clock Input -->
		<pin index="20" 	name ="ddr4_1_ck_t"  	loc="B17"/>
		<pin index="21" 	name ="ddr4_1_ck_c"  	loc="A17"/>
		<!-- Clock Enable -->
		<pin index="22" 	name ="ddr4_1_cke"   	loc="C17"/>
		<!-- Chip Select -->
		<pin index="23" 	name ="ddr4_1_cs_n"  	loc="N13"/>
		<!-- Data Mask -->
		<pin index="24" 	name ="ddr4_1_dm_n0" 	loc="L25" />
		<pin index="25" 	name ="ddr4_1_dm_n1" 	loc="G25" />
		<pin index="26" 	name ="ddr4_1_dm_n2" 	loc="C22" />
		<pin index="27" 	name ="ddr4_1_dm_n3" 	loc="N17" />
		<pin index="28" 	name ="ddr4_1_dm_n4" 	loc="L17" />
		<pin index="29" 	name ="ddr4_1_dm_n5" 	loc="H19" />
		<pin index="30" 	name ="ddr4_1_dm_n6" 	loc="D19" />
		<pin index="31" 	name ="ddr4_1_dm_n7" 	loc="P13" />
		<pin index="32" 	name ="ddr4_1_dm_n8" 	loc="L13" />
		<!-- Data Bus -->
		<pin index="33" 	name ="ddr4_1_dq0"  	loc="L22" />
		<pin index="34" 	name ="ddr4_1_dq1"  	loc="K22" />
		<pin index="35" 	name ="ddr4_1_dq2"  	loc="L23" />
		<pin index="36" 	name ="ddr4_1_dq3"  	loc="K23" />
		<pin index="37" 	name ="ddr4_1_dq4"  	loc="J23" />
		<pin index="38" 	name ="ddr4_1_dq5"  	loc="H23" />
		<pin index="39" 	name ="ddr4_1_dq6"  	loc="J24" />
		<pin index="40" 	name ="ddr4_1_dq7"  	loc="H24" />
		<pin index="41" 	name ="ddr4_1_dq8"  	loc="F24" />
		<pin index="42" 	name ="ddr4_1_dq9"  	loc="F23" />
		<pin index="43" 	name ="ddr4_1_dq10" 	loc="G22" />
		<pin index="44" 	name ="ddr4_1_dq11" 	loc="F22" />
		<pin index="45" 	name ="ddr4_1_dq12" 	loc="D24" />
		<pin index="46" 	name ="ddr4_1_dq13" 	loc="D23" />
		<pin index="47" 	name ="ddr4_1_dq14" 	loc="E25" />
		<pin index="48" 	name ="ddr4_1_dq15" 	loc="D25" />
		<pin index="49" 	name ="ddr4_1_dq16"  	loc="C24" />
		<pin index="50" 	name ="ddr4_1_dq17"  	loc="C23" />
		<pin index="51" 	name ="ddr4_1_dq18"  	loc="C26" />
		<pin index="52" 	name ="ddr4_1_dq19"  	loc="B26" />
		<pin index="53" 	name ="ddr4_1_dq20"  	loc="B24" />
		<pin index="54" 	name ="ddr4_1_dq21"  	loc="A24" />
		<pin index="55" 	name ="ddr4_1_dq22"  	loc="B25" />
		<pin index="56" 	name ="ddr4_1_dq23"  	loc="A25" />
		<pin index="57" 	name ="ddr4_1_dq24"  	loc="P18" />
		<pin index="58" 	name ="ddr4_1_dq25"  	loc="N18" />
		<pin index="59" 	name ="ddr4_1_dq26" 	loc="M20" />
		<pin index="60" 	name ="ddr4_1_dq27" 	loc="M19" />
		<pin index="61" 	name ="ddr4_1_dq28" 	loc="R20" />
		<pin index="62" 	name ="ddr4_1_dq29" 	loc="P20" />
		<pin index="63" 	name ="ddr4_1_dq30" 	loc="N21" />
		<pin index="64" 	name ="ddr4_1_dq31" 	loc="M21" />
		<pin index="65" 	name ="ddr4_1_dq32"  	loc="L19" />
		<pin index="66" 	name ="ddr4_1_dq33"  	loc="L18" />
		<pin index="67" 	name ="ddr4_1_dq34"  	loc="L20" />
		<pin index="68" 	name ="ddr4_1_dq35"  	loc="K20" />
		<pin index="69" 	name ="ddr4_1_dq36"  	loc="K18" />
		<pin index="70" 	name ="ddr4_1_dq37"  	loc="J18" />
		<pin index="71" 	name ="ddr4_1_dq38"  	loc="J20" />
		<pin index="72" 	name ="ddr4_1_dq39"  	loc="J19" />
		<pin index="73" 	name ="ddr4_1_dq40"  	loc="G20" />
		<pin index="74" 	name ="ddr4_1_dq41"  	loc="G19" />
		<pin index="75" 	name ="ddr4_1_dq42" 	loc="F20" />
		<pin index="76" 	name ="ddr4_1_dq43" 	loc="F19" />
		<pin index="77" 	name ="ddr4_1_dq44" 	loc="E21" />
		<pin index="78" 	name ="ddr4_1_dq45" 	loc="E20" />
		<pin index="79" 	name ="ddr4_1_dq46" 	loc="F18" />
		<pin index="80" 	name ="ddr4_1_dq47" 	loc="F17" />
		<pin index="81" 	name ="ddr4_1_dq48"  	loc="D21" />
		<pin index="82" 	name ="ddr4_1_dq49"  	loc="D20" />
		<pin index="83" 	name ="ddr4_1_dq50"  	loc="C21" />
		<pin index="84" 	name ="ddr4_1_dq51"  	loc="B21" />
		<pin index="85" 	name ="ddr4_1_dq52"  	loc="B19" />
		<pin index="86" 	name ="ddr4_1_dq53"  	loc="A19" />
		<pin index="87" 	name ="ddr4_1_dq54"  	loc="B20" />
		<pin index="88" 	name ="ddr4_1_dq55"  	loc="A20" />
		<pin index="89" 	name ="ddr4_1_dq56"  	loc="P14" />
		<pin index="90" 	name ="ddr4_1_dq57"  	loc="N14" />
		<pin index="91" 	name ="ddr4_1_dq58" 	loc="R15" />
		<pin index="92" 	name ="ddr4_1_dq59" 	loc="P15" />
		<pin index="93" 	name ="ddr4_1_dq60" 	loc="M14" />
		<pin index="94" 	name ="ddr4_1_dq61" 	loc="L14" />
		<pin index="95" 	name ="ddr4_1_dq62" 	loc="N16" />
		<pin index="96" 	name ="ddr4_1_dq63" 	loc="M16" />
		<pin index="97" 	name ="ddr4_1_dq64" 	loc="K16" />
		<pin index="98" 	name ="ddr4_1_dq65" 	loc="K15" />
		<pin index="99" 	name ="ddr4_1_dq66" 	loc="J13" />
		<pin index="100" 	name ="ddr4_1_dq67" 	loc="H13" />
		<pin index="101" 	name ="ddr4_1_dq68" 	loc="J14" />
		<pin index="102" 	name ="ddr4_1_dq69" 	loc="H14" />
		<pin index="103" 	name ="ddr4_1_dq70" 	loc="J16" />
		<pin index="104" 	name ="ddr4_1_dq71" 	loc="J15" />
		<!-- Differential Data Strode -->
		<pin index="105" 	name ="ddr4_1_dqs_t0"  	loc="K25" />
		<pin index="106" 	name ="ddr4_1_dqs_t1"  	loc="E23" />
		<pin index="107" 	name ="ddr4_1_dqs_t2"  	loc="A23" />
		<pin index="108" 	name ="ddr4_1_dqs_t3"  	loc="P19" />
		<pin index="109"	name ="ddr4_1_dqs_t4"  	loc="J21" />
		<pin index="110" 	name ="ddr4_1_dqs_t5"  	loc="E18" />
		<pin index="111" 	name ="ddr4_1_dqs_t6"  	loc="D18" />
		<pin index="112" 	name ="ddr4_1_dqs_t7"  	loc="R16" />
		<pin index="113" 	name ="ddr4_1_dqs_t8"  	loc="H17" />
		<pin index="114" 	name ="ddr4_1_dqs_c0"  	loc="J25" />
		<pin index="115" 	name ="ddr4_1_dqs_c1"  	loc="E22" />
		<pin index="116" 	name ="ddr4_1_dqs_c2"  	loc="A22" />
		<pin index="117" 	name ="ddr4_1_dqs_c3"  	loc="N19" />
		<pin index="118" 	name ="ddr4_1_dqs_c4"  	loc="H21" />
		<pin index="119" 	name ="ddr4_1_dqs_c5"  	loc="E17" />
		<pin index="120" 	name ="ddr4_1_dqs_c6"  	loc="C18" />
		<pin index="121" 	name ="ddr4_1_dqs_c7"  	loc="P16" />
		<pin index="122" 	name ="ddr4_1_dqs_c8"  	loc="H16" />
		<!-- On Die Termination -->
		<pin index="123" 	name ="ddr4_1_odt" 	loc="K13" />
		<!-- Activate Command Input -->
		<pin index="124" 	name ="ddr4_1_act_n" 	loc="L15"/>
		<!-- Reset -->
		<pin index="125" 	name ="ddr4_1_reset_n"	loc="C19" iostandard="LVCMOS12" />
		<!-- Reference Clock -->
		<pin index="126" 	name ="ddr4_1_sysclk_clk_p"	iostandard="DIFF_SSTL12"	loc="G14"/>
		<pin index="127" 	name ="ddr4_1_sysclk_clk_n"	iostandard="DIFF_SSTL12"	loc="F14"/>
		
		<!-- ********************************************************************** -->
		<!-- 				    		DDR4 2 Pins 					            -->
		<!-- ********************************************************************** -->
		<!-- Address Bus -->
		<pin index="128" 	name ="ddr4_2_adr0" 	loc="G26"/>
		<pin index="129" 	name ="ddr4_2_adr1" 	loc="G27"/>
		<pin index="130" 	name ="ddr4_2_adr2" 	loc="H29"/>
		<pin index="131" 	name ="ddr4_2_adr3" 	loc="G29"/>
		<pin index="132" 	name ="ddr4_2_adr4" 	loc="F28"/>
		<pin index="133" 	name ="ddr4_2_adr5" 	loc="F29"/>
		<pin index="134" 	name ="ddr4_2_adr6" 	loc="F27"/>
		<pin index="135" 	name ="ddr4_2_adr7" 	loc="E27"/>
		<pin index="136" 	name ="ddr4_2_adr8" 	loc="E28"/>
		<pin index="137" 	name ="ddr4_2_adr9" 	loc="D28"/>
		<pin index="138" 	name ="ddr4_2_adr10"	loc="E26" />
		<pin index="139" 	name ="ddr4_2_adr11" 	loc="C27" />
		<pin index="140" 	name ="ddr4_2_adr12" 	loc="B27" />
		<pin index="141" 	name ="ddr4_2_adr13" 	loc="D29" />
		<pin index="142" 	name ="ddr4_2_adr14" 	loc="C29" />
		<pin index="143" 	name ="ddr4_2_adr15" 	loc="E30" />
		<pin index="144" 	name ="ddr4_2_adr16" 	loc="D30" />
		<!-- Bank Address -->
		<pin index="145" 	name ="ddr4_2_ba0"	loc="A27"/>
		<pin index="146" 	name ="ddr4_2_ba1"  	loc="A28"/>
		<!-- Bank Group -->
		<pin index="147" 	name ="ddr4_2_bg"   	loc="B29" />
		<!-- Differential Clock Input -->
		<pin index="148" 	name ="ddr4_2_ck_t"  	loc="B30"/>
		<pin index="149" 	name ="ddr4_2_ck_c"  	loc="A30"/>
		<!-- Clock Enable -->
		<pin index="150" 	name ="ddr4_2_cke"   	loc="C28"/>
		<!-- Chip Select -->
		<pin index="151" 	name ="ddr4_2_cs_n"  	loc="R28"/>
		<!-- Data Mask -->
		<pin index="152" 	name ="ddr4_2_dm_n0" 	loc="R30" />
		<pin index="153" 	name ="ddr4_2_dm_n1" 	loc="M31" />
		<pin index="154" 	name ="ddr4_2_dm_n2" 	loc="G30" />
		<pin index="155" 	name ="ddr4_2_dm_n3" 	loc="H37" />
		<pin index="156" 	name ="ddr4_2_dm_n4" 	loc="E40" />
		<pin index="157" 	name ="ddr4_2_dm_n5" 	loc="C36" />
		<pin index="158" 	name ="ddr4_2_dm_n6" 	loc="B34" />
		<pin index="159" 	name ="ddr4_2_dm_n7" 	loc="T28" />
		<pin index="160" 	name ="ddr4_2_dm_n8" 	loc="M29" />
		<!-- Data Bus -->
		<pin index="161" 	name ="ddr4_2_dq0"  	loc="R31" />
		<pin index="162" 	name ="ddr4_2_dq1"  	loc="R32" />
		<pin index="163" 	name ="ddr4_2_dq2"  	loc="P34" />
		<pin index="164" 	name ="ddr4_2_dq3"  	loc="N34" />
		<pin index="165" 	name ="ddr4_2_dq4"  	loc="P31" />
		<pin index="166" 	name ="ddr4_2_dq5"  	loc="N31" />
		<pin index="167" 	name ="ddr4_2_dq6"  	loc="N32" />
		<pin index="168" 	name ="ddr4_2_dq7"  	loc="N33" />
		<pin index="169" 	name ="ddr4_2_dq8"  	loc="L32" />
		<pin index="170" 	name ="ddr4_2_dq9"  	loc="K32" />
		<pin index="171" 	name ="ddr4_2_dq10" 	loc="M30" />
		<pin index="172" 	name ="ddr4_2_dq11" 	loc="L30" />
		<pin index="173" 	name ="ddr4_2_dq12" 	loc="K31" />
		<pin index="174" 	name ="ddr4_2_dq13" 	loc="J31" />
		<pin index="175" 	name ="ddr4_2_dq14" 	loc="L33" />
		<pin index="176" 	name ="ddr4_2_dq15" 	loc="K33" />
		<pin index="177" 	name ="ddr4_2_dq16"  	loc="H31" />
		<pin index="178" 	name ="ddr4_2_dq17"  	loc="G31" />
		<pin index="179" 	name ="ddr4_2_dq18"  	loc="H32" />
		<pin index="180" 	name ="ddr4_2_dq19"  	loc="G32" />
		<pin index="181" 	name ="ddr4_2_dq20"  	loc="F32" />
		<pin index="182" 	name ="ddr4_2_dq21"  	loc="E32" />
		<pin index="183" 	name ="ddr4_2_dq22"  	loc="F33" />
		<pin index="184" 	name ="ddr4_2_dq23"  	loc="E33" />
		<pin index="185" 	name ="ddr4_2_dq24"  	loc="G37" />
		<pin index="186" 	name ="ddr4_2_dq25"  	loc="F37" />
		<pin index="187" 	name ="ddr4_2_dq26" 	loc="J35" />
		<pin index="188" 	name ="ddr4_2_dq27" 	loc="J36" />
		<pin index="189" 	name ="ddr4_2_dq28" 	loc="H34" />
		<pin index="190" 	name ="ddr4_2_dq29" 	loc="G34" />
		<pin index="191" 	name ="ddr4_2_dq30" 	loc="F34" />
		<pin index="192" 	name ="ddr4_2_dq31" 	loc="F35" />
		<pin index="193" 	name ="ddr4_2_dq32"  	loc="E39" />
		<pin index="194" 	name ="ddr4_2_dq33"  	loc="D39" />
		<pin index="195" 	name ="ddr4_2_dq34"  	loc="B40" />
		<pin index="196" 	name ="ddr4_2_dq35"  	loc="A40" />
		<pin index="197" 	name ="ddr4_2_dq36"  	loc="E38" />
		<pin index="198" 	name ="ddr4_2_dq37"  	loc="D38" />
		<pin index="199" 	name ="ddr4_2_dq38"  	loc="C38" />
		<pin index="200" 	name ="ddr4_2_dq39"  	loc="C39" />
		<pin index="201" 	name ="ddr4_2_dq40"  	loc="E36" />
		<pin index="202" 	name ="ddr4_2_dq41"  	loc="D36" />
		<pin index="203" 	name ="ddr4_2_dq42" 	loc="A37" />
		<pin index="204" 	name ="ddr4_2_dq43" 	loc="A38" />
		<pin index="205" 	name ="ddr4_2_dq44" 	loc="B35" />
		<pin index="206" 	name ="ddr4_2_dq45" 	loc="A35" />
		<pin index="207" 	name ="ddr4_2_dq46" 	loc="E35" />
		<pin index="208" 	name ="ddr4_2_dq47" 	loc="D35" />
		<pin index="209" 	name ="ddr4_2_dq48"  	loc="D34" />
		<pin index="210" 	name ="ddr4_2_dq49"  	loc="C34" />
		<pin index="211" 	name ="ddr4_2_dq50"  	loc="D33" />
		<pin index="212" 	name ="ddr4_2_dq51"  	loc="C33" />
		<pin index="213" 	name ="ddr4_2_dq52"  	loc="C32" />
		<pin index="214" 	name ="ddr4_2_dq53"  	loc="B32" />
		<pin index="215" 	name ="ddr4_2_dq54"  	loc="D31" />
		<pin index="216" 	name ="ddr4_2_dq55"  	loc="C31" />
		<pin index="217" 	name ="ddr4_2_dq56"  	loc="T27" />
		<pin index="218" 	name ="ddr4_2_dq57"  	loc="R27" />
		<pin index="219" 	name ="ddr4_2_dq58" 	loc="T26" />
		<pin index="220" 	name ="ddr4_2_dq59" 	loc="R26" />
		<pin index="221" 	name ="ddr4_2_dq60" 	loc="P28" />
		<pin index="222" 	name ="ddr4_2_dq61" 	loc="N28" />
		<pin index="223" 	name ="ddr4_2_dq62" 	loc="P26" />
		<pin index="224" 	name ="ddr4_2_dq63" 	loc="N26" />
		<pin index="225" 	name ="ddr4_2_dq64" 	loc="L28" />
		<pin index="226" 	name ="ddr4_2_dq65" 	loc="K28" />
		<pin index="227" 	name ="ddr4_2_dq66" 	loc="M27" />
		<pin index="228" 	name ="ddr4_2_dq67" 	loc="L27" />
		<pin index="229" 	name ="ddr4_2_dq68" 	loc="H27" />
		<pin index="230" 	name ="ddr4_2_dq69" 	loc="H28" />
		<pin index="231" 	name ="ddr4_2_dq70" 	loc="J28" />
		<pin index="232" 	name ="ddr4_2_dq71" 	loc="J29" />
		<!-- Differential Data Strode -->
		<pin index="233" 	name ="ddr4_2_dqs_t0"  	loc="M34" />
		<pin index="234" 	name ="ddr4_2_dqs_t1"  	loc="K30" />
		<pin index="235" 	name ="ddr4_2_dqs_t2"  	loc="J33" />
		<pin index="236" 	name ="ddr4_2_dqs_t3"  	loc="H36" />
		<pin index="237"	name ="ddr4_2_dqs_t4"  	loc="B39" />
		<pin index="238" 	name ="ddr4_2_dqs_t5"  	loc="B36" />
		<pin index="239" 	name ="ddr4_2_dqs_t6"  	loc="A32" />
		<pin index="240" 	name ="ddr4_2_dqs_t7"  	loc="P29" />
		<pin index="241" 	name ="ddr4_2_dqs_t8"  	loc="K26" />
		<pin index="242" 	name ="ddr4_2_dqs_c0"  	loc="L34" />
		<pin index="243" 	name ="ddr4_2_dqs_c1"  	loc="J30" />
		<pin index="244" 	name ="ddr4_2_dqs_c2"  	loc="H33" />
		<pin index="245" 	name ="ddr4_2_dqs_c3"  	loc="G36" />
		<pin index="246" 	name ="ddr4_2_dqs_c4"  	loc="A39" />
		<pin index="247" 	name ="ddr4_2_dqs_c5"  	loc="B37" />
		<pin index="248" 	name ="ddr4_2_dqs_c6"  	loc="A33" />
		<pin index="249" 	name ="ddr4_2_dqs_c7"  	loc="N29" />
		<pin index="250" 	name ="ddr4_2_dqs_c8"  	loc="K27" />
		<!-- On Die Termination -->
		<pin index="251" 	name ="ddr4_2_odt" 	loc="L29" />
		<!-- Activate Command Input -->
		<pin index="252" 	name ="ddr4_2_act_n" 	loc="M26"/>
		<!-- Reset -->
		<pin index="253" 	name ="ddr4_2_reset_n"	loc="A34" iostandard="LVCMOS12" />
		<!-- Reference Clock -->
		<pin index="254" 	name ="ddr4_2_sysclk_clk_p"	iostandard="DIFF_SSTL12"	loc="J26"/>
		<pin index="255" 	name ="ddr4_2_sysclk_clk_n"	iostandard="DIFF_SSTL12"	loc="H26"/>

		<!--RGMII Pins -->
		<pin index="256" 	name ="PHY_TXD0"	loc="BD28"	iostandard="LVCMOS12" />
		<pin index="257" 	name ="PHY_TXD1"	loc="BF27"	iostandard="LVCMOS12" />
		<pin index="258" 	name ="PHY_TXD2"	loc="BE27"	iostandard="LVCMOS12" />
		<pin index="259" 	name ="PHY_TXD3"	loc="BF29"	iostandard="LVCMOS12" />
		
		<pin index="260" 	name ="PHY_RXD0"	loc="BC26"	iostandard="LVCMOS12" />
		<pin index="261" 	name ="PHY_RXD1"	loc="BF25"	iostandard="LVCMOS12" />
		<pin index="262" 	name ="PHY_RXD2"	loc="BE25"	iostandard="LVCMOS12" />
		<pin index="263" 	name ="PHY_RXD3"	loc="BE26"	iostandard="LVCMOS12" />	

		<pin index="263" 	name ="PHY_TXCTL_TXEN"	loc="BF28"	iostandard="LVCMOS12" />	

		<pin index="263" 	name ="PHY_TXC_GTXCLK"	loc="BE28"	iostandard="LVCMOS12" />		

		<pin index="263" 	name ="PHY_RXCTL_RXDV"	loc="BD26"	iostandard="LVCMOS12" />	

		<pin index="263" 	name ="PHY_RXCLK"	loc="AV26"	iostandard="LVCMOS12" />

	</pins>
</part_info>
