// Generated irq handlers and vector table for device {{.Name}} version {{.Version}}
// Generated by genstruct, DO NOT EDIT.


enum IRQn_Type {
	//  Cortex-M3 Processor Exceptions Numbers 
	IRQ_None  = -16, // 0 position of estack reset pointer
	IRQ_Reset = -15, // 1 Reset, not a real IRQ           
	IRQ_NonMaskableInt   = -14, // 2 Non Maskable Interrupt                           
	IRQ_Reserved_3       = -13,
	IRQ_MemoryManagement = -12, // 4 Cortex-M3 Memory Management Interrupt            
	IRQ_BusFault         = -11, // 5 Cortex-M3 Bus Fault Interrupt                    
	IRQ_UsageFault       = -10, // 6 Cortex-M3 Usage Fault Interrupt                  
	IRQ_Reserved_7       = -9,
	IRQ_Reserved_8       = -8,
	IRQ_Reserved_9       = -7,
	IRQ_Reserved_10      = -6,
	IRQ_SVCall           = -5, // 11 Cortex-M3 SV Call Interrupt                     
	IRQ_DebugMonitor     = -4, // 12 Cortex-M3 Debug Monitor Interrupt               
	IRQ_Reserved_13      = -3,
	IRQ_PendSV           = -2, // 14 Cortex-M3 Pend SV Interrupt                     
	IRQ_SysTick          = -1, // 15 Cortex-M3 System Tick Interrupt                 

	//  Device specific Interrupt Numbers
{{- range .Interrupts}}
	IRQ_{{.Name}} = {{.Value}}, // {{.Description}}
{{- end}}
};



