Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May  1 14:06:49 2020
| Host         : SHADOW-7JBOVR0F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    65 |
|    Minimum number of control sets                        |    65 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   418 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    65 |
| >= 0 to < 4        |    55 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           18 |
| No           | No                    | Yes                    |              71 |           46 |
| No           | Yes                   | No                     |              17 |           17 |
| Yes          | No                    | No                     |              78 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------+----------------------------------------+------------------+----------------+
|               Clock Signal              |          Enable Signal         |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------------------+--------------------------------+----------------------------------------+------------------+----------------+
|  controller1/address_reg[0]_LDC_i_1_n_0 |                                | controller1/address_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  synchronizer1/record_reg_4             |                                | synchronizer1/play_reg_4               |                1 |              1 |
|  synchronizer1/record_reg_9             |                                | synchronizer1/play_reg_9               |                1 |              1 |
|  synchronizer1/record_reg_13            |                                | synchronizer1/play_reg_13              |                1 |              1 |
|  synchronizer1/record_reg_5             |                                | synchronizer1/play_reg_5               |                1 |              1 |
|  pdm_clk_o_OBUF_BUFG                    |                                |                                        |                1 |              1 |
|  synchronizer1/record_reg_14            |                                | synchronizer1/play_reg_14              |                1 |              1 |
|  synchronizer1/record_reg_6             |                                | synchronizer1/play_reg_6               |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_9               |                1 |              1 |
|  synchronizer1/record_reg_1             |                                | synchronizer1/play_reg_1               |                1 |              1 |
|  done_o_BUFG                            |                                | controller1/address_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  done_o_BUFG                            |                                | controller1/address_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  synchronizer1/record_reg_8             |                                | synchronizer1/play_reg_8               |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_3               |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_13              |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_6               |                1 |              1 |
|  synchronizer1/record_reg_7             |                                | synchronizer1/play_reg_7               |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_10              |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_10            |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_12              |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_12            |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_15            |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_16            |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_8               |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_2             |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_0               |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_4               |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_3             |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_4             |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_11            |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_13            |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_15              |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_5             |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_14              |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_14            |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_6             |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_1               |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_11              |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_5               |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_2               |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/play_reg_7               |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_1             |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_8             |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_7             |                1 |              1 |
|  done_o_BUFG                            |                                | synchronizer1/record_reg_9             |                1 |              1 |
|  synchronizer1/record_reg_11            |                                | synchronizer1/play_reg_11              |                1 |              1 |
|  synchronizer1/record_reg_10            |                                | synchronizer1/play_reg_10              |                1 |              1 |
|  synchronizer1/record_reg_12            |                                | synchronizer1/play_reg_12              |                1 |              1 |
|  synchronizer1/record_reg_15            |                                | synchronizer1/play_reg_15              |                1 |              1 |
|  synchronizer1/record_reg_16            |                                | synchronizer1/play_reg_0               |                1 |              1 |
|  synchronizer1/record_reg_2             |                                | synchronizer1/play_reg_2               |                1 |              1 |
|  synchronizer1/record_reg_3             |                                | synchronizer1/play_reg_3               |                1 |              1 |
|  serializer1/CLK                        |                                |                                        |                1 |              2 |
|  clock_IBUF_BUFG                        |                                | reset_IBUF                             |                2 |              3 |
|  decoder1/clock_sig                     |                                |                                        |                1 |              3 |
|  pdm_clk_o_OBUF_BUFG                    | controller1/recording_now_OBUF |                                        |                2 |              5 |
|  serializer1/CLK                        | controller1/state_reg[1]_2[0]  |                                        |                1 |              5 |
|  clock_IBUF_BUFG                        | controller1/ena                |                                        |                4 |             10 |
|  clock_IBUF_BUFG                        | controller1/state_reg[2]_0     |                                        |                4 |             10 |
|  pdm_clk_o_OBUF_BUFG                    | deserializer1/data             |                                        |                3 |             16 |
|  pdm_clk_o_OBUF_BUFG                    | deserializer1/E[0]             |                                        |                3 |             16 |
|  serializer1/CLK                        | serializer1/data_0             |                                        |                8 |             16 |
|  deserializer_done_BUFG                 |                                | controller1/state_reg[0]_0             |                5 |             17 |
|  done_o_BUFG                            |                                | controller1/state_reg[0]_0             |                5 |             17 |
|  clock_IBUF_BUFG                        |                                |                                        |               15 |             42 |
+-----------------------------------------+--------------------------------+----------------------------------------+------------------+----------------+


