[2025-09-17 03:53:57] START suite=qualcomm_srv trace=srv389_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv389_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2642086 heartbeat IPC: 3.785 cumulative IPC: 3.785 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5062943 heartbeat IPC: 4.131 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5062943 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5062943 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13986109 heartbeat IPC: 1.121 cumulative IPC: 1.121 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22986507 heartbeat IPC: 1.111 cumulative IPC: 1.116 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 31984072 heartbeat IPC: 1.111 cumulative IPC: 1.114 (Simulation time: 00 hr 04 min 49 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv389_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000008 cycles: 41102018 heartbeat IPC: 1.097 cumulative IPC: 1.11 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 50135397 heartbeat IPC: 1.107 cumulative IPC: 1.109 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 59101555 heartbeat IPC: 1.115 cumulative IPC: 1.11 (Simulation time: 00 hr 08 min 20 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 68064319 heartbeat IPC: 1.116 cumulative IPC: 1.111 (Simulation time: 00 hr 09 min 25 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 77043249 heartbeat IPC: 1.114 cumulative IPC: 1.111 (Simulation time: 00 hr 10 min 33 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 86078965 heartbeat IPC: 1.107 cumulative IPC: 1.111 (Simulation time: 00 hr 11 min 43 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv389_ap.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 90025221 cumulative IPC: 1.111 (Simulation time: 00 hr 12 min 55 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 90025221 cumulative IPC: 1.111 (Simulation time: 00 hr 12 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv389_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.111 instructions: 100000001 cycles: 90025221
CPU 0 Branch Prediction Accuracy: 90.97% MPKI: 15.91 Average ROB Occupancy at Mispredict: 25.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.371
BRANCH_INDIRECT: 0.412
BRANCH_CONDITIONAL: 13.02
BRANCH_DIRECT_CALL: 0.9051
BRANCH_INDIRECT_CALL: 0.5925
BRANCH_RETURN: 0.6151


====Backend Stall Breakdown====
ROB_STALL: 89983
LQ_STALL: 0
SQ_STALL: 524319


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 99.53191
REPLAY_LOAD: 82.656715
NON_REPLAY_LOAD: 20.558506

== Total ==
ADDR_TRANS: 4678
REPLAY_LOAD: 5538
NON_REPLAY_LOAD: 79767

== Counts ==
ADDR_TRANS: 47
REPLAY_LOAD: 67
NON_REPLAY_LOAD: 3880

cpu0->cpu0_STLB TOTAL        ACCESS:    1865799 HIT:    1861650 MISS:       4149 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1865799 HIT:    1861650 MISS:       4149 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 194.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8396811 HIT:    7336388 MISS:    1060423 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6820193 HIT:    5947319 MISS:     872874 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     565350 HIT:     401358 MISS:     163992 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1003644 HIT:     987321 MISS:      16323 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7624 HIT:        390 MISS:       7234 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14951518 HIT:    8004433 MISS:    6947085 MSHR_MERGE:    1644380
cpu0->cpu0_L1I LOAD         ACCESS:   14951518 HIT:    8004433 MISS:    6947085 MSHR_MERGE:    1644380
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.73 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30347807 HIT:   26750176 MISS:    3597631 MSHR_MERGE:    1507144
cpu0->cpu0_L1D LOAD         ACCESS:   17077520 HIT:   15175142 MISS:    1902378 MSHR_MERGE:     384888
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13261756 HIT:   11574226 MISS:    1687530 MSHR_MERGE:    1122157
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8531 HIT:        808 MISS:       7723 MSHR_MERGE:         99
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.17 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12406640 HIT:   10502478 MISS:    1904162 MSHR_MERGE:     956908
cpu0->cpu0_ITLB LOAD         ACCESS:   12406640 HIT:   10502478 MISS:    1904162 MSHR_MERGE:     956908
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.084 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28782382 HIT:   27542155 MISS:    1240227 MSHR_MERGE:     321682
cpu0->cpu0_DTLB LOAD         ACCESS:   28782382 HIT:   27542155 MISS:    1240227 MSHR_MERGE:     321682
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.798 cycles
cpu0->LLC TOTAL        ACCESS:    1291335 HIT:    1242109 MISS:      49226 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     872874 HIT:     853031 MISS:      19843 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     163991 HIT:     138779 MISS:      25212 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     247236 HIT:     246984 MISS:        252 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7234 HIT:       3315 MISS:       3919 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 122 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2861
  ROW_BUFFER_MISS:      46086
  AVG DBUS CONGESTED CYCLE: 3.648
Channel 0 WQ ROW_BUFFER_HIT:       1165
  ROW_BUFFER_MISS:      17688
  FULL:          0
Channel 0 REFRESHES ISSUED:       7503

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       518429       433409        89056         2664
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          104          384          346
  STLB miss resolved @ L2C                0           25           71          195           56
  STLB miss resolved @ LLC                0           93          233         1655          871
  STLB miss resolved @ MEM                0            2          194         2150         2119

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             160840        50057      1267053       131944          464
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           44          111           38
  STLB miss resolved @ L2C                0           37           56           36           18
  STLB miss resolved @ LLC                0           24          116          387          110
  STLB miss resolved @ MEM                0            0           75          241          143
[2025-09-17 04:06:52] END   suite=qualcomm_srv trace=srv389_ap (rc=0)
