[![CI/VSG](https://github.com/Malcolmnixon/FpgaDemo/workflows/CI/VSG/badge.svg)](https://github.com/Malcolmnixon/FpgaDemo/commits/master) [![CI/VUnit](https://github.com/Malcolmnixon/FpgaDemo/workflows/CI/VUnit/badge.svg)](https://github.com/Malcolmnixon/FpgaDemo/commits/master) [![Documented](https://codedocs.xyz/Malcolmnixon/FpgaDemo.svg)](https://codedocs.xyz/Malcolmnixon/FpgaDemo/)

# FPGA Demo Project
This project demonstrates FPGA development including
- Enforcing style (using VHDL Style Guide)
- Unit Tests (using VUnit)
- Documentation (using Doxygen and CodeDocs)

# Requirements
This project makes use of:
- Python 3.7+
- [VHDL Style Guide](https://github.com/jeremiah-c-leary/vhdl-style-guide)
- [VUnit](https://vunit.github.io/)
- [Lattice MachX02-7000HE Breakout Board](https://www.latticesemi.com/en/Products/DevelopmentBoardsAndKits/MachXO2BreakoutBoard)
- [Lattice Diamond 3.11](http://www.latticesemi.com/latticediamond)
- [Doxygen 1.8.18](https://www.doxygen.nl/index.html)
