// Seed: 174609512
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  bit id_5;
  ;
  always @(posedge 'h0) begin : LABEL_0
    id_5 <= -1;
  end
  assign id_2 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd48
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout logic [7:0] id_1;
  assign #(id_1) id_1[1] = -1'b0;
  logic [1 : id_2] id_3;
  ;
  always force id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  always force id_1 = {""{-1}};
endmodule
