# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5Practice_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {H:/My Documents/Downloads/ECE5500/Lab5Practice/fourBitCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:02 on Mar 06,2022
# vcom -reportprogress 300 -93 -work work H:/My Documents/Downloads/ECE5500/Lab5Practice/fourBitCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fourBitCounter
# -- Compiling architecture Structure of fourBitCounter
# End time: 13:57:02 on Mar 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {H:/My Documents/Downloads/ECE5500/Lab5Practice/twentyBitCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:03 on Mar 06,2022
# vcom -reportprogress 300 -93 -work work H:/My Documents/Downloads/ECE5500/Lab5Practice/twentyBitCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity twentyBitCounter
# -- Compiling architecture Structure of twentyBitCounter
# End time: 13:57:03 on Mar 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {H:/My Documents/Downloads/ECE5500/Lab5Practice/tenBitShiftRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:03 on Mar 06,2022
# vcom -reportprogress 300 -93 -work work H:/My Documents/Downloads/ECE5500/Lab5Practice/tenBitShiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tenBitShiftRegister
# -- Compiling architecture Structure of tenBitShiftRegister
# End time: 13:57:03 on Mar 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:03 on Mar 06,2022
# vcom -reportprogress 300 -93 -work work H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity demo_Display
# -- Compiling architecture Structure of demo_Display
# End time: 13:57:03 on Mar 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.demo_display
# vsim work.demo_display 
# Start time: 13:57:12 on Mar 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.demo_display(structure)
# Loading work.fourbitcounter(structure)
# ** Fatal: (vsim-3817) Port "incerementCount" of entity "fourbitcounter" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /demo_display/fourCnt File: H:/My Documents/Downloads/ECE5500/Lab5Practice/fourBitCounter.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 13:57:12 on Mar 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.demo_display(structure)
# vsim work.demo_display(structure) 
# Start time: 13:57:16 on Mar 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.demo_display(structure)
# Loading work.fourbitcounter(structure)
# ** Fatal: (vsim-3817) Port "incerementCount" of entity "fourbitcounter" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /demo_display/fourCnt File: H:/My Documents/Downloads/ECE5500/Lab5Practice/fourBitCounter.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 13:57:16 on Mar 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
project compileall;restart -force; run 10 ns
# A project is not currently open.
vsim work.demo_display
# vsim work.demo_display 
# Start time: 13:58:39 on Mar 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.demo_display(structure)
# Loading work.fourbitcounter(structure)
# ** Fatal: (vsim-3817) Port "incerementCount" of entity "fourbitcounter" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /demo_display/fourCnt File: H:/My Documents/Downloads/ECE5500/Lab5Practice/fourBitCounter.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 13:58:40 on Mar 06,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
project compileall;restart -force; run 10 ns
# A project is not currently open.
vsim work.tenbitshiftregister
# vsim work.tenbitshiftregister 
# Start time: 13:59:07 on Mar 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tenbitshiftregister(structure)
project compileall;restart -force; run 10 ns
# A project is not currently open.
# End time: 14:18:35 on Mar 06,2022, Elapsed time: 0:19:28
# Errors: 1, Warnings: 0
