\hypertarget{group___d_w_t___peripheral}{}\doxysection{D\+WT}
\label{group___d_w_t___peripheral}\index{DWT@{DWT}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___d_w_t___register___accessor___macros}{D\+W\+T -\/ Register accessor macros}}
\item 
\mbox{\hyperlink{group___d_w_t___register___masks}{D\+W\+T Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_d_w_t___mem_map}{D\+W\+T\+\_\+\+Mem\+Map}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}~((\mbox{\hyperlink{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}})0x\+E0001000u)
\item 
\#define \mbox{\hyperlink{group___d_w_t___peripheral_ga606d55285f2df3c4bb43272ec842b475}{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_d_w_t___mem_map}{D\+W\+T\+\_\+\+Mem\+Map}} $\ast$ \mbox{\hyperlink{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}\label{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}} 
\index{DWT@{DWT}!DWT\_BASE\_PTR@{DWT\_BASE\_PTR}}
\index{DWT\_BASE\_PTR@{DWT\_BASE\_PTR}!DWT@{DWT}}
\doxysubsubsection{\texorpdfstring{DWT\_BASE\_PTR}{DWT\_BASE\_PTR}}
{\footnotesize\ttfamily \#define D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~((\mbox{\hyperlink{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}})0x\+E0001000u)}

Peripheral D\+WT base pointer \mbox{\Hypertarget{group___d_w_t___peripheral_ga606d55285f2df3c4bb43272ec842b475}\label{group___d_w_t___peripheral_ga606d55285f2df3c4bb43272ec842b475}} 
\index{DWT@{DWT}!DWT\_BASE\_PTRS@{DWT\_BASE\_PTRS}}
\index{DWT\_BASE\_PTRS@{DWT\_BASE\_PTRS}!DWT@{DWT}}
\doxysubsubsection{\texorpdfstring{DWT\_BASE\_PTRS}{DWT\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}}

Array initializer of D\+WT peripheral base pointers 

\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}\label{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}} 
\index{DWT@{DWT}!DWT\_MemMapPtr@{DWT\_MemMapPtr}}
\index{DWT\_MemMapPtr@{DWT\_MemMapPtr}!DWT@{DWT}}
\doxysubsubsection{\texorpdfstring{DWT\_MemMapPtr}{DWT\_MemMapPtr}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_d_w_t___mem_map}{D\+W\+T\+\_\+\+Mem\+Map}}$\ast$ \mbox{\hyperlink{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}}}

D\+WT -\/ Peripheral register structure 