git clone --depth 1 --no-tags https://github.com/adwranovsky/quick_spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497729790
git clone --depth 1 --no-tags https://github.com/foralivin/keyakarthik-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494536463
git clone --depth 1 --no-tags https://github.com/3ab3at/PacMan-with-Cheese.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494748328
git clone --depth 1 --no-tags https://github.com/Hyunok-Kim/axi-vip-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494664634
git clone --depth 1 --no-tags https://github.com/SomeSadBears/VGA_Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500509866
git clone --depth 1 --no-tags https://github.com/sbrezenski/brick-breaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500665689
git clone --depth 1 --no-tags https://github.com/ryhnAp/CAD-mid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495021317
git clone --depth 1 --no-tags https://github.com/e10-nguyen/FPGA-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499374828
git clone --depth 1 --no-tags https://github.com/dilipboidya/VerilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499550390
git clone --depth 1 --no-tags https://github.com/rere950303/study-logicdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499503186
git clone --depth 1 --no-tags https://github.com/dramoz/arty-s7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499787978
git clone --depth 1 --no-tags https://github.com/SighingSnow/npcpu-single-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499502258
git clone --depth 1 --no-tags https://github.com/abdallahahmedali/AES-Advanced-Encryption-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499828013
git clone --depth 1 --no-tags https://github.com/Jiahao-LI-QD/Verilog-CPU-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501078295
git clone --depth 1 --no-tags https://github.com/kasireddygariDineshKumarReddy/verilogprogramsforVLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499977199
git clone --depth 1 --no-tags https://github.com/majdbiw4200/VGA_Controller_on_Basys3DevBoard_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496231454
git clone --depth 1 --no-tags https://github.com/aileneiioana/Circuit-Inmultire-Secventiala.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496358790
git clone --depth 1 --no-tags https://github.com/erosayhi/OpenSync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496942819
git clone --depth 1 --no-tags https://github.com/Ismaelc78/Cascaded-Decade-Counters-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497463869
git clone --depth 1 --no-tags https://github.com/pranavprabhu01/DSP_FIR_Filter_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499017203
git clone --depth 1 --no-tags https://github.com/Boiapple1/Verilogproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498619678
git clone --depth 1 --no-tags https://github.com/myg36t91/Intern-FPGA-Record.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497037186
git clone --depth 1 --no-tags https://github.com/Ablabla0403/ICD_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497007276
git clone --depth 1 --no-tags https://github.com/ICL-Year-2-Project-2021-2022/Vision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495775476
git clone --depth 1 --no-tags https://github.com/sabrinayhu/caravel_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495968314
git clone --depth 1 --no-tags https://github.com/prashantgit1/ElectronicsVLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494547765
git clone --depth 1 --no-tags https://github.com/KKPROGRAMING/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495878572
git clone --depth 1 --no-tags https://github.com/oldiss/GB_MMC3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498569510
git clone --depth 1 --no-tags https://github.com/sayam-naqvi/FPU_Bfloat_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498066715
git clone --depth 1 --no-tags https://github.com/TakoyarouVR/RamenIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498573527
git clone --depth 1 --no-tags https://github.com/Anvay-7/Dadda_Wallace_multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498053716
git clone --depth 1 --no-tags https://github.com/Gurpreet11903460/4bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501535128
git clone --depth 1 --no-tags https://github.com/Zo-ran/RISC-V-SINGLE-CLOCK-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501880033
git clone --depth 1 --no-tags https://github.com/tinyansun/ICD_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501957211
git clone --depth 1 --no-tags https://github.com/thangND157/RISCV-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503232631
git clone --depth 1 --no-tags https://github.com/samuelpriyadarshan/16bit_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503560776
git clone --depth 1 --no-tags https://github.com/yehiaz2409/Calculator-Simulation-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504529979
git clone --depth 1 --no-tags https://github.com/RobinGoeree2/FPGA-Software-Defined-Radio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504116523
git clone --depth 1 --no-tags https://github.com/DDPlay123/FPGA-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505357232
git clone --depth 1 --no-tags https://github.com/alikhm0/final-ca-DLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505700576
git clone --depth 1 --no-tags https://github.com/hactinhhai123/Vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505884692
git clone --depth 1 --no-tags https://github.com/hactinhhai123/Modified-Booth-Multiplier-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505919405
git clone --depth 1 --no-tags https://github.com/Must-Hard/Breathing-lamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506059619
git clone --depth 1 --no-tags https://github.com/chunsubin/FW_soobin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506119298
git clone --depth 1 --no-tags https://github.com/antonblaise/SelectionSort_ASM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506245779
git clone --depth 1 --no-tags https://github.com/sudo-elamor/EE2003_dibs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502700241
git clone --depth 1 --no-tags https://github.com/YingHREN/Caravel__NNgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501183049
git clone --depth 1 --no-tags https://github.com/sayam-naqvi/FPU_BFLOAT_16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497659154
git clone --depth 1 --no-tags https://github.com/klasnordmark/shift_add_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502314781
git clone --depth 1 --no-tags https://github.com/nuraymamut/baggage_drop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502154330
git clone --depth 1 --no-tags https://github.com/LJQ0727/mips_pipelined_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496815385
git clone --depth 1 --no-tags https://github.com/DiasGomes/Processador-monociclo-8bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501869010
git clone --depth 1 --no-tags https://github.com/MiangMG/DatenLord_t2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501989801
git clone --depth 1 --no-tags https://github.com/tanvirarafin/eegr463_submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503055767
git clone --depth 1 --no-tags https://github.com/sergey-korobko/Verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501733107
git clone --depth 1 --no-tags https://github.com/Madhurb21/UnderTheHood.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502838485
git clone --depth 1 --no-tags https://github.com/danielscher/Single-cycle-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503023524
git clone --depth 1 --no-tags https://github.com/c28504693/HW2-blocking-noblocking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502335145
git clone --depth 1 --no-tags https://github.com/ranu060/CSE120-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502192218
git clone --depth 1 --no-tags https://github.com/erdem-kose/dualport-blockram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494601143
git clone --depth 1 --no-tags https://github.com/minhtuyen2305/Digital-Logic-Design-Intel-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494493294
git clone --depth 1 --no-tags https://github.com/yellowblacksnek/func_circ3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495726478
git clone --depth 1 --no-tags https://github.com/LeoPGB/SAP-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505997367
git clone --depth 1 --no-tags https://github.com/XinChen9994/Digital-high-speed-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505451992
git clone --depth 1 --no-tags https://github.com/372510457/FPGA-Basys3-based-wireless-trolley-control-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505114369
git clone --depth 1 --no-tags https://github.com/dnjayasinghe/SASEBOGIII-with-SASEBOG-AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496194828
git clone --depth 1 --no-tags https://github.com/RyanMcBrayer/ProcessorDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495974596
git clone --depth 1 --no-tags https://github.com/Hetsoni2002/cache_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499563845
git clone --depth 1 --no-tags https://github.com/Mohammadbadawi01/Verilog-language-design-an-4bit-ALU-that-capable-of-performing-four-operations-AND-OR-ADD-SUB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499289550
git clone --depth 1 --no-tags https://github.com/Agam2002/Agam2002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499227309
git clone --depth 1 --no-tags https://github.com/marybelb/ALU-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496325939
git clone --depth 1 --no-tags https://github.com/kimhw99/mips_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496827461
git clone --depth 1 --no-tags https://github.com/sidharthharidas01/4-input-16bit--sorter-descending-order-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496647908
git clone --depth 1 --no-tags https://github.com/HarithSami/Countdown-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496648865
git clone --depth 1 --no-tags https://github.com/komalkrishna5/Cascode_dynamic_comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496652214
git clone --depth 1 --no-tags https://github.com/kalptechs/nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506342978
git clone --depth 1 --no-tags https://github.com/SorooshHamedi/Digital-Logic-Design-Fall-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505530256
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/blink_led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504303193
git clone --depth 1 --no-tags https://github.com/EiranAmador/Arquitectura2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504390386
git clone --depth 1 --no-tags https://github.com/FGranda2/N-Tap-FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505586063
git clone --depth 1 --no-tags https://github.com/os-fpga/litex_reference_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505438688
git clone --depth 1 --no-tags https://github.com/sereen-ba/Design-Assignment-2-Design-of-a-Simple-8-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495935564
git clone --depth 1 --no-tags https://github.com/SunilSegu/Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494461970
git clone --depth 1 --no-tags https://github.com/DanMons7er/SerializadorDatosAFE_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494614466
git clone --depth 1 --no-tags https://github.com/Must-Hard/Key_seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495049245
git clone --depth 1 --no-tags https://github.com/antonloof/test_icecube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494425011
git clone --depth 1 --no-tags https://github.com/chuanchuan-Dong/fengniao.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496195462
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/LR5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496317785
git clone --depth 1 --no-tags https://github.com/falcon75/riscv-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496654887
git clone --depth 1 --no-tags https://github.com/ZehraMogulkoc/degital_desing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496678117
