#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Jun 14 10:12:08 2025
# Process ID         : 11176
# Current directory  : C:/Users/jjboy/ArmPipleCPU
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent8600 C:\Users\jjboy\ArmPipleCPU\ArmPipleCPU.xpr
# Log file           : C:/Users/jjboy/ArmPipleCPU/vivado.log
# Journal file       : C:/Users/jjboy/ArmPipleCPU\vivado.jou
# Running On         : Firstputve
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 3600X 6-Core Processor             
# CPU Frequency      : 3800 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 34281 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36429 MB
# Available Virtual  : 26120 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v] -no_script -reset -force -quiet
remove_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
remove_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
WARNING: [Vivado 12-818] No files matched 'C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v'
file delete -force C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
close [ open C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v w ]
add_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
update_compile_order -fileset sources_1
set_property CONFIG.memory_type {simple_dual_port_ram} [get_ips dist_mem_im]
generate_target all [get_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_im'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_im'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_im'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_im'...
catch { config_ip_cache -export [get_ips -all dist_mem_im] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dist_mem_im
export_ip_user_files -of_objects [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci] -no_script -sync -force -quiet
reset_run dist_mem_im_synth_1
launch_runs dist_mem_im_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dist_mem_im
[Sat Jun 14 11:03:06 2025] Launched dist_mem_im_synth_1...
Run output will be captured here: C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.runs/dist_mem_im_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/questa} {riviera=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci] -directory C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.ip_user_files -ipstatic_source_dir C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property CONFIG.memory_type {rom} [get_ips dist_mem_im]
generate_target all [get_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_im'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_im'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_im'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_im'...
catch { config_ip_cache -export [get_ips -all dist_mem_im] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dist_mem_im
export_ip_user_files -of_objects [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci] -no_script -sync -force -quiet
reset_run dist_mem_im_synth_1
launch_runs dist_mem_im_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dist_mem_im
[Sat Jun 14 11:14:06 2025] Launched dist_mem_im_synth_1...
Run output will be captured here: C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.runs/dist_mem_im_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/questa} {riviera=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/ip/dist_mem_im/dist_mem_im.xci] -directory C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.ip_user_files -ipstatic_source_dir C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v] -no_script -reset -force -quiet
remove_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
file delete -force C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
export_ip_user_files -of_objects  [get_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/dmem.v] -no_script -reset -force -quiet
remove_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/dmem.v
file delete -force C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/dmem.v
remove_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/dmem.v
WARNING: [Vivado 12-818] No files matched 'C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/dmem.v'
remove_files  C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v
WARNING: [Vivado 12-818] No files matched 'C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/imem.v'
close [ open C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v w ]
add_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AMStage
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3636
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1908.113 ; gain = 453.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AMStage' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/AMStage.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_dm' [C:/Users/jjboy/ArmPipleCPU/.Xil/Vivado-11176-Firstputve/realtime/dist_mem_gen_dm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_dm' (0#1) [C:/Users/jjboy/ArmPipleCPU/.Xil/Vivado-11176-Firstputve/realtime/dist_mem_gen_dm_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (6) of module 'dist_mem_gen_dm' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/AMStage.v:43]
INFO: [Synth 8-6155] done synthesizing module 'AMStage' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/AMStage.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.594 ; gain = 558.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2012.594 ; gain = 558.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2012.594 ; gain = 558.426
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_gen_dm/dist_mem_gen_dm.dcp' for cell 'dmem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2019.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2332.559 ; gain = 878.391
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2332.559 ; gain = 1052.625
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AMStage
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2344.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AMStage' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/AMStage.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_dm' [C:/Users/jjboy/ArmPipleCPU/.Xil/Vivado-11176-Firstputve/realtime/dist_mem_gen_dm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_dm' (0#1) [C:/Users/jjboy/ArmPipleCPU/.Xil/Vivado-11176-Firstputve/realtime/dist_mem_gen_dm_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (6) of module 'dist_mem_gen_dm' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/AMStage.v:43]
INFO: [Synth 8-6155] done synthesizing module 'AMStage' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/AMStage.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2344.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2344.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2344.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_gen_dm/dist_mem_gen_dm.dcp' for cell 'dmem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2363.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2450.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2450.016 ; gain = 105.160
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2450.016 ; gain = 105.160
close_design
close [ open C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/hazard.v w ]
add_files C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/hazard.v
update_compile_order -fileset sources_1
set_property top hazard [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: hazard
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hazard' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/hazard.v:23]
WARNING: [Synth 8-7129] Port clk in module hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hazard is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2964.238 ; gain = 0.000
5 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2964.238 ; gain = 0.000
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hazard' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/hazard.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2964.238 ; gain = 0.000
close_design
set_property top ifstage [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ifstage
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ifstage' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/ifstage.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_im' [C:/Users/jjboy/ArmPipleCPU/.Xil/Vivado-11176-Firstputve/realtime/dist_mem_im_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_im' (0#1) [C:/Users/jjboy/ArmPipleCPU/.Xil/Vivado-11176-Firstputve/realtime/dist_mem_im_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ifstage' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/ifstage.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_im/dist_mem_im.dcp' for cell 'imem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2964.238 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2964.238 ; gain = 0.000
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2964.238 ; gain = 0.000
close_design
set_property top arm [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: arm
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'arm' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifstage' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/ifstage.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_im' [C:/Users/jjboy/ArmPipleCPU/.Xil/Vivado-11176-Firstputve/realtime/dist_mem_im_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_im' (0#1) [C:/Users/jjboy/ArmPipleCPU/.Xil/Vivado-11176-Firstputve/realtime/dist_mem_im_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ifstage' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/ifstage.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'pcplus8' does not match port width (32) of module 'ifstage' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v:41]
WARNING: [Synth 8-689] width (1) of port connection 'instrf' does not match port width (32) of module 'ifstage' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v:42]
INFO: [Synth 8-6155] done synthesizing module 'arm' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v:23]
WARNING: [Synth 8-3848] Net aluresulte in module/entity arm does not have driver. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v:27]
WARNING: [Synth 8-3848] Net resultw in module/entity arm does not have driver. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v:28]
WARNING: [Synth 8-3848] Net pcsrcw in module/entity arm does not have driver. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v:29]
WARNING: [Synth 8-3848] Net branchtakene in module/entity arm does not have driver. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v:30]
WARNING: [Synth 8-3848] Net stallf in module/entity arm does not have driver. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_im/dist_mem_im.dcp' for cell 'ifstage/imem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2964.238 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2964.238 ; gain = 0.000
11 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2964.238 ; gain = 0.000
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 14 21:03:49 2025...
