mySdd
====================================================================
mySdd version 0.6, April 22, 2018

- run 'run_sdd.sh' and 'run_sdd.sh'
	use vtree generated by run_sdd.sh to construct sdd

- alter test1.c: compute runtime of building sdd, and output to `mcnc-output-table.txt`

- alter 'test_cases_right_linear', add a mark '~', lines without '~' means testing 
	failed(run out of time, 30s)

- delete test2.c and test2_output folder

- output vtree of test3 to folder ./test3_output/vtree

- add a new test, test4.c, which read vtree generated by test3 and construct sdd(without minimize, manually gc)

- delete manually gc segment of function buildSDD(contained in buildSDDfromLogicNet.c)

- add a new list 'test_cases_right_linear_2' contains all path of benchmark and corresponding vtree

- add a new script 'rerun_sdd.sh' to run all tests in  'test_cases_right_linear_2'

- add some comment to `mcnc-output-table.txt`

======================================================================
mySdd version 0.5, April 21, 2018

- add `run_bdd.sh` and `run_sdd.sh` to do two experiments

- stop output .sdd files

======================================================================
mySdd version 0.4, April 16, 2018

- add a new test(test2.c, which aims to rotate a vtree to right-linear form)
	this test uses sdd-provided function to rotate vtree
	but test2.c report 'Segmentation fault (core dumped)' in testing C499.v, don't know why,
		in statement: sdd_vtree_rotate_right(sdd_manager_vtree(manager), manager, 0);

- add a new test(test3.c, do same thing as test2)
	add a function 'get_var_order_from_vtree', which can get variable order from vtree
	this test:
			1. read vtree file to obtain variable order
			2. use variable order to create right-linear vtree, and manager
			3. read corresponding verilog file
			4. start testing
			5. write .sdd file, .vtree file

- add 'test2_output' folder to save .sdd, .vtree file generated by test2

- add 'test3_output' folder to save .sdd, .vtree file generated by test3 

- alter Makefile

- add a file 'test_cases_right_linear' to benchmarks folder

- alter run.sh: ' program="./test3" ', test_cases_file="./benchmarks/test_cases_right_linear"

- add output of test3 to `mcnc-output-table.txt`

======================================================================
mySdd version 0.3, April 15, 2018

- alter 'user_nodeCount.c', previous version is wrong

- alter buildSDDfromLogicNet.c
	correctly ref and deref sdd node

- add a function 'buildSDD_with_gc' to buildSddfromLogicNet.c
	'buildSDD_with_gc' will invoke garbage collection when constructing sdd

- alter readVerilog.c
	delete some test-purposed printf statements, alter some variable name

- rename hxx_test.c to test1.c

- run scriptr 'run.sh' to add vtree(generated by test1) to /output_vtree
======================================================================
mySdd version 0.2, April 15, 2018

- create `benchmarks` folder and put all test in it

- add a script `run.sh` to run all tests in `test_cases`(in the benchmarks folder)

- add a file `mcnc-output-table.txt` to store the output info by each test

- comment some print info in `hxx_test.c`
