ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB46:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 2


  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** ADC_HandleTypeDef hadc;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** UART_HandleTypeDef huart1;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_ADC_Init(void);
  58:Core/Src/main.c **** static void MX_I2C1_Init(void);
  59:Core/Src/main.c **** static void MX_SPI1_Init(void);
  60:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  66:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE END 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /**
  71:Core/Src/main.c ****   * @brief  The application entry point.
  72:Core/Src/main.c ****   * @retval int
  73:Core/Src/main.c ****   */
  74:Core/Src/main.c **** int main(void)
  75:Core/Src/main.c **** {
  76:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END 1 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  83:Core/Src/main.c ****   HAL_Init();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END Init */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Configure the system clock */
  90:Core/Src/main.c ****   SystemClock_Config();
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END SysInit */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Initialize all configured peripherals */
  97:Core/Src/main.c ****   MX_GPIO_Init();
  98:Core/Src/main.c ****   MX_ADC_Init();
  99:Core/Src/main.c ****   MX_I2C1_Init();
 100:Core/Src/main.c ****   MX_SPI1_Init();
 101:Core/Src/main.c ****   MX_USART1_UART_Init();
 102:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END 2 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Infinite loop */
 107:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 108:Core/Src/main.c ****   while (1)
 109:Core/Src/main.c ****   {
 110:Core/Src/main.c ****     /* USER CODE END WHILE */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 113:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port,LED_BLUE_Pin);
 114:Core/Src/main.c ****     HAL_Delay(200);
 115:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED_RED_GPIO_Port,LED_RED_Pin);
 116:Core/Src/main.c ****   }
 117:Core/Src/main.c ****   /* USER CODE END 3 */
 118:Core/Src/main.c **** }
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /**
 121:Core/Src/main.c ****   * @brief System Clock Configuration
 122:Core/Src/main.c ****   * @retval None
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c **** void SystemClock_Config(void)
 125:Core/Src/main.c **** {
 126:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 128:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 131:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSI14CalibrationValue = 16;
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 142:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c ****     Error_Handler();
 145:Core/Src/main.c ****   }
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 4


 148:Core/Src/main.c ****   */
 149:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 150:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 151:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 152:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 156:Core/Src/main.c ****   {
 157:Core/Src/main.c ****     Error_Handler();
 158:Core/Src/main.c ****   }
 159:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 160:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 161:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 162:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 163:Core/Src/main.c ****   {
 164:Core/Src/main.c ****     Error_Handler();
 165:Core/Src/main.c ****   }
 166:Core/Src/main.c **** }
 167:Core/Src/main.c **** 
 168:Core/Src/main.c **** /**
 169:Core/Src/main.c ****   * @brief ADC Initialization Function
 170:Core/Src/main.c ****   * @param None
 171:Core/Src/main.c ****   * @retval None
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c **** static void MX_ADC_Init(void)
 174:Core/Src/main.c **** {
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 0 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* USER CODE END ADC_Init 0 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 1 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* USER CODE END ADC_Init 1 */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 187:Core/Src/main.c ****   */
 188:Core/Src/main.c ****   hadc.Instance = ADC1;
 189:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 190:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 191:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 192:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 193:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 194:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = DISABLE;
 195:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = DISABLE;
 196:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 197:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 198:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 199:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 200:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = DISABLE;
 201:Core/Src/main.c ****   hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 202:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 203:Core/Src/main.c ****   {
 204:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 5


 205:Core/Src/main.c ****   }
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /** Configure for the selected ADC regular channel to be converted.
 208:Core/Src/main.c ****   */
 209:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_0;
 210:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 211:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 212:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 213:Core/Src/main.c ****   {
 214:Core/Src/main.c ****     Error_Handler();
 215:Core/Src/main.c ****   }
 216:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 2 */
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE END ADC_Init 2 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** }
 221:Core/Src/main.c **** 
 222:Core/Src/main.c **** /**
 223:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 224:Core/Src/main.c ****   * @param None
 225:Core/Src/main.c ****   * @retval None
 226:Core/Src/main.c ****   */
 227:Core/Src/main.c **** static void MX_I2C1_Init(void)
 228:Core/Src/main.c **** {
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 237:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 238:Core/Src/main.c ****   hi2c1.Init.Timing = 0x20303E5D;
 239:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 240:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 241:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 242:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 243:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 244:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 245:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 246:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 247:Core/Src/main.c ****   {
 248:Core/Src/main.c ****     Error_Handler();
 249:Core/Src/main.c ****   }
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /** Configure Analogue filter
 252:Core/Src/main.c ****   */
 253:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 254:Core/Src/main.c ****   {
 255:Core/Src/main.c ****     Error_Handler();
 256:Core/Src/main.c ****   }
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /** Configure Digital filter
 259:Core/Src/main.c ****   */
 260:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 261:Core/Src/main.c ****   {
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 6


 262:Core/Src/main.c ****     Error_Handler();
 263:Core/Src/main.c ****   }
 264:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c **** }
 269:Core/Src/main.c **** 
 270:Core/Src/main.c **** /**
 271:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 272:Core/Src/main.c ****   * @param None
 273:Core/Src/main.c ****   * @retval None
 274:Core/Src/main.c ****   */
 275:Core/Src/main.c **** static void MX_SPI1_Init(void)
 276:Core/Src/main.c **** {
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 285:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 286:Core/Src/main.c ****   hspi1.Instance = SPI1;
 287:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 288:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 289:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 290:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 291:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 292:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 293:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 294:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 295:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 296:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 297:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 298:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 299:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 300:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 301:Core/Src/main.c ****   {
 302:Core/Src/main.c ****     Error_Handler();
 303:Core/Src/main.c ****   }
 304:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 307:Core/Src/main.c **** 
 308:Core/Src/main.c **** }
 309:Core/Src/main.c **** 
 310:Core/Src/main.c **** /**
 311:Core/Src/main.c ****   * @brief USART1 Initialization Function
 312:Core/Src/main.c ****   * @param None
 313:Core/Src/main.c ****   * @retval None
 314:Core/Src/main.c ****   */
 315:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 316:Core/Src/main.c **** {
 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 7


 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 325:Core/Src/main.c ****   huart1.Instance = USART1;
 326:Core/Src/main.c ****   huart1.Init.BaudRate = 38400;
 327:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 328:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 329:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 330:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 331:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 332:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 333:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 334:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 335:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 336:Core/Src/main.c ****   {
 337:Core/Src/main.c ****     Error_Handler();
 338:Core/Src/main.c ****   }
 339:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c **** }
 344:Core/Src/main.c **** 
 345:Core/Src/main.c **** /**
 346:Core/Src/main.c ****   * @brief GPIO Initialization Function
 347:Core/Src/main.c ****   * @param None
 348:Core/Src/main.c ****   * @retval None
 349:Core/Src/main.c ****   */
 350:Core/Src/main.c **** static void MX_GPIO_Init(void)
 351:Core/Src/main.c **** {
  26              		.loc 1 351 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 20
  33              		.cfi_offset 4, -20
  34              		.cfi_offset 5, -16
  35              		.cfi_offset 6, -12
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 C646     		mov	lr, r8
  39 0004 00B5     		push	{lr}
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 24
  42              		.cfi_offset 8, -24
  43 0006 88B0     		sub	sp, sp, #32
  44              	.LCFI2:
  45              		.cfi_def_cfa_offset 56
 352:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 352 3 view .LVU1
  47              		.loc 1 352 20 is_stmt 0 view .LVU2
  48 0008 1422     		movs	r2, #20
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 8


  49 000a 0021     		movs	r1, #0
  50 000c 03A8     		add	r0, sp, #12
  51 000e FFF7FEFF 		bl	memset
  52              	.LVL0:
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 355:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  53              		.loc 1 355 3 is_stmt 1 view .LVU3
  54              	.LBB4:
  55              		.loc 1 355 3 view .LVU4
  56              		.loc 1 355 3 view .LVU5
  57 0012 2E4B     		ldr	r3, .L2
  58 0014 5A69     		ldr	r2, [r3, #20]
  59 0016 8021     		movs	r1, #128
  60 0018 C903     		lsls	r1, r1, #15
  61 001a 0A43     		orrs	r2, r1
  62 001c 5A61     		str	r2, [r3, #20]
  63              		.loc 1 355 3 view .LVU6
  64 001e 5A69     		ldr	r2, [r3, #20]
  65 0020 0A40     		ands	r2, r1
  66 0022 0092     		str	r2, [sp]
  67              		.loc 1 355 3 view .LVU7
  68 0024 009A     		ldr	r2, [sp]
  69              	.LBE4:
  70              		.loc 1 355 3 view .LVU8
 356:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  71              		.loc 1 356 3 view .LVU9
  72              	.LBB5:
  73              		.loc 1 356 3 view .LVU10
  74              		.loc 1 356 3 view .LVU11
  75 0026 5A69     		ldr	r2, [r3, #20]
  76 0028 8021     		movs	r1, #128
  77 002a 8902     		lsls	r1, r1, #10
  78 002c 0A43     		orrs	r2, r1
  79 002e 5A61     		str	r2, [r3, #20]
  80              		.loc 1 356 3 view .LVU12
  81 0030 5A69     		ldr	r2, [r3, #20]
  82 0032 0A40     		ands	r2, r1
  83 0034 0192     		str	r2, [sp, #4]
  84              		.loc 1 356 3 view .LVU13
  85 0036 019A     		ldr	r2, [sp, #4]
  86              	.LBE5:
  87              		.loc 1 356 3 view .LVU14
 357:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  88              		.loc 1 357 3 view .LVU15
  89              	.LBB6:
  90              		.loc 1 357 3 view .LVU16
  91              		.loc 1 357 3 view .LVU17
  92 0038 5A69     		ldr	r2, [r3, #20]
  93 003a 8021     		movs	r1, #128
  94 003c C902     		lsls	r1, r1, #11
  95 003e 0A43     		orrs	r2, r1
  96 0040 5A61     		str	r2, [r3, #20]
  97              		.loc 1 357 3 view .LVU18
  98 0042 5B69     		ldr	r3, [r3, #20]
  99 0044 0B40     		ands	r3, r1
 100 0046 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 9


 101              		.loc 1 357 3 view .LVU19
 102 0048 029B     		ldr	r3, [sp, #8]
 103              	.LBE6:
 104              		.loc 1 357 3 view .LVU20
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 360:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOF, LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 105              		.loc 1 360 3 view .LVU21
 106 004a 214B     		ldr	r3, .L2+4
 107 004c 9846     		mov	r8, r3
 108 004e 0022     		movs	r2, #0
 109 0050 0321     		movs	r1, #3
 110 0052 1800     		movs	r0, r3
 111 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 112              	.LVL1:
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 363:Core/Src/main.c ****   HAL_GPIO_WritePin(LORA_NCS_GPIO_Port, LORA_NCS_Pin, GPIO_PIN_RESET);
 113              		.loc 1 363 3 view .LVU22
 114 0058 9026     		movs	r6, #144
 115 005a F605     		lsls	r6, r6, #23
 116 005c 0022     		movs	r2, #0
 117 005e 1021     		movs	r1, #16
 118 0060 3000     		movs	r0, r6
 119 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL2:
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 366:Core/Src/main.c ****   HAL_GPIO_WritePin(LORA_RST_GPIO_Port, LORA_RST_Pin, GPIO_PIN_RESET);
 121              		.loc 1 366 3 view .LVU23
 122 0066 1B4F     		ldr	r7, .L2+8
 123 0068 0022     		movs	r2, #0
 124 006a 0221     		movs	r1, #2
 125 006c 3800     		movs	r0, r7
 126 006e FFF7FEFF 		bl	HAL_GPIO_WritePin
 127              	.LVL3:
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /*Configure GPIO pins : LED_RED_Pin LED_BLUE_Pin */
 369:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_RED_Pin|LED_BLUE_Pin;
 128              		.loc 1 369 3 view .LVU24
 129              		.loc 1 369 23 is_stmt 0 view .LVU25
 130 0072 0323     		movs	r3, #3
 131 0074 0393     		str	r3, [sp, #12]
 370:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 132              		.loc 1 370 3 is_stmt 1 view .LVU26
 133              		.loc 1 370 24 is_stmt 0 view .LVU27
 134 0076 0125     		movs	r5, #1
 135 0078 0495     		str	r5, [sp, #16]
 371:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 136              		.loc 1 371 3 is_stmt 1 view .LVU28
 137              		.loc 1 371 24 is_stmt 0 view .LVU29
 138 007a 0024     		movs	r4, #0
 139 007c 0594     		str	r4, [sp, #20]
 372:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 140              		.loc 1 372 3 is_stmt 1 view .LVU30
 141              		.loc 1 372 25 is_stmt 0 view .LVU31
 142 007e 0694     		str	r4, [sp, #24]
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 10


 373:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 143              		.loc 1 373 3 is_stmt 1 view .LVU32
 144 0080 03A9     		add	r1, sp, #12
 145 0082 4046     		mov	r0, r8
 146 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 147              	.LVL4:
 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   /*Configure GPIO pin : LORA_INT_Pin */
 376:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_INT_Pin;
 148              		.loc 1 376 3 view .LVU33
 149              		.loc 1 376 23 is_stmt 0 view .LVU34
 150 0088 0223     		movs	r3, #2
 151 008a 9846     		mov	r8, r3
 152 008c 0393     		str	r3, [sp, #12]
 377:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 153              		.loc 1 377 3 is_stmt 1 view .LVU35
 154              		.loc 1 377 24 is_stmt 0 view .LVU36
 155 008e 8823     		movs	r3, #136
 156 0090 5B03     		lsls	r3, r3, #13
 157 0092 0493     		str	r3, [sp, #16]
 378:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 378 3 is_stmt 1 view .LVU37
 159              		.loc 1 378 24 is_stmt 0 view .LVU38
 160 0094 0594     		str	r4, [sp, #20]
 379:Core/Src/main.c ****   HAL_GPIO_Init(LORA_INT_GPIO_Port, &GPIO_InitStruct);
 161              		.loc 1 379 3 is_stmt 1 view .LVU39
 162 0096 03A9     		add	r1, sp, #12
 163 0098 3000     		movs	r0, r6
 164 009a FFF7FEFF 		bl	HAL_GPIO_Init
 165              	.LVL5:
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /*Configure GPIO pin : LORA_NCS_Pin */
 382:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_NCS_Pin;
 166              		.loc 1 382 3 view .LVU40
 167              		.loc 1 382 23 is_stmt 0 view .LVU41
 168 009e 1023     		movs	r3, #16
 169 00a0 0393     		str	r3, [sp, #12]
 383:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 170              		.loc 1 383 3 is_stmt 1 view .LVU42
 171              		.loc 1 383 24 is_stmt 0 view .LVU43
 172 00a2 0495     		str	r5, [sp, #16]
 384:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 384 3 is_stmt 1 view .LVU44
 174              		.loc 1 384 24 is_stmt 0 view .LVU45
 175 00a4 0594     		str	r4, [sp, #20]
 385:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 176              		.loc 1 385 3 is_stmt 1 view .LVU46
 177              		.loc 1 385 25 is_stmt 0 view .LVU47
 178 00a6 0694     		str	r4, [sp, #24]
 386:Core/Src/main.c ****   HAL_GPIO_Init(LORA_NCS_GPIO_Port, &GPIO_InitStruct);
 179              		.loc 1 386 3 is_stmt 1 view .LVU48
 180 00a8 03A9     		add	r1, sp, #12
 181 00aa 3000     		movs	r0, r6
 182 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 183              	.LVL6:
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /*Configure GPIO pin : LORA_RST_Pin */
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 11


 389:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_RST_Pin;
 184              		.loc 1 389 3 view .LVU49
 185              		.loc 1 389 23 is_stmt 0 view .LVU50
 186 00b0 4346     		mov	r3, r8
 187 00b2 0393     		str	r3, [sp, #12]
 390:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 188              		.loc 1 390 3 is_stmt 1 view .LVU51
 189              		.loc 1 390 24 is_stmt 0 view .LVU52
 190 00b4 0495     		str	r5, [sp, #16]
 391:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 391 3 is_stmt 1 view .LVU53
 192              		.loc 1 391 24 is_stmt 0 view .LVU54
 193 00b6 0594     		str	r4, [sp, #20]
 392:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 194              		.loc 1 392 3 is_stmt 1 view .LVU55
 195              		.loc 1 392 25 is_stmt 0 view .LVU56
 196 00b8 0694     		str	r4, [sp, #24]
 393:Core/Src/main.c ****   HAL_GPIO_Init(LORA_RST_GPIO_Port, &GPIO_InitStruct);
 197              		.loc 1 393 3 is_stmt 1 view .LVU57
 198 00ba 03A9     		add	r1, sp, #12
 199 00bc 3800     		movs	r0, r7
 200 00be FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL7:
 394:Core/Src/main.c **** 
 395:Core/Src/main.c **** }
 202              		.loc 1 395 1 is_stmt 0 view .LVU58
 203 00c2 08B0     		add	sp, sp, #32
 204              		@ sp needed
 205 00c4 80BC     		pop	{r7}
 206 00c6 B846     		mov	r8, r7
 207 00c8 F0BD     		pop	{r4, r5, r6, r7, pc}
 208              	.L3:
 209 00ca C046     		.align	2
 210              	.L2:
 211 00cc 00100240 		.word	1073876992
 212 00d0 00140048 		.word	1207964672
 213 00d4 00040048 		.word	1207960576
 214              		.cfi_endproc
 215              	.LFE46:
 217              		.section	.text.Error_Handler,"ax",%progbits
 218              		.align	1
 219              		.global	Error_Handler
 220              		.syntax unified
 221              		.code	16
 222              		.thumb_func
 224              	Error_Handler:
 225              	.LFB47:
 396:Core/Src/main.c **** 
 397:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 398:Core/Src/main.c **** 
 399:Core/Src/main.c **** /* USER CODE END 4 */
 400:Core/Src/main.c **** 
 401:Core/Src/main.c **** /**
 402:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 403:Core/Src/main.c ****   * @retval None
 404:Core/Src/main.c ****   */
 405:Core/Src/main.c **** void Error_Handler(void)
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 12


 406:Core/Src/main.c **** {
 226              		.loc 1 406 1 is_stmt 1 view -0
 227              		.cfi_startproc
 228              		@ Volatile: function does not return.
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		@ link register save eliminated.
 407:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 408:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 409:Core/Src/main.c ****   __disable_irq();
 232              		.loc 1 409 3 view .LVU60
 233              	.LBB7:
 234              	.LBI7:
 235              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 13


  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 14


 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 236              		.loc 2 140 27 view .LVU61
 237              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 238              		.loc 2 142 3 view .LVU62
 239              		.syntax divided
 240              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 241 0000 72B6     		cpsid i
 242              	@ 0 "" 2
 243              		.thumb
 244              		.syntax unified
 245              	.L5:
 246              	.LBE8:
 247              	.LBE7:
 410:Core/Src/main.c ****   while (1)
 248              		.loc 1 410 3 discriminator 1 view .LVU63
 411:Core/Src/main.c ****   {
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 15


 412:Core/Src/main.c ****   }
 249              		.loc 1 412 3 discriminator 1 view .LVU64
 410:Core/Src/main.c ****   while (1)
 250              		.loc 1 410 9 discriminator 1 view .LVU65
 251 0002 FEE7     		b	.L5
 252              		.cfi_endproc
 253              	.LFE47:
 255              		.section	.text.MX_ADC_Init,"ax",%progbits
 256              		.align	1
 257              		.syntax unified
 258              		.code	16
 259              		.thumb_func
 261              	MX_ADC_Init:
 262              	.LFB42:
 174:Core/Src/main.c **** 
 263              		.loc 1 174 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 16
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267 0000 00B5     		push	{lr}
 268              	.LCFI3:
 269              		.cfi_def_cfa_offset 4
 270              		.cfi_offset 14, -4
 271 0002 85B0     		sub	sp, sp, #20
 272              	.LCFI4:
 273              		.cfi_def_cfa_offset 24
 180:Core/Src/main.c **** 
 274              		.loc 1 180 3 view .LVU67
 180:Core/Src/main.c **** 
 275              		.loc 1 180 26 is_stmt 0 view .LVU68
 276 0004 0C22     		movs	r2, #12
 277 0006 0021     		movs	r1, #0
 278 0008 01A8     		add	r0, sp, #4
 279 000a FFF7FEFF 		bl	memset
 280              	.LVL8:
 188:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 281              		.loc 1 188 3 is_stmt 1 view .LVU69
 188:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 282              		.loc 1 188 17 is_stmt 0 view .LVU70
 283 000e 1748     		ldr	r0, .L11
 284 0010 174B     		ldr	r3, .L11+4
 285 0012 0360     		str	r3, [r0]
 189:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 286              		.loc 1 189 3 is_stmt 1 view .LVU71
 189:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 287              		.loc 1 189 28 is_stmt 0 view .LVU72
 288 0014 0023     		movs	r3, #0
 289 0016 4360     		str	r3, [r0, #4]
 190:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 290              		.loc 1 190 3 is_stmt 1 view .LVU73
 190:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 291              		.loc 1 190 24 is_stmt 0 view .LVU74
 292 0018 8360     		str	r3, [r0, #8]
 191:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 293              		.loc 1 191 3 is_stmt 1 view .LVU75
 191:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 294              		.loc 1 191 23 is_stmt 0 view .LVU76
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 16


 295 001a C360     		str	r3, [r0, #12]
 192:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 296              		.loc 1 192 3 is_stmt 1 view .LVU77
 192:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 297              		.loc 1 192 26 is_stmt 0 view .LVU78
 298 001c 0122     		movs	r2, #1
 299 001e 0261     		str	r2, [r0, #16]
 193:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = DISABLE;
 300              		.loc 1 193 3 is_stmt 1 view .LVU79
 193:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = DISABLE;
 301              		.loc 1 193 26 is_stmt 0 view .LVU80
 302 0020 0421     		movs	r1, #4
 303 0022 4161     		str	r1, [r0, #20]
 194:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = DISABLE;
 304              		.loc 1 194 3 is_stmt 1 view .LVU81
 194:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = DISABLE;
 305              		.loc 1 194 30 is_stmt 0 view .LVU82
 306 0024 0376     		strb	r3, [r0, #24]
 195:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 307              		.loc 1 195 3 is_stmt 1 view .LVU83
 195:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 308              		.loc 1 195 34 is_stmt 0 view .LVU84
 309 0026 4376     		strb	r3, [r0, #25]
 196:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 310              		.loc 1 196 3 is_stmt 1 view .LVU85
 196:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 311              		.loc 1 196 32 is_stmt 0 view .LVU86
 312 0028 8376     		strb	r3, [r0, #26]
 197:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 313              		.loc 1 197 3 is_stmt 1 view .LVU87
 197:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 314              		.loc 1 197 35 is_stmt 0 view .LVU88
 315 002a C376     		strb	r3, [r0, #27]
 198:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 316              		.loc 1 198 3 is_stmt 1 view .LVU89
 198:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 317              		.loc 1 198 30 is_stmt 0 view .LVU90
 318 002c C221     		movs	r1, #194
 319 002e FF31     		adds	r1, r1, #255
 320 0030 C161     		str	r1, [r0, #28]
 199:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = DISABLE;
 321              		.loc 1 199 3 is_stmt 1 view .LVU91
 199:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = DISABLE;
 322              		.loc 1 199 34 is_stmt 0 view .LVU92
 323 0032 0362     		str	r3, [r0, #32]
 200:Core/Src/main.c ****   hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 324              		.loc 1 200 3 is_stmt 1 view .LVU93
 200:Core/Src/main.c ****   hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 325              		.loc 1 200 35 is_stmt 0 view .LVU94
 326 0034 9E39     		subs	r1, r1, #158
 327 0036 FF39     		subs	r1, r1, #255
 328 0038 4354     		strb	r3, [r0, r1]
 201:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 329              		.loc 1 201 3 is_stmt 1 view .LVU95
 201:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 330              		.loc 1 201 21 is_stmt 0 view .LVU96
 331 003a 8262     		str	r2, [r0, #40]
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 17


 202:Core/Src/main.c ****   {
 332              		.loc 1 202 3 is_stmt 1 view .LVU97
 202:Core/Src/main.c ****   {
 333              		.loc 1 202 7 is_stmt 0 view .LVU98
 334 003c FFF7FEFF 		bl	HAL_ADC_Init
 335              	.LVL9:
 202:Core/Src/main.c ****   {
 336              		.loc 1 202 6 view .LVU99
 337 0040 0028     		cmp	r0, #0
 338 0042 0FD1     		bne	.L9
 209:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 339              		.loc 1 209 3 is_stmt 1 view .LVU100
 209:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 340              		.loc 1 209 19 is_stmt 0 view .LVU101
 341 0044 0023     		movs	r3, #0
 342 0046 0193     		str	r3, [sp, #4]
 210:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 343              		.loc 1 210 3 is_stmt 1 view .LVU102
 210:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 344              		.loc 1 210 16 is_stmt 0 view .LVU103
 345 0048 8023     		movs	r3, #128
 346 004a 5B01     		lsls	r3, r3, #5
 347 004c 0293     		str	r3, [sp, #8]
 211:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 348              		.loc 1 211 3 is_stmt 1 view .LVU104
 211:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 349              		.loc 1 211 24 is_stmt 0 view .LVU105
 350 004e 8023     		movs	r3, #128
 351 0050 5B05     		lsls	r3, r3, #21
 352 0052 0393     		str	r3, [sp, #12]
 212:Core/Src/main.c ****   {
 353              		.loc 1 212 3 is_stmt 1 view .LVU106
 212:Core/Src/main.c ****   {
 354              		.loc 1 212 7 is_stmt 0 view .LVU107
 355 0054 0548     		ldr	r0, .L11
 356 0056 01A9     		add	r1, sp, #4
 357 0058 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 358              	.LVL10:
 212:Core/Src/main.c ****   {
 359              		.loc 1 212 6 view .LVU108
 360 005c 0028     		cmp	r0, #0
 361 005e 03D1     		bne	.L10
 220:Core/Src/main.c **** 
 362              		.loc 1 220 1 view .LVU109
 363 0060 05B0     		add	sp, sp, #20
 364              		@ sp needed
 365 0062 00BD     		pop	{pc}
 366              	.L9:
 204:Core/Src/main.c ****   }
 367              		.loc 1 204 5 is_stmt 1 view .LVU110
 368 0064 FFF7FEFF 		bl	Error_Handler
 369              	.LVL11:
 370              	.L10:
 214:Core/Src/main.c ****   }
 371              		.loc 1 214 5 view .LVU111
 372 0068 FFF7FEFF 		bl	Error_Handler
 373              	.LVL12:
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 18


 374              	.L12:
 375              		.align	2
 376              	.L11:
 377 006c 00000000 		.word	.LANCHOR0
 378 0070 00240140 		.word	1073816576
 379              		.cfi_endproc
 380              	.LFE42:
 382              		.section	.text.MX_I2C1_Init,"ax",%progbits
 383              		.align	1
 384              		.syntax unified
 385              		.code	16
 386              		.thumb_func
 388              	MX_I2C1_Init:
 389              	.LFB43:
 228:Core/Src/main.c **** 
 390              		.loc 1 228 1 view -0
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 0
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394 0000 10B5     		push	{r4, lr}
 395              	.LCFI5:
 396              		.cfi_def_cfa_offset 8
 397              		.cfi_offset 4, -8
 398              		.cfi_offset 14, -4
 237:Core/Src/main.c ****   hi2c1.Init.Timing = 0x20303E5D;
 399              		.loc 1 237 3 view .LVU113
 237:Core/Src/main.c ****   hi2c1.Init.Timing = 0x20303E5D;
 400              		.loc 1 237 18 is_stmt 0 view .LVU114
 401 0002 1248     		ldr	r0, .L20
 402 0004 124B     		ldr	r3, .L20+4
 403 0006 0360     		str	r3, [r0]
 238:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 404              		.loc 1 238 3 is_stmt 1 view .LVU115
 238:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 405              		.loc 1 238 21 is_stmt 0 view .LVU116
 406 0008 124B     		ldr	r3, .L20+8
 407 000a 4360     		str	r3, [r0, #4]
 239:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 408              		.loc 1 239 3 is_stmt 1 view .LVU117
 239:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 409              		.loc 1 239 26 is_stmt 0 view .LVU118
 410 000c 0023     		movs	r3, #0
 411 000e 8360     		str	r3, [r0, #8]
 240:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 412              		.loc 1 240 3 is_stmt 1 view .LVU119
 240:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 413              		.loc 1 240 29 is_stmt 0 view .LVU120
 414 0010 0122     		movs	r2, #1
 415 0012 C260     		str	r2, [r0, #12]
 241:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 416              		.loc 1 241 3 is_stmt 1 view .LVU121
 241:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 417              		.loc 1 241 30 is_stmt 0 view .LVU122
 418 0014 0361     		str	r3, [r0, #16]
 242:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 419              		.loc 1 242 3 is_stmt 1 view .LVU123
 242:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 19


 420              		.loc 1 242 26 is_stmt 0 view .LVU124
 421 0016 4361     		str	r3, [r0, #20]
 243:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 422              		.loc 1 243 3 is_stmt 1 view .LVU125
 243:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 423              		.loc 1 243 31 is_stmt 0 view .LVU126
 424 0018 8361     		str	r3, [r0, #24]
 244:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 425              		.loc 1 244 3 is_stmt 1 view .LVU127
 244:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 426              		.loc 1 244 30 is_stmt 0 view .LVU128
 427 001a C361     		str	r3, [r0, #28]
 245:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 428              		.loc 1 245 3 is_stmt 1 view .LVU129
 245:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 429              		.loc 1 245 28 is_stmt 0 view .LVU130
 430 001c 0362     		str	r3, [r0, #32]
 246:Core/Src/main.c ****   {
 431              		.loc 1 246 3 is_stmt 1 view .LVU131
 246:Core/Src/main.c ****   {
 432              		.loc 1 246 7 is_stmt 0 view .LVU132
 433 001e FFF7FEFF 		bl	HAL_I2C_Init
 434              	.LVL13:
 246:Core/Src/main.c ****   {
 435              		.loc 1 246 6 view .LVU133
 436 0022 0028     		cmp	r0, #0
 437 0024 0CD1     		bne	.L17
 253:Core/Src/main.c ****   {
 438              		.loc 1 253 3 is_stmt 1 view .LVU134
 253:Core/Src/main.c ****   {
 439              		.loc 1 253 7 is_stmt 0 view .LVU135
 440 0026 0948     		ldr	r0, .L20
 441 0028 0021     		movs	r1, #0
 442 002a FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 443              	.LVL14:
 253:Core/Src/main.c ****   {
 444              		.loc 1 253 6 view .LVU136
 445 002e 0028     		cmp	r0, #0
 446 0030 08D1     		bne	.L18
 260:Core/Src/main.c ****   {
 447              		.loc 1 260 3 is_stmt 1 view .LVU137
 260:Core/Src/main.c ****   {
 448              		.loc 1 260 7 is_stmt 0 view .LVU138
 449 0032 0648     		ldr	r0, .L20
 450 0034 0021     		movs	r1, #0
 451 0036 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 452              	.LVL15:
 260:Core/Src/main.c ****   {
 453              		.loc 1 260 6 view .LVU139
 454 003a 0028     		cmp	r0, #0
 455 003c 04D1     		bne	.L19
 268:Core/Src/main.c **** 
 456              		.loc 1 268 1 view .LVU140
 457              		@ sp needed
 458 003e 10BD     		pop	{r4, pc}
 459              	.L17:
 248:Core/Src/main.c ****   }
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 20


 460              		.loc 1 248 5 is_stmt 1 view .LVU141
 461 0040 FFF7FEFF 		bl	Error_Handler
 462              	.LVL16:
 463              	.L18:
 255:Core/Src/main.c ****   }
 464              		.loc 1 255 5 view .LVU142
 465 0044 FFF7FEFF 		bl	Error_Handler
 466              	.LVL17:
 467              	.L19:
 262:Core/Src/main.c ****   }
 468              		.loc 1 262 5 view .LVU143
 469 0048 FFF7FEFF 		bl	Error_Handler
 470              	.LVL18:
 471              	.L21:
 472              		.align	2
 473              	.L20:
 474 004c 00000000 		.word	.LANCHOR1
 475 0050 00540040 		.word	1073763328
 476 0054 5D3E3020 		.word	540032605
 477              		.cfi_endproc
 478              	.LFE43:
 480              		.section	.text.MX_SPI1_Init,"ax",%progbits
 481              		.align	1
 482              		.syntax unified
 483              		.code	16
 484              		.thumb_func
 486              	MX_SPI1_Init:
 487              	.LFB44:
 276:Core/Src/main.c **** 
 488              		.loc 1 276 1 view -0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 0
 491              		@ frame_needed = 0, uses_anonymous_args = 0
 492 0000 10B5     		push	{r4, lr}
 493              	.LCFI6:
 494              		.cfi_def_cfa_offset 8
 495              		.cfi_offset 4, -8
 496              		.cfi_offset 14, -4
 286:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 497              		.loc 1 286 3 view .LVU145
 286:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 498              		.loc 1 286 18 is_stmt 0 view .LVU146
 499 0002 1048     		ldr	r0, .L25
 500 0004 104B     		ldr	r3, .L25+4
 501 0006 0360     		str	r3, [r0]
 287:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 502              		.loc 1 287 3 is_stmt 1 view .LVU147
 287:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 503              		.loc 1 287 19 is_stmt 0 view .LVU148
 504 0008 8223     		movs	r3, #130
 505 000a 5B00     		lsls	r3, r3, #1
 506 000c 4360     		str	r3, [r0, #4]
 288:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 507              		.loc 1 288 3 is_stmt 1 view .LVU149
 288:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 508              		.loc 1 288 24 is_stmt 0 view .LVU150
 509 000e 0023     		movs	r3, #0
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 21


 510 0010 8360     		str	r3, [r0, #8]
 289:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 511              		.loc 1 289 3 is_stmt 1 view .LVU151
 289:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 512              		.loc 1 289 23 is_stmt 0 view .LVU152
 513 0012 C022     		movs	r2, #192
 514 0014 9200     		lsls	r2, r2, #2
 515 0016 C260     		str	r2, [r0, #12]
 290:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 516              		.loc 1 290 3 is_stmt 1 view .LVU153
 290:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 517              		.loc 1 290 26 is_stmt 0 view .LVU154
 518 0018 0361     		str	r3, [r0, #16]
 291:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 519              		.loc 1 291 3 is_stmt 1 view .LVU155
 291:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 520              		.loc 1 291 23 is_stmt 0 view .LVU156
 521 001a 4361     		str	r3, [r0, #20]
 292:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 522              		.loc 1 292 3 is_stmt 1 view .LVU157
 292:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 523              		.loc 1 292 18 is_stmt 0 view .LVU158
 524 001c 013A     		subs	r2, r2, #1
 525 001e FF3A     		subs	r2, r2, #255
 526 0020 8261     		str	r2, [r0, #24]
 293:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 527              		.loc 1 293 3 is_stmt 1 view .LVU159
 293:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 528              		.loc 1 293 32 is_stmt 0 view .LVU160
 529 0022 F93A     		subs	r2, r2, #249
 530 0024 FF3A     		subs	r2, r2, #255
 531 0026 C261     		str	r2, [r0, #28]
 294:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 532              		.loc 1 294 3 is_stmt 1 view .LVU161
 294:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 533              		.loc 1 294 23 is_stmt 0 view .LVU162
 534 0028 0362     		str	r3, [r0, #32]
 295:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 535              		.loc 1 295 3 is_stmt 1 view .LVU163
 295:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 536              		.loc 1 295 21 is_stmt 0 view .LVU164
 537 002a 4362     		str	r3, [r0, #36]
 296:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 538              		.loc 1 296 3 is_stmt 1 view .LVU165
 296:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 539              		.loc 1 296 29 is_stmt 0 view .LVU166
 540 002c 8362     		str	r3, [r0, #40]
 297:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 541              		.loc 1 297 3 is_stmt 1 view .LVU167
 297:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 542              		.loc 1 297 28 is_stmt 0 view .LVU168
 543 002e 0721     		movs	r1, #7
 544 0030 C162     		str	r1, [r0, #44]
 298:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 545              		.loc 1 298 3 is_stmt 1 view .LVU169
 298:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 546              		.loc 1 298 24 is_stmt 0 view .LVU170
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 22


 547 0032 0363     		str	r3, [r0, #48]
 299:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 548              		.loc 1 299 3 is_stmt 1 view .LVU171
 299:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 549              		.loc 1 299 23 is_stmt 0 view .LVU172
 550 0034 4263     		str	r2, [r0, #52]
 300:Core/Src/main.c ****   {
 551              		.loc 1 300 3 is_stmt 1 view .LVU173
 300:Core/Src/main.c ****   {
 552              		.loc 1 300 7 is_stmt 0 view .LVU174
 553 0036 FFF7FEFF 		bl	HAL_SPI_Init
 554              	.LVL19:
 300:Core/Src/main.c ****   {
 555              		.loc 1 300 6 view .LVU175
 556 003a 0028     		cmp	r0, #0
 557 003c 00D1     		bne	.L24
 308:Core/Src/main.c **** 
 558              		.loc 1 308 1 view .LVU176
 559              		@ sp needed
 560 003e 10BD     		pop	{r4, pc}
 561              	.L24:
 302:Core/Src/main.c ****   }
 562              		.loc 1 302 5 is_stmt 1 view .LVU177
 563 0040 FFF7FEFF 		bl	Error_Handler
 564              	.LVL20:
 565              	.L26:
 566              		.align	2
 567              	.L25:
 568 0044 00000000 		.word	.LANCHOR2
 569 0048 00300140 		.word	1073819648
 570              		.cfi_endproc
 571              	.LFE44:
 573              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 574              		.align	1
 575              		.syntax unified
 576              		.code	16
 577              		.thumb_func
 579              	MX_USART1_UART_Init:
 580              	.LFB45:
 316:Core/Src/main.c **** 
 581              		.loc 1 316 1 view -0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 0
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585 0000 10B5     		push	{r4, lr}
 586              	.LCFI7:
 587              		.cfi_def_cfa_offset 8
 588              		.cfi_offset 4, -8
 589              		.cfi_offset 14, -4
 325:Core/Src/main.c ****   huart1.Init.BaudRate = 38400;
 590              		.loc 1 325 3 view .LVU179
 325:Core/Src/main.c ****   huart1.Init.BaudRate = 38400;
 591              		.loc 1 325 19 is_stmt 0 view .LVU180
 592 0002 0B48     		ldr	r0, .L30
 593 0004 0B4B     		ldr	r3, .L30+4
 594 0006 0360     		str	r3, [r0]
 326:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 23


 595              		.loc 1 326 3 is_stmt 1 view .LVU181
 326:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 596              		.loc 1 326 24 is_stmt 0 view .LVU182
 597 0008 9623     		movs	r3, #150
 598 000a 1B02     		lsls	r3, r3, #8
 599 000c 4360     		str	r3, [r0, #4]
 327:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 600              		.loc 1 327 3 is_stmt 1 view .LVU183
 327:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 601              		.loc 1 327 26 is_stmt 0 view .LVU184
 602 000e 0023     		movs	r3, #0
 603 0010 8360     		str	r3, [r0, #8]
 328:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 604              		.loc 1 328 3 is_stmt 1 view .LVU185
 328:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 605              		.loc 1 328 24 is_stmt 0 view .LVU186
 606 0012 C360     		str	r3, [r0, #12]
 329:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 607              		.loc 1 329 3 is_stmt 1 view .LVU187
 329:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 608              		.loc 1 329 22 is_stmt 0 view .LVU188
 609 0014 0361     		str	r3, [r0, #16]
 330:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 610              		.loc 1 330 3 is_stmt 1 view .LVU189
 330:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 611              		.loc 1 330 20 is_stmt 0 view .LVU190
 612 0016 0C22     		movs	r2, #12
 613 0018 4261     		str	r2, [r0, #20]
 331:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 614              		.loc 1 331 3 is_stmt 1 view .LVU191
 331:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 615              		.loc 1 331 25 is_stmt 0 view .LVU192
 616 001a 8361     		str	r3, [r0, #24]
 332:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 617              		.loc 1 332 3 is_stmt 1 view .LVU193
 332:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 618              		.loc 1 332 28 is_stmt 0 view .LVU194
 619 001c C361     		str	r3, [r0, #28]
 333:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 620              		.loc 1 333 3 is_stmt 1 view .LVU195
 333:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 621              		.loc 1 333 30 is_stmt 0 view .LVU196
 622 001e 0362     		str	r3, [r0, #32]
 334:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 623              		.loc 1 334 3 is_stmt 1 view .LVU197
 334:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 624              		.loc 1 334 38 is_stmt 0 view .LVU198
 625 0020 4362     		str	r3, [r0, #36]
 335:Core/Src/main.c ****   {
 626              		.loc 1 335 3 is_stmt 1 view .LVU199
 335:Core/Src/main.c ****   {
 627              		.loc 1 335 7 is_stmt 0 view .LVU200
 628 0022 FFF7FEFF 		bl	HAL_UART_Init
 629              	.LVL21:
 335:Core/Src/main.c ****   {
 630              		.loc 1 335 6 view .LVU201
 631 0026 0028     		cmp	r0, #0
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 24


 632 0028 00D1     		bne	.L29
 343:Core/Src/main.c **** 
 633              		.loc 1 343 1 view .LVU202
 634              		@ sp needed
 635 002a 10BD     		pop	{r4, pc}
 636              	.L29:
 337:Core/Src/main.c ****   }
 637              		.loc 1 337 5 is_stmt 1 view .LVU203
 638 002c FFF7FEFF 		bl	Error_Handler
 639              	.LVL22:
 640              	.L31:
 641              		.align	2
 642              	.L30:
 643 0030 00000000 		.word	huart1
 644 0034 00380140 		.word	1073821696
 645              		.cfi_endproc
 646              	.LFE45:
 648              		.section	.text.SystemClock_Config,"ax",%progbits
 649              		.align	1
 650              		.global	SystemClock_Config
 651              		.syntax unified
 652              		.code	16
 653              		.thumb_func
 655              	SystemClock_Config:
 656              	.LFB41:
 125:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 657              		.loc 1 125 1 view -0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 80
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 661 0000 10B5     		push	{r4, lr}
 662              	.LCFI8:
 663              		.cfi_def_cfa_offset 8
 664              		.cfi_offset 4, -8
 665              		.cfi_offset 14, -4
 666 0002 94B0     		sub	sp, sp, #80
 667              	.LCFI9:
 668              		.cfi_def_cfa_offset 88
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 669              		.loc 1 126 3 view .LVU205
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 670              		.loc 1 126 22 is_stmt 0 view .LVU206
 671 0004 3022     		movs	r2, #48
 672 0006 0021     		movs	r1, #0
 673 0008 08A8     		add	r0, sp, #32
 674 000a FFF7FEFF 		bl	memset
 675              	.LVL23:
 127:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 676              		.loc 1 127 3 is_stmt 1 view .LVU207
 127:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 677              		.loc 1 127 22 is_stmt 0 view .LVU208
 678 000e 1024     		movs	r4, #16
 679 0010 1022     		movs	r2, #16
 680 0012 0021     		movs	r1, #0
 681 0014 04A8     		add	r0, sp, #16
 682 0016 FFF7FEFF 		bl	memset
 683              	.LVL24:
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 25


 128:Core/Src/main.c **** 
 684              		.loc 1 128 3 is_stmt 1 view .LVU209
 128:Core/Src/main.c **** 
 685              		.loc 1 128 28 is_stmt 0 view .LVU210
 686 001a 1022     		movs	r2, #16
 687 001c 0021     		movs	r1, #0
 688 001e 6846     		mov	r0, sp
 689 0020 FFF7FEFF 		bl	memset
 690              	.LVL25:
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 691              		.loc 1 133 3 is_stmt 1 view .LVU211
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 692              		.loc 1 133 36 is_stmt 0 view .LVU212
 693 0024 1223     		movs	r3, #18
 694 0026 0893     		str	r3, [sp, #32]
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 695              		.loc 1 134 3 is_stmt 1 view .LVU213
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 696              		.loc 1 134 30 is_stmt 0 view .LVU214
 697 0028 113B     		subs	r3, r3, #17
 698 002a 0B93     		str	r3, [sp, #44]
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 699              		.loc 1 135 3 is_stmt 1 view .LVU215
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 700              		.loc 1 135 32 is_stmt 0 view .LVU216
 701 002c 0D93     		str	r3, [sp, #52]
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSI14CalibrationValue = 16;
 702              		.loc 1 136 3 is_stmt 1 view .LVU217
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSI14CalibrationValue = 16;
 703              		.loc 1 136 41 is_stmt 0 view .LVU218
 704 002e 0C94     		str	r4, [sp, #48]
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 705              		.loc 1 137 3 is_stmt 1 view .LVU219
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 706              		.loc 1 137 43 is_stmt 0 view .LVU220
 707 0030 0E94     		str	r4, [sp, #56]
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 708              		.loc 1 138 3 is_stmt 1 view .LVU221
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 709              		.loc 1 138 34 is_stmt 0 view .LVU222
 710 0032 0133     		adds	r3, r3, #1
 711 0034 1093     		str	r3, [sp, #64]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 712              		.loc 1 139 3 is_stmt 1 view .LVU223
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 713              		.loc 1 140 3 view .LVU224
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 714              		.loc 1 140 32 is_stmt 0 view .LVU225
 715 0036 A023     		movs	r3, #160
 716 0038 9B03     		lsls	r3, r3, #14
 717 003a 1293     		str	r3, [sp, #72]
 141:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 718              		.loc 1 141 3 is_stmt 1 view .LVU226
 142:Core/Src/main.c ****   {
 719              		.loc 1 142 3 view .LVU227
 142:Core/Src/main.c ****   {
 720              		.loc 1 142 7 is_stmt 0 view .LVU228
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 26


 721 003c 08A8     		add	r0, sp, #32
 722 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 723              	.LVL26:
 142:Core/Src/main.c ****   {
 724              		.loc 1 142 6 view .LVU229
 725 0042 0028     		cmp	r0, #0
 726 0044 19D1     		bne	.L36
 149:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 727              		.loc 1 149 3 is_stmt 1 view .LVU230
 149:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 728              		.loc 1 149 31 is_stmt 0 view .LVU231
 729 0046 0723     		movs	r3, #7
 730 0048 0493     		str	r3, [sp, #16]
 151:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 731              		.loc 1 151 3 is_stmt 1 view .LVU232
 151:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 732              		.loc 1 151 34 is_stmt 0 view .LVU233
 733 004a 053B     		subs	r3, r3, #5
 734 004c 0593     		str	r3, [sp, #20]
 152:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 735              		.loc 1 152 3 is_stmt 1 view .LVU234
 152:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 736              		.loc 1 152 35 is_stmt 0 view .LVU235
 737 004e 0023     		movs	r3, #0
 738 0050 0693     		str	r3, [sp, #24]
 153:Core/Src/main.c **** 
 739              		.loc 1 153 3 is_stmt 1 view .LVU236
 153:Core/Src/main.c **** 
 740              		.loc 1 153 36 is_stmt 0 view .LVU237
 741 0052 0793     		str	r3, [sp, #28]
 155:Core/Src/main.c ****   {
 742              		.loc 1 155 3 is_stmt 1 view .LVU238
 155:Core/Src/main.c ****   {
 743              		.loc 1 155 7 is_stmt 0 view .LVU239
 744 0054 0121     		movs	r1, #1
 745 0056 04A8     		add	r0, sp, #16
 746 0058 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 747              	.LVL27:
 155:Core/Src/main.c ****   {
 748              		.loc 1 155 6 view .LVU240
 749 005c 0028     		cmp	r0, #0
 750 005e 0ED1     		bne	.L37
 159:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 751              		.loc 1 159 3 is_stmt 1 view .LVU241
 159:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 752              		.loc 1 159 38 is_stmt 0 view .LVU242
 753 0060 2123     		movs	r3, #33
 754 0062 0093     		str	r3, [sp]
 160:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 755              		.loc 1 160 3 is_stmt 1 view .LVU243
 160:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 756              		.loc 1 160 38 is_stmt 0 view .LVU244
 757 0064 0023     		movs	r3, #0
 758 0066 0293     		str	r3, [sp, #8]
 161:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 759              		.loc 1 161 3 is_stmt 1 view .LVU245
 161:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 27


 760              		.loc 1 161 36 is_stmt 0 view .LVU246
 761 0068 1033     		adds	r3, r3, #16
 762 006a 0393     		str	r3, [sp, #12]
 162:Core/Src/main.c ****   {
 763              		.loc 1 162 3 is_stmt 1 view .LVU247
 162:Core/Src/main.c ****   {
 764              		.loc 1 162 7 is_stmt 0 view .LVU248
 765 006c 6846     		mov	r0, sp
 766 006e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 767              	.LVL28:
 162:Core/Src/main.c ****   {
 768              		.loc 1 162 6 view .LVU249
 769 0072 0028     		cmp	r0, #0
 770 0074 05D1     		bne	.L38
 166:Core/Src/main.c **** 
 771              		.loc 1 166 1 view .LVU250
 772 0076 14B0     		add	sp, sp, #80
 773              		@ sp needed
 774 0078 10BD     		pop	{r4, pc}
 775              	.L36:
 144:Core/Src/main.c ****   }
 776              		.loc 1 144 5 is_stmt 1 view .LVU251
 777 007a FFF7FEFF 		bl	Error_Handler
 778              	.LVL29:
 779              	.L37:
 157:Core/Src/main.c ****   }
 780              		.loc 1 157 5 view .LVU252
 781 007e FFF7FEFF 		bl	Error_Handler
 782              	.LVL30:
 783              	.L38:
 164:Core/Src/main.c ****   }
 784              		.loc 1 164 5 view .LVU253
 785 0082 FFF7FEFF 		bl	Error_Handler
 786              	.LVL31:
 787              		.cfi_endproc
 788              	.LFE41:
 790              		.section	.text.main,"ax",%progbits
 791              		.align	1
 792              		.global	main
 793              		.syntax unified
 794              		.code	16
 795              		.thumb_func
 797              	main:
 798              	.LFB40:
  75:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 799              		.loc 1 75 1 view -0
 800              		.cfi_startproc
 801              		@ Volatile: function does not return.
 802              		@ args = 0, pretend = 0, frame = 0
 803              		@ frame_needed = 0, uses_anonymous_args = 0
 804 0000 10B5     		push	{r4, lr}
 805              	.LCFI10:
 806              		.cfi_def_cfa_offset 8
 807              		.cfi_offset 4, -8
 808              		.cfi_offset 14, -4
  83:Core/Src/main.c **** 
 809              		.loc 1 83 3 view .LVU255
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 28


 810 0002 FFF7FEFF 		bl	HAL_Init
 811              	.LVL32:
  90:Core/Src/main.c **** 
 812              		.loc 1 90 3 view .LVU256
 813 0006 FFF7FEFF 		bl	SystemClock_Config
 814              	.LVL33:
  97:Core/Src/main.c ****   MX_ADC_Init();
 815              		.loc 1 97 3 view .LVU257
 816 000a FFF7FEFF 		bl	MX_GPIO_Init
 817              	.LVL34:
  98:Core/Src/main.c ****   MX_I2C1_Init();
 818              		.loc 1 98 3 view .LVU258
 819 000e FFF7FEFF 		bl	MX_ADC_Init
 820              	.LVL35:
  99:Core/Src/main.c ****   MX_SPI1_Init();
 821              		.loc 1 99 3 view .LVU259
 822 0012 FFF7FEFF 		bl	MX_I2C1_Init
 823              	.LVL36:
 100:Core/Src/main.c ****   MX_USART1_UART_Init();
 824              		.loc 1 100 3 view .LVU260
 825 0016 FFF7FEFF 		bl	MX_SPI1_Init
 826              	.LVL37:
 101:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 827              		.loc 1 101 3 view .LVU261
 828 001a FFF7FEFF 		bl	MX_USART1_UART_Init
 829              	.LVL38:
 830              	.L40:
 108:Core/Src/main.c ****   {
 831              		.loc 1 108 3 discriminator 1 view .LVU262
 113:Core/Src/main.c ****     HAL_Delay(200);
 832              		.loc 1 113 5 discriminator 1 view .LVU263
 833 001e 064C     		ldr	r4, .L41
 834 0020 0221     		movs	r1, #2
 835 0022 2000     		movs	r0, r4
 836 0024 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 837              	.LVL39:
 114:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED_RED_GPIO_Port,LED_RED_Pin);
 838              		.loc 1 114 5 discriminator 1 view .LVU264
 839 0028 C820     		movs	r0, #200
 840 002a FFF7FEFF 		bl	HAL_Delay
 841              	.LVL40:
 115:Core/Src/main.c ****   }
 842              		.loc 1 115 5 discriminator 1 view .LVU265
 843 002e 0121     		movs	r1, #1
 844 0030 2000     		movs	r0, r4
 845 0032 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 846              	.LVL41:
 108:Core/Src/main.c ****   {
 847              		.loc 1 108 9 discriminator 1 view .LVU266
 848 0036 F2E7     		b	.L40
 849              	.L42:
 850              		.align	2
 851              	.L41:
 852 0038 00140048 		.word	1207964672
 853              		.cfi_endproc
 854              	.LFE40:
 856              		.global	huart1
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 29


 857              		.global	hspi1
 858              		.global	hi2c1
 859              		.global	hadc
 860              		.section	.bss.hadc,"aw",%nobits
 861              		.align	2
 862              		.set	.LANCHOR0,. + 0
 865              	hadc:
 866 0000 00000000 		.space	64
 866      00000000 
 866      00000000 
 866      00000000 
 866      00000000 
 867              		.section	.bss.hi2c1,"aw",%nobits
 868              		.align	2
 869              		.set	.LANCHOR1,. + 0
 872              	hi2c1:
 873 0000 00000000 		.space	76
 873      00000000 
 873      00000000 
 873      00000000 
 873      00000000 
 874              		.section	.bss.hspi1,"aw",%nobits
 875              		.align	2
 876              		.set	.LANCHOR2,. + 0
 879              	hspi1:
 880 0000 00000000 		.space	100
 880      00000000 
 880      00000000 
 880      00000000 
 880      00000000 
 881              		.section	.bss.huart1,"aw",%nobits
 882              		.align	2
 885              	huart1:
 886 0000 00000000 		.space	132
 886      00000000 
 886      00000000 
 886      00000000 
 886      00000000 
 887              		.text
 888              	.Letext0:
 889              		.file 3 "c:\\data\\program files (x86)\\arm gnu toolchain arm-none-eabi\\11.3 rel1\\arm-none-eabi\
 890              		.file 4 "c:\\data\\program files (x86)\\arm gnu toolchain arm-none-eabi\\11.3 rel1\\arm-none-eabi\
 891              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h"
 892              		.file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 893              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 894              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 895              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 896              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 897              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 898              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_adc.h"
 899              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c.h"
 900              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 901              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 902              		.file 16 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c_ex.h"
 903              		.file 17 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 904              		.file 18 "<built-in>"
ARM GAS  C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s 			page 30


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:211    .text.MX_GPIO_Init:000000cc $d
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:218    .text.Error_Handler:00000000 $t
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:224    .text.Error_Handler:00000000 Error_Handler
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:256    .text.MX_ADC_Init:00000000 $t
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:261    .text.MX_ADC_Init:00000000 MX_ADC_Init
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:377    .text.MX_ADC_Init:0000006c $d
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:383    .text.MX_I2C1_Init:00000000 $t
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:388    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:474    .text.MX_I2C1_Init:0000004c $d
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:481    .text.MX_SPI1_Init:00000000 $t
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:486    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:568    .text.MX_SPI1_Init:00000044 $d
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:574    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:579    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:643    .text.MX_USART1_UART_Init:00000030 $d
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:885    .bss.huart1:00000000 huart1
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:649    .text.SystemClock_Config:00000000 $t
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:655    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:791    .text.main:00000000 $t
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:797    .text.main:00000000 main
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:852    .text.main:00000038 $d
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:879    .bss.hspi1:00000000 hspi1
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:872    .bss.hi2c1:00000000 hi2c1
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:865    .bss.hadc:00000000 hadc
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:861    .bss.hadc:00000000 $d
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:868    .bss.hi2c1:00000000 $d
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:875    .bss.hspi1:00000000 $d
C:\Users\Password\AppData\Local\Temp\ccrMzZuq.s:882    .bss.huart1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_SPI_Init
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
