# do mp2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/array.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module array
# 
# Top level modules:
# 	array
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/rv32i_types.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package rv32i_types
# 
# Top level modules:
# 	--none--
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/register.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/pc_reg.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/mux2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/mux8.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux8
# 
# Top level modules:
# 	mux8
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/hit_checker.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module hit_checker
# 
# Top level modules:
# 	hit_checker
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/simple_load_logic.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module simple_load_logic
# 
# Top level modules:
# 	simple_load_logic
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/data_load_logic.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module data_load_logic
# 
# Top level modules:
# 	data_load_logic
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/dirty_load_module.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dirty_load_logic
# 
# Top level modules:
# 	dirty_load_logic
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/mem_data_convertor.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mem_data_convertor
# 
# Top level modules:
# 	mem_data_convertor
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/datain_logic.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module datain_logic
# 
# Top level modules:
# 	datain_logic
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/pmem_addr_logic.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pmem_addr_logic
# 
# Top level modules:
# 	pmem_addr_logic
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/ir.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package ir_sv_unit
# -- Importing package rv32i_types
# -- Compiling module ir
# 
# Top level modules:
# 	ir
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package control_sv_unit
# -- Importing package rv32i_types
# -- Compiling module cpu_control
# 
# Top level modules:
# 	cpu_control
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package alu_sv_unit
# -- Importing package rv32i_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/CMP.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package CMP_sv_unit
# -- Importing package rv32i_types
# -- Compiling module CMP
# 
# Top level modules:
# 	CMP
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/MDR.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package MDR_sv_unit
# -- Importing package rv32i_types
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package datapath_sv_unit
# -- Importing package rv32i_types
# -- Compiling module cpu_datapath
# 
# Top level modules:
# 	cpu_datapath
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/mp2_cpu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mp2_cpu_sv_unit
# -- Importing package rv32i_types
# -- Compiling module mp2_cpu
# 
# Top level modules:
# 	mp2_cpu
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/mp2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mp2
# 
# Top level modules:
# 	mp2
# 
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/mp2_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mp2_tb
# 
# Top level modules:
# 	mp2_tb
# vlog -sv -work work +incdir+/home/yuanm2/ece411/mp2 {/home/yuanm2/ece411/mp2/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs="+acc"  mp2_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mp2_tb 
# Loading sv_std.std
# Loading work.mp2_tb
# Loading work.mp2
# Loading work.rv32i_types
# Loading work.mp2_cpu_sv_unit
# Loading work.mp2_cpu
# Loading work.control_sv_unit
# Loading work.cpu_control
# Loading work.datapath_sv_unit
# Loading work.cpu_datapath
# Loading work.mux2
# Loading work.pc_register
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.mux8
# Loading work.regfile
# Loading work.register
# Loading work.MDR_sv_unit
# Loading work.MDR
# Loading work.CMP_sv_unit
# Loading work.CMP
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath
# Loading work.array
# Loading work.datain_logic
# Loading work.data_load_logic
# Loading work.mem_data_convertor
# Loading work.simple_load_logic
# Loading work.dirty_load_logic
# Loading work.hit_checker
# Loading work.pmem_addr_logic
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ns
do cache_func.do
run 8000ns
run 8000ns
run 8000ns
add wave -position end  sim:/mp2_tb/dut/cache/control/state
restart -f
# Loading sv_std.std
# Loading work.mp2_tb
# Loading work.mp2
# Loading work.rv32i_types
# Loading work.mp2_cpu_sv_unit
# Loading work.mp2_cpu
# Loading work.control_sv_unit
# Loading work.cpu_control
# Loading work.datapath_sv_unit
# Loading work.cpu_datapath
# Loading work.mux2
# Loading work.pc_register
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.mux8
# Loading work.regfile
# Loading work.register
# Loading work.MDR_sv_unit
# Loading work.MDR
# Loading work.CMP_sv_unit
# Loading work.CMP
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath
# Loading work.array
# Loading work.datain_logic
# Loading work.data_load_logic
# Loading work.mem_data_convertor
# Loading work.simple_load_logic
# Loading work.dirty_load_logic
# Loading work.hit_checker
# Loading work.pmem_addr_logic
# Loading work.physical_memory
run 24000ns
