<h1 id="HW-CTFsym_vc_pipe_adapter-module_name"><strong>module_name</strong></h1><p>sym_vc_pipe_adapter</p><h1 id="HW-CTFsym_vc_pipe_adapter-parameters"><strong>parameters</strong></h1><pre>{</pre><pre>  &quot;numPri&quot; : positive number 1 or greater.</pre><pre>  &quot;mstrArbLck&quot; : true or false,</pre><pre>  &quot;mstLckStyleVld&quot; : true or false,</pre><pre>  &quot;arbType&quot; : &quot;string&quot;,  // Any arbType allowed by sym_switch.</pre><pre>  &quot;arbRdyAware&quot; : true or false,</pre><pre>  &quot;weights&quot; : [wl,wm,wn], // if arbType arb_wrr_*, what are the weights.</pre><pre>  &quot;weightsProg&quot; true or false, // if the weights are programmable, the weights above represent registers widths, if not, represent hard value weights.</pre><pre>  &quot;pipeForward&quot; : true or false,  // No timing path between valid_in and valid_out if true.</pre><pre>  &quot;pipeBackward&quot; : true or false, // No timing path between ready_out and ready_in if true.</pre><pre>  &quot;split&quot; : boolean, // Split off header field from data if true and pktStyoe = parallel, otherwise ignored (default is false)</pre><pre>  &quot;simplePipe&quot; : true or false,   // If depth is greater than one, takes &quot;depth&quot; clocks to propagate from input to output if true.</pre><pre>  &quot;circular&quot; : true or false, // Indicates if the internal structure of the FIFO is circular or not. Circular FIFOs use less power</pre><pre>  &quot;depth&quot; : 0 or any positive integer, // The depth of the pipeline.</pre><pre>  &quot;hDepth&quot; : 0 or any positive integer, // If split = true,  and pktStyle = parallel, depth of header FIFO, otherwise ignored. Default is 0.</pre><pre>  &quot;protectionStyle&quot; : <a class="external-link" href="https://confluence.arteris.com/display/ENGR/protectionStyle" rel="nofollow">protectionStyle</a>, // optional</pre><pre>  &quot;interfaces&quot; : {</pre><pre>    &quot;clkInterface&quot; : {InterfaceCLK}, </pre><pre>    &quot;cfgInterface&quot; : {InterfaceAPB}, // optional, expected if weightsProg = true</pre><pre>    &quot;inInterface&quot; : {InterfaceATP}, // Has to be sym_switch compatible interface</pre><pre>    &quot;outInterface&quot; : {InterfaceATP}, // outInterface.signals must match inInterface.signals</pre><pre>    &quot;protectionInterface&quot; : {InterfacePROT} // optional, expected if protectionStyle not equal null</pre><pre>  }</pre><pre>}</pre><h1 id="HW-CTFsym_vc_pipe_adapter-I/O"><strong>I/O</strong></h1><pre>if (depth &gt; 0) {u.interface(clkInterface.name,'slave',clkInterface.signals);}</pre><pre>u.interface(inInteface.name,'slave',inInteface.signals);</pre><pre>u.interface(outInterface.name,'master',outInterface.signals); </pre><pre>if (protectionStyle !== &quot;&quot;) {u.interface(<a class="external-link" href="http://protectioninterface.name/" rel="nofollow">protectionInterface.name</a>,'master',protectionInterface.signals);}</pre><pre>if (weightsProg !== &quot;no&quot;) {u.interface(cfgInterface.name,'master',cfgInterface.signals);}</pre><h1 id="HW-CTFsym_vc_pipe_adapter-ModulesUsed"><strong>Modules Used</strong></h1><p>sym_pipe_adapter</p><p>sym_switch</p><h1 id="HW-CTFsym_vc_pipe_adapter-Description"><strong>Description</strong></h1><p>The block diagram is shown below for numVc equal 3. &quot;n&quot; equals numVc parameter.</p><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16156688/vc_pipe_adapter.svg?api=v2"></span></p>