/* 
* ******************************************************************************
* *                                                                            *
* *                   Copyright (C) 1984-2024 Silvaco, Inc.                    *
* *                           All rights reserved.                             *
* *                                                                            *
* * The Silvaco name and the Silvaco logo are trademarks of Silvaco, Inc.      *
* * and/or its affiliates ("Silvaco"). All trademarks, logos, software marks,  *
* * and trade names (collectively, the "Marks") in this program are            *
* * proprietary to Silvaco or other respective owners that have granted        *
* * Silvaco the right and license to use such Marks. You are not permitted to  *
* * use the Marks without the prior written consent of Silvaco or such third   *
* * party that may own the Marks.                                              *
* *                                                                            *
* * This file has been provided pursuant to a license agreement containing     *
* * restrictions on its use. This file contains valuable trade secrets and     *
* * proprietary information of Silvaco and is protected by U.S. and            *
* * international laws.                                                        *
* *                                                                            *
* * The copyright notice(s) in this file do not indicate actual or intended    *
* * publication of this file.                                                  *
* *                                                                            *
* *                   Viola, 2024.0.0.C - build 202402091636                   *
* *                                                                            *
* ******************************************************************************
* 
* 
* Running on cafipdev for user Rodrigo Boesche (rodrigb).
* Local time is now Tue, 6 Aug 2024, 18:22:07.
* Main process id is 17152.
*
* Spice engine            : SmartSpice 5.5.2.C
* Liberty export type     : conditional
*
* Characterization Corner : TypTyp_0p70_25
* Process                 : TypTyp
* Temperature             : 25C
* Voltage                 : 0.70V
*
****************************************************************************/

library (asap7sc7p5t_LVT_TypTyp_0p70_25) {

  /* Documentation Attributes */
  date                    		: "Tue, 6 Aug 2024, 18:22:07";
  revision                		: "revision 1.0";
  comment                 		: "Copyright (C) 1984-2024 Silvaco, Inc. All rights reserved.";

  /* General Attributes */
  technology              		  (cmos);
  delay_model             		: table_lookup;
  in_place_swap_mode      		: match_footprint;
  library_features        		  (report_delay_calculation,report_power_calculation);

  /* Units Attributes */
  time_unit               		: "1ns";
  leakage_power_unit      		: "1pW";
  voltage_unit            		: "1V";
  current_unit            		: "1uA";
  pulling_resistance_unit 		: "1kohm";
  capacitive_load_unit    		  (1,pf);

  /* Operation Conditions */
  nom_process             		: 1.00;
  nom_temperature         		: 25.00;
  nom_voltage             		: 0.700;

  voltage_map (VDD,0.700);
  voltage_map (VSS,0.000);

  define(process_corner, operating_conditions, string);
  operating_conditions (TypTyp_0p70_25) {
    process_corner	: "TypTyp";
    process       	: 1.00;
    voltage       	: 0.700;
    temperature   	: 25.00;
    tree_type     	: balanced_tree;
  }
  default_operating_conditions : TypTyp_0p70_25;

  /* Threshold Definitions */
  slew_lower_threshold_pct_fall 	: 30.00 ;
  slew_lower_threshold_pct_rise 	: 30.00 ;
  slew_upper_threshold_pct_fall 	: 70.00 ;
  slew_upper_threshold_pct_rise 	: 70.00 ;
  slew_derate_from_library      	: 0.50 ;
  input_threshold_pct_fall      	: 50.00 ;
  input_threshold_pct_rise      	: 50.00 ;
  output_threshold_pct_fall     	: 50.00 ;
  output_threshold_pct_rise     	: 50.00 ;
  default_leakage_power_density 	: 0.00 ;
  default_cell_leakage_power    	: 0.00 ;

  /* Default Pin Attributes */
  default_inout_pin_cap       		: 1.000000;
  default_input_pin_cap       		: 1.000000;
  default_output_pin_cap      		: 0.000000;
  default_fanout_load         		: 1.000000;
  default_max_transition      		: 0.320000;

  define(drive_strength, cell, float);
  define(ng_base_cell, cell, string);
  define(ng_basename, cell, string);
  define(ng_build_equation, cell, string);
  define(ng_nominal_skew, cell, float);
  define(ng_nominal_strength, cell, float);
  define(ng_variant_type, cell, string);

  /* Model Cards Information
   * /main/foundry/asu/asap7/source/asap7PDK_r1p7/models/hspice//7nm_TT.pm
   *  Last Modified: Mon Mar 20 10:31:34 2023
   */

  /* Silvaco Characterization Settings */
  define_group(char_settings, library);
  define_group(char_settings, cell);
  define(add_pin_cap_to_lut_indexes, char_settings, boolean);
  define(spice_version, char_settings, string);
  define(constrained_measure_capacitance, char_settings, string);
  define(input_slope_fall_level, char_settings, string);
  define(input_slope_fall_time, char_settings, string);
  define(input_slope_rise_level, char_settings, string);
  define(input_slope_rise_time, char_settings, string);
  define(power_integration_threshold, char_settings, string);
  define(arc_sensitization_reduction_threshold, char_settings, integer);
  define(bisect_targ, char_settings, string);
  define(bisect_targ_err, char_settings, string);
  define(bisection_itr_cnt, char_settings, integer);
  define(clear_preset_pw_char_settings, char_settings, string);
  define(delay, char_settings, string);
  define(enable_comb_hidden_power, char_settings, boolean);
  define(enable_comb_leakage, char_settings, boolean);
  define(enable_comb_onehot_daat_timing_power, char_settings, boolean);
  define(enable_comb_onehot_ts_timing_power, char_settings, boolean);
  define(enable_comb_timing_power, char_settings, boolean);
  define(enable_comb_tristate, char_settings, boolean);
  define(enable_hot_setup_gated, char_settings, boolean);
  define(enable_pulse_width, char_settings, boolean);
  define(enable_recovery_removal, char_settings, boolean);
  define(enable_seq_hidden_power, char_settings, boolean);
  define(enable_seq_input_cap, char_settings, boolean);
  define(enable_seq_leakage, char_settings, boolean);
  define(enable_seq_timing_power, char_settings, boolean);
  define(enable_setup_hold, char_settings, boolean);
  define(export_conditional_constrained_timing, char_settings, boolean);
  define(headroom, char_settings, string);
  define(max_no_of_hidden_power_states, char_settings, integer);
  define(max_no_of_state_dependent_leakage_states_in_export, char_settings, integer);
  define(nldm_input_cap_method, char_settings, integer);
  define(nldm_input_cap_rel_target_fall, char_settings, string);
  define(nldm_input_cap_rel_target_rise, char_settings, string);
  define(nldm_input_cap_rel_trigger_fall, char_settings, string);
  define(nldm_input_cap_rel_trigger_rise, char_settings, string);
  define(random_state_dependent_leakage_amount, char_settings, integer);
  define(random_state_dependent_leakage_select, char_settings, boolean);
  define(ripple_targ, char_settings, string);
  define(ripple_targ_err, char_settings, string);
  define(sensitization_timing_power, char_settings, string);
  define(subtract_switching_power_method, char_settings, string);
  define(tran_based_leakage_pw, char_settings, string);
  define(tran_based_leakage_step_size, char_settings, string);
  define(tristate_pulling_resistance_scaling, char_settings, string);
  define(use_bisect_targ_as_abs_value, char_settings, boolean);
  define(use_pwl_supplies_for_cmb, char_settings, boolean);
  define(use_pwl_supplies_for_seq, char_settings, boolean);
  define(worst_case_settling_time, char_settings, string);
  define(accuracy_leak_tran, char_settings, string);
  define(accuracy_opt, char_settings, string);
  define(accuracy_tran, char_settings, string);
  define(ccs_timing, char_settings, boolean);
  define(custom_step_size_leak_tran, char_settings, string);
  define(custom_step_size_opt, char_settings, string);
  define(custom_step_size_tran, char_settings, string);
  define(ecsm_timing, char_settings, boolean);
  define(enable_3d_power, char_settings, boolean);
  define(enable_3d_timing, char_settings, boolean);
  define(modelcards_md5, char_settings, string);
  define(omit_dont_care_from_sensitization, char_settings, boolean);
  define(spice_tool, char_settings, string);
  define(bisection_hspice_options, char_settings, string);
  define(bisection_spectre_tolerance, char_settings, string);
  define(custom, char_settings, string);

  char_settings("export_liberty_template") {
	add_pin_cap_to_lut_indexes : "true";
  }

  char_settings("spice_execution_template") {
	spice_version : "5.5.2.C";
  }

  char_settings("spice_lookup_tables_template") {
	constrained_measure_capacitance : "min";
	input_slope_fall_level : "";
	input_slope_fall_time : "";
	input_slope_rise_level : "";
	input_slope_rise_time : "";
	power_integration_threshold : "90";
  }

  char_settings("spice_measure_template") {
	arc_sensitization_reduction_threshold : 4;
	bisect_targ : "0.05";
	bisect_targ_err : "0.001";
	bisection_itr_cnt : 20;
	clear_preset_pw_char_settings : "0,1";
	delay : "3e-09";
	enable_comb_hidden_power : "true";
	enable_comb_leakage : "true";
	enable_comb_onehot_daat_timing_power : "true";
	enable_comb_onehot_ts_timing_power : "false";
	enable_comb_timing_power : "true";
	enable_comb_tristate : "true";
	enable_hot_setup_gated : "false";
	enable_pulse_width : "false";
	enable_recovery_removal : "true";
	enable_seq_hidden_power : "true";
	enable_seq_input_cap : "true";
	enable_seq_leakage : "true";
	enable_seq_timing_power : "true";
	enable_setup_hold : "true";
	export_conditional_constrained_timing : "false";
	headroom : "1e-09";
	max_no_of_hidden_power_states : 32;
	max_no_of_state_dependent_leakage_states_in_export : 1600;
	nldm_input_cap_method : 2;
	nldm_input_cap_rel_target_fall : "50";
	nldm_input_cap_rel_target_rise : "50";
	nldm_input_cap_rel_trigger_fall : "99";
	nldm_input_cap_rel_trigger_rise : "1";
	random_state_dependent_leakage_amount : 512;
	random_state_dependent_leakage_select : "true";
	ripple_targ : "0.1";
	ripple_targ_err : "0.025";
	sensitization_timing_power : "state_binning";
	subtract_switching_power_method : "rise_cycle";
	tran_based_leakage_pw : "0.005";
	tran_based_leakage_step_size : "tPW/100";
	tristate_pulling_resistance_scaling : "20";
	use_bisect_targ_as_abs_value : "false";
	use_pwl_supplies_for_cmb : "false";
	use_pwl_supplies_for_seq : "false";
	worst_case_settling_time : "1e-08";
  }

  char_settings("spice_template") {
	accuracy_leak_tran : "standard";
	accuracy_opt : "high";
	accuracy_tran : "high";
	ccs_timing : "false";
	custom_step_size_leak_tran : "0.5*tST";
	custom_step_size_opt : "10 ps";
	custom_step_size_tran : "1 ps";
	ecsm_timing : "false";
	enable_3d_power : "false";
	enable_3d_timing : "false";
	modelcards_md5 : "7nm_TT.pm,0d7181c2481dafa4b93dbd9ff5737105";
	omit_dont_care_from_sensitization : "true";
	spice_tool : "Smartspice";
  }

  char_settings("spice_user_string_template") {
	bisection_hspice_options : "relin=10m relout=BISECT_TARG_ERR itropt=BISECT_ITR_CNT";
	bisection_spectre_tolerance : "tol = 10e-15";
	custom : "";
  }


  char_config() {
	internal_power_calculation : exclude_switching_on_rise;
	driver_waveform (all, "input_driver:rise");
	driver_waveform_rise : "input_driver:rise";
	driver_waveform_fall : "input_driver:fall";
	default_value_selection_method (all, max);
	default_value_selection_method (capacitance, average);
	capacitance_voltage_lower_threshold_pct_fall : 50.000000;
	capacitance_voltage_upper_threshold_pct_fall : 99.000000;
	capacitance_voltage_lower_threshold_pct_rise : 1.000000;
	capacitance_voltage_upper_threshold_pct_rise : 50.000000;
  }

  lu_table_template(waveform_template) {
	variable_1 : input_net_transition;
	variable_2 : normalized_voltage;
	index_1 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
	index_2 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:rise";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:fall";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }



  power_lut_template (Hidden_power_clock_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_clock_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  power_lut_template (Power_clock_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_clock_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Pulse_width_clock_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_clock_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Timing_clock_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_clock_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_fall_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_rise_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  /******************************************************************************************
   Module          	: C2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (C2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 2274.867900;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 2265.546595;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 2428.252082;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 2335.356104;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 2273.412792;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 2053.462564;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 2398.718721;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 2386.486121;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 2057.708221;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000288;
		fall_capacitance	: 0.000284;
		rise_capacitance	: 0.000293;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000832,0.006819,0.008254,0.008792", \
				        "-0.008215,-0.000137,0.002835,0.005293", \
				        "-0.014218,-0.006362,-0.002486,0.000828", \
				        "-0.024312,-0.017076,-0.011972,-0.006503");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002098,-0.002555,-0.003911,-0.006960", \
				        "-0.005523,-0.003852,-0.004851,-0.007775", \
				        "-0.004821,-0.003247,-0.004489,-0.007789", \
				        "-0.000812,0.000437,-0.001110,-0.005109");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.001783,0.002925,0.006449,0.012686", \
				        "0.014704,0.007275,0.004643,0.021523", \
				        "0.023003,0.015309,0.012041,0.011176", \
				        "0.036652,0.028242,0.024286,0.021244");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.003595,0.003124,0.004200,0.006935", \
				        "0.008312,0.004764,0.005318,0.007874", \
				        "0.008683,0.004645,0.005144,0.007886", \
				        "0.006354,0.001893,0.002243,0.005380");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000287,0.000283,0.000308,0.000378,0.000534,0.000858,0.001516");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000117,0.000115,0.000139,0.000205,0.000359,0.000682,0.001340");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000286,0.000281,0.000307,0.000376,0.000532,0.000856,0.001515");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000116,0.000114,0.000137,0.000204,0.000358,0.000680,0.001339");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000077,0.000073,0.000073,0.000073,0.000073,0.000073,0.000073");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000029,-0.000029,-0.000029,-0.000029,-0.000029,-0.000029,-0.000030");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000070,0.000070,0.000070,0.000071,0.000071,0.000071,0.000071");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000025,-0.000025,-0.000025,-0.000025,-0.000025,-0.000025,-0.000026");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000188;
		fall_capacitance	: 0.000185;
		rise_capacitance	: 0.000191;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000279,0.000274,0.000284,0.000310,0.000370,0.000496,0.000756");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000123,0.000118,0.000125,0.000147,0.000203,0.000323,0.000581");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000433,0.000428,0.000437,0.000464,0.000523,0.000650,0.000906");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000394,0.000388,0.000398,0.000427,0.000492,0.000630,0.000908");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000268,0.000263,0.000273,0.000300,0.000359,0.000485,0.000745");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000129,0.000125,0.000132,0.000154,0.000208,0.000327,0.000581");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.049910;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.017830,0.027901,0.036520,0.053613,0.087996,0.156727,0.293820", \
				        "0.019258,0.029329,0.037949,0.055041,0.089423,0.158150,0.295239", \
				        "0.020394,0.030465,0.039086,0.056185,0.090585,0.159316,0.296422", \
				        "0.021841,0.031903,0.040526,0.057644,0.092109,0.160839,0.298004", \
				        "0.023495,0.033565,0.042166,0.059260,0.093629,0.162307,0.299368", \
				        "0.025059,0.035128,0.043757,0.060873,0.094907,0.163791,0.301058", \
				        "0.025714,0.035777,0.044408,0.061527,0.095786,0.163747,0.300887");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.015476,0.026611,0.036924,0.057351,0.098450,0.180536,0.344513", \
				        "0.016937,0.028094,0.038378,0.058917,0.099728,0.181684,0.345348", \
				        "0.018323,0.029470,0.039745,0.060337,0.101321,0.183110,0.346844", \
				        "0.020054,0.031202,0.041489,0.062073,0.103112,0.185054,0.349062", \
				        "0.022179,0.033325,0.043582,0.064174,0.105299,0.187342,0.351401", \
				        "0.024387,0.035561,0.045851,0.066417,0.107173,0.189403,0.353002", \
				        "0.026037,0.037198,0.047494,0.068030,0.109043,0.190520,0.355028");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002685,0.016668,0.031880,0.062940,0.126082,0.250803,0.500593", \
				        "0.002684,0.016668,0.031880,0.062939,0.126083,0.250814,0.500610", \
				        "0.002682,0.016654,0.031854,0.062971,0.126054,0.250731,0.500507", \
				        "0.002674,0.016675,0.031885,0.063058,0.125911,0.250353,0.499962", \
				        "0.002682,0.016665,0.031870,0.062885,0.126004,0.250911,0.500755", \
				        "0.002674,0.016695,0.031849,0.062824,0.124949,0.250453,0.500788", \
				        "0.002671,0.016711,0.031921,0.063123,0.125639,0.249082,0.497726");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002676,0.020804,0.040592,0.079902,0.159489,0.318483,0.636185", \
				        "0.002667,0.020692,0.040457,0.079639,0.159022,0.317533,0.634123", \
				        "0.002666,0.020703,0.040300,0.080182,0.158482,0.316429,0.631749", \
				        "0.002640,0.020801,0.040386,0.080197,0.158219,0.315624,0.629594", \
				        "0.002676,0.020660,0.040491,0.080372,0.159542,0.315987,0.631091", \
				        "0.002717,0.020734,0.040353,0.079406,0.158893,0.315932,0.634591", \
				        "0.002733,0.020805,0.040533,0.079602,0.158333,0.318913,0.632346");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000293,0.000347,0.000351,0.000354,0.000355,0.000356,0.000357", \
				        "0.000287,0.000342,0.000346,0.000348,0.000350,0.000351,0.000351", \
				        "0.000295,0.000350,0.000354,0.000356,0.000358,0.000359,0.000359", \
				        "0.000318,0.000372,0.000377,0.000379,0.000381,0.000381,0.000382", \
				        "0.000375,0.000427,0.000433,0.000435,0.000437,0.000437,0.000438", \
				        "0.000488,0.000551,0.000553,0.000555,0.000556,0.000557,0.000558", \
				        "0.000681,0.000781,0.000803,0.000809,0.000809,0.000812,0.000811");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000290,0.000342,0.000351,0.000360,0.000385,0.000424,0.000496", \
				        "0.000287,0.000337,0.000346,0.000358,0.000379,0.000414,0.000479", \
				        "0.000293,0.000345,0.000351,0.000361,0.000384,0.000417,0.000476", \
				        "0.000315,0.000367,0.000374,0.000381,0.000407,0.000441,0.000511", \
				        "0.000370,0.000419,0.000427,0.000438,0.000452,0.000497,0.000567", \
				        "0.000488,0.000546,0.000550,0.000559,0.000571,0.000614,0.000691", \
				        "0.000687,0.000790,0.000810,0.000824,0.000835,0.000859,0.000936");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS_ASAP7
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS_ASAP7) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 2222.710542;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 2217.794463;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 2588.814827;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 2508.457562;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 2218.199695;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 1898.427012;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 2229.779020;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 2231.413106;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 1888.798653;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000488;
		fall_capacitance	: 0.000473;
		rise_capacitance	: 0.000504;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.007313,0.016466,0.020480,0.024585", \
				        "0.002003,0.013901,0.019326,0.024722", \
				        "-0.001373,0.012485,0.019451,0.026323", \
				        "-0.006929,0.010392,0.019756,0.029300");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002519,0.000262,0.000400,-0.000573", \
				        "-0.007572,-0.003080,-0.002580,-0.003519", \
				        "-0.008590,-0.003983,-0.003631,-0.004694", \
				        "-0.007040,-0.002636,-0.002613,-0.004346");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.002096,-0.008985,-0.013718,-0.018199", \
				        "0.017863,0.006365,0.000186,-0.006108", \
				        "0.028478,0.016698,0.010116,0.002497", \
				        "0.045285,0.032947,0.025700,0.016377");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.007816,0.002870,0.002330,0.002942", \
				        "0.015476,0.007597,0.006227,0.006453", \
				        "0.018430,0.010148,0.008451,0.008458", \
				        "0.020023,0.011980,0.010177,0.010218");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000514,0.000500,0.000515,0.000573,0.000717,0.001030,0.001679");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000277,0.000268,0.000279,0.000326,0.000460,0.000770,0.001420");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000518,0.000505,0.000519,0.000576,0.000721,0.001034,0.001683");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000270,0.000261,0.000272,0.000319,0.000454,0.000764,0.001414");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000107,0.000096,0.000096,0.000095,0.000095,0.000095,0.000094");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000026,-0.000026,-0.000026,-0.000026,-0.000026,-0.000027,-0.000027");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000091,0.000090,0.000090,0.000091,0.000091,0.000091,0.000091");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000023,-0.000023,-0.000023,-0.000023,-0.000023,-0.000023,-0.000024");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000349;
		fall_capacitance	: 0.000345;
		rise_capacitance	: 0.000353;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000729,0.000714,0.000713,0.000727,0.000774,0.000885,0.001129");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000469,0.000458,0.000455,0.000465,0.000505,0.000605,0.000842");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001179,0.001164,0.001163,0.001176,0.001220,0.001329,0.001573");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000993,0.000977,0.000975,0.000990,0.001045,0.001171,0.001447");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000711,0.000695,0.000694,0.000708,0.000755,0.000867,0.001110");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000479,0.000469,0.000466,0.000476,0.000514,0.000615,0.000847");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.049663;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.038517,0.050255,0.059330,0.076636,0.110930,0.179922,0.317212", \
				        "0.039936,0.051680,0.060748,0.078061,0.112348,0.180949,0.318388", \
				        "0.041660,0.053399,0.062473,0.079780,0.114057,0.183011,0.320245", \
				        "0.044475,0.056219,0.065287,0.082599,0.116886,0.185486,0.322924", \
				        "0.048136,0.059876,0.068958,0.086256,0.120635,0.189576,0.327055", \
				        "0.052641,0.064390,0.073463,0.090728,0.125159,0.194008,0.331000", \
				        "0.057585,0.069336,0.078416,0.095708,0.130069,0.198452,0.336302");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.033244,0.045512,0.055982,0.076553,0.117714,0.199585,0.364647", \
				        "0.034689,0.046956,0.057430,0.077975,0.119053,0.201194,0.365459", \
				        "0.036410,0.048677,0.059147,0.079770,0.120899,0.203303,0.367815", \
				        "0.039342,0.051607,0.062100,0.082691,0.123740,0.206202,0.370779", \
				        "0.043190,0.055414,0.065906,0.086527,0.127606,0.210062,0.374618", \
				        "0.047892,0.060158,0.070632,0.091158,0.132386,0.214762,0.379298", \
				        "0.053049,0.065324,0.075786,0.096421,0.137552,0.219515,0.384235");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.006022,0.019861,0.034365,0.065058,0.127739,0.254027,0.506029", \
				        "0.006001,0.019890,0.034347,0.064856,0.127328,0.254468,0.506747", \
				        "0.006025,0.019871,0.034348,0.065027,0.127683,0.254103,0.506132", \
				        "0.005997,0.019889,0.034347,0.064860,0.127332,0.254466,0.506745", \
				        "0.006051,0.019894,0.034409,0.064994,0.127969,0.254812,0.507117", \
				        "0.006003,0.019915,0.034335,0.065127,0.127942,0.253185,0.506694", \
				        "0.006035,0.019924,0.034388,0.065015,0.127095,0.251574,0.503955");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.005692,0.023247,0.042359,0.081460,0.161833,0.320238,0.640420", \
				        "0.005708,0.023290,0.042223,0.081908,0.161321,0.318821,0.634686", \
				        "0.005696,0.023244,0.042371,0.082236,0.161476,0.321344,0.640408", \
				        "0.005716,0.023313,0.042308,0.082349,0.160377,0.319437,0.639138", \
				        "0.005669,0.023317,0.042509,0.082329,0.160736,0.320894,0.639964", \
				        "0.005744,0.023285,0.042191,0.082162,0.161223,0.321277,0.640243", \
				        "0.005767,0.023328,0.042535,0.082292,0.160053,0.321863,0.640460");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000901,0.001000,0.001013,0.001019,0.001023,0.001025,0.001026", \
				        "0.000889,0.000989,0.001001,0.001008,0.001011,0.001013,0.001014", \
				        "0.000887,0.000987,0.000999,0.001005,0.001009,0.001011,0.001012", \
				        "0.000899,0.000999,0.001011,0.001018,0.001021,0.001023,0.001024", \
				        "0.000940,0.001039,0.001053,0.001059,0.001061,0.001065,0.001065", \
				        "0.001047,0.001145,0.001158,0.001164,0.001168,0.001169,0.001172", \
				        "0.001281,0.001389,0.001399,0.001405,0.001407,0.001411,0.001412");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000871,0.000950,0.000959,0.000969,0.000997,0.001028,0.001109", \
				        "0.000861,0.000940,0.000949,0.000961,0.000982,0.001011,0.001067", \
				        "0.000859,0.000938,0.000948,0.000965,0.000973,0.001018,0.001097", \
				        "0.000868,0.000947,0.000953,0.000973,0.000980,0.001034,0.001053", \
				        "0.000905,0.000984,0.000996,0.001012,0.001018,0.001043,0.001123", \
				        "0.001010,0.001087,0.001099,0.001113,0.001135,0.001164,0.001240", \
				        "0.001232,0.001323,0.001338,0.001343,0.001352,0.001383,0.001483");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 2222.710675;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 2217.794459;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 2588.814893;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 2508.457796;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 2218.200270;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 1898.427136;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 2229.779415;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 2231.412671;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 1888.798758;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000464;
		fall_capacitance	: 0.000451;
		rise_capacitance	: 0.000478;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.005859,0.015675,0.019968,0.024464", \
				        "-0.001967,0.010421,0.016173,0.022085", \
				        "-0.007645,0.006142,0.013442,0.020763", \
				        "-0.016894,-0.001380,0.008459,0.018274");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002932,0.000402,0.000895,0.000269", \
				        "-0.008077,-0.003167,-0.002455,-0.003091", \
				        "-0.009095,-0.004108,-0.003535,-0.004339", \
				        "-0.007677,-0.002823,-0.002583,-0.004022");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.003687,-0.007937,-0.012993,-0.017775", \
				        "0.019627,0.007958,0.001828,-0.004615", \
				        "0.030560,0.018772,0.012290,0.004881", \
				        "0.047914,0.035716,0.028932,0.020163");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.009070,0.003021,0.002132,0.002403", \
				        "0.016872,0.008109,0.006364,0.006131", \
				        "0.019976,0.010699,0.008598,0.008124", \
				        "0.021627,0.012432,0.010119,0.009647");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000547,0.000533,0.000546,0.000602,0.000743,0.001055,0.001702");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000323,0.000312,0.000322,0.000367,0.000498,0.000806,0.001453");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000557,0.000543,0.000556,0.000612,0.000754,0.001065,0.001712");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000310,0.000299,0.000309,0.000355,0.000486,0.000794,0.001441");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000105,0.000094,0.000094,0.000093,0.000093,0.000092,0.000092");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000027,-0.000027,-0.000027,-0.000027,-0.000027,-0.000027,-0.000028");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000088,0.000088,0.000088,0.000088,0.000089,0.000089,0.000089");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000023,-0.000023,-0.000023,-0.000023,-0.000023,-0.000023,-0.000024");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000344;
		fall_capacitance	: 0.000341;
		rise_capacitance	: 0.000347;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000733,0.000721,0.000721,0.000736,0.000783,0.000894,0.001141");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000455,0.000446,0.000445,0.000455,0.000496,0.000597,0.000833");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001176,0.001165,0.001165,0.001179,0.001225,0.001336,0.001582");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001043,0.001031,0.001030,0.001045,0.001100,0.001229,0.001505");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000726,0.000714,0.000714,0.000729,0.000777,0.000888,0.001134");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000449,0.000441,0.000440,0.000451,0.000491,0.000590,0.000824");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.049642;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.040072,0.051973,0.061149,0.078486,0.112759,0.181703,0.318623", \
				        "0.041538,0.053432,0.062614,0.079949,0.114233,0.183126,0.319933", \
				        "0.043289,0.055184,0.064368,0.081695,0.116001,0.184736,0.321882", \
				        "0.046261,0.058155,0.067339,0.084670,0.118971,0.187729,0.324801", \
				        "0.050139,0.062015,0.071227,0.088526,0.122857,0.191356,0.329019", \
				        "0.054944,0.066852,0.076011,0.093344,0.127686,0.196332,0.334198", \
				        "0.060293,0.072126,0.081344,0.098605,0.133010,0.201297,0.339520");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.036057,0.048736,0.059288,0.079944,0.121150,0.203601,0.368389", \
				        "0.037530,0.050194,0.060756,0.081409,0.122594,0.205107,0.369912", \
				        "0.039262,0.051930,0.062486,0.083140,0.124363,0.206495,0.371088", \
				        "0.042343,0.055015,0.065563,0.086215,0.127428,0.209423,0.373912", \
				        "0.046501,0.059177,0.069734,0.090391,0.131612,0.213703,0.378211", \
				        "0.051640,0.064318,0.074868,0.095494,0.136606,0.219069,0.383691", \
				        "0.057501,0.070184,0.080744,0.101425,0.142639,0.224464,0.388729");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.005979,0.020194,0.034601,0.064890,0.127233,0.252745,0.505501", \
				        "0.005949,0.020187,0.034606,0.064906,0.127143,0.252871,0.505593", \
				        "0.005974,0.020220,0.034622,0.064928,0.126948,0.253203,0.505908", \
				        "0.005967,0.020204,0.034616,0.064917,0.126984,0.253162,0.505873", \
				        "0.006000,0.020266,0.034637,0.065009,0.127141,0.253530,0.506042", \
				        "0.005974,0.020258,0.034585,0.065088,0.127468,0.253881,0.506097", \
				        "0.005965,0.020255,0.034541,0.064977,0.126694,0.252525,0.504078");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.006105,0.023640,0.042743,0.082339,0.161678,0.322298,0.642072", \
				        "0.006088,0.023675,0.042728,0.082436,0.161803,0.322198,0.641757", \
				        "0.006085,0.023627,0.042740,0.081989,0.162518,0.319437,0.641107", \
				        "0.006083,0.023612,0.042715,0.081845,0.162396,0.321174,0.640215", \
				        "0.006089,0.023620,0.042737,0.081972,0.162497,0.321597,0.640674", \
				        "0.006104,0.023620,0.042513,0.081761,0.161556,0.319531,0.635206", \
				        "0.006151,0.023684,0.042559,0.082020,0.160340,0.320751,0.637398");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000886,0.000993,0.001007,0.001014,0.001017,0.001019,0.001020", \
				        "0.000878,0.000984,0.000998,0.001005,0.001008,0.001010,0.001011", \
				        "0.000877,0.000983,0.000997,0.001004,0.001007,0.001009,0.001010", \
				        "0.000889,0.000995,0.001010,0.001016,0.001020,0.001021,0.001023", \
				        "0.000930,0.001038,0.001051,0.001057,0.001062,0.001064,0.001065", \
				        "0.001037,0.001143,0.001158,0.001165,0.001167,0.001168,0.001169", \
				        "0.001270,0.001383,0.001400,0.001403,0.001408,0.001410,0.001410");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000874,0.000949,0.000962,0.000973,0.000996,0.001037,0.001110", \
				        "0.000866,0.000941,0.000955,0.000967,0.000974,0.001022,0.001087", \
				        "0.000866,0.000939,0.000953,0.000960,0.000989,0.001005,0.001098", \
				        "0.000875,0.000949,0.000962,0.000969,0.000998,0.001026,0.001099", \
				        "0.000913,0.000990,0.001004,0.001011,0.001040,0.001072,0.001145", \
				        "0.001021,0.001094,0.001105,0.001113,0.001133,0.001159,0.001216", \
				        "0.001249,0.001330,0.001343,0.001350,0.001360,0.001390,0.001444");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: PowerPC
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (PowerPC) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 3677.609214;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 3189.365733;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 4233.071914;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 4148.719193;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 3208.635182;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 3173.974111;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 4192.852861;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 4119.561706;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 3154.693010;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000484;
		fall_capacitance	: 0.000465;
		rise_capacitance	: 0.000503;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.004195,-0.012762,-0.016209,-0.021339", \
				        "-0.021595,-0.032339,-0.038291,-0.046632", \
				        "-0.031272,-0.043443,-0.050879,-0.061757", \
				        "-0.046345,-0.060486,-0.069509,-0.083964");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.003514,-0.003074,-0.003956,-0.006679", \
				        "-0.012258,-0.010460,-0.010214,-0.012516", \
				        "-0.012757,-0.011889,-0.010832,-0.012497", \
				        "-0.009586,-0.010498,-0.008457,-0.009292");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.016410,0.023728,0.030438,0.041380", \
				        "0.037224,0.043783,0.051411,0.064174", \
				        "0.049818,0.056311,0.064209,0.078180", \
				        "0.069635,0.076462,0.084675,0.100204");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.013688,0.007530,0.007792,0.010521", \
				        "0.026809,0.018374,0.016638,0.018557", \
				        "0.031484,0.023028,0.019992,0.021084", \
				        "0.034909,0.027041,0.022901,0.022927");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000812,0.000806,0.000834,0.000909,0.001080,0.001448,0.002218");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000606,0.000600,0.000623,0.000689,0.000848,0.001202,0.001953");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000819,0.000813,0.000842,0.000917,0.001087,0.001456,0.002218");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000564,0.000558,0.000581,0.000647,0.000806,0.001162,0.001914");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000340,0.000339,0.000375,0.000458,0.000634,0.000997,0.001726");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000043,-0.000049,-0.000016,0.000064,0.000237,0.000593,0.001326");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000345,0.000344,0.000380,0.000463,0.000637,0.000998,0.001739");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000038,-0.000038,-0.000021,0.000059,0.000232,0.000589,0.001322");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.001215;
		fall_capacitance	: 0.001207;
		rise_capacitance	: 0.001224;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000729,0.000697,0.000701,0.000729,0.000798,0.000956,0.001298");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000025,-0.000001,-0.000002,0.000017,0.000078,0.000227,0.000557");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001300,0.001245,0.001247,0.001295,0.001432,0.001739,0.002374");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001498,0.001468,0.001480,0.001529,0.001649,0.001901,0.002443");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000754,0.000724,0.000728,0.000756,0.000825,0.000986,0.001329");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000031,-0.000036,-0.000036,-0.000035,0.000027,0.000178,0.000509");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.049686;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.015646,0.025628,0.034291,0.051411,0.085687,0.154351,0.290808", \
				        "0.016888,0.026874,0.035544,0.052652,0.086935,0.155585,0.292106", \
				        "0.018408,0.028389,0.037059,0.054190,0.088512,0.156999,0.294045", \
				        "0.020270,0.030312,0.038981,0.056118,0.090454,0.158624,0.296087", \
				        "0.022688,0.032714,0.041371,0.058515,0.092780,0.161335,0.297656", \
				        "0.025726,0.035827,0.044510,0.061648,0.095750,0.164186,0.300783", \
				        "0.028501,0.038798,0.047491,0.064625,0.098796,0.166995,0.303655");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.021028,0.032264,0.042622,0.063166,0.104140,0.186571,0.350425", \
				        "0.022449,0.033679,0.044044,0.064590,0.105586,0.188008,0.351718", \
				        "0.024288,0.035526,0.045884,0.066431,0.107427,0.189849,0.353544", \
				        "0.027717,0.038961,0.049319,0.069878,0.110850,0.193295,0.356843", \
				        "0.031987,0.043207,0.053544,0.074068,0.115185,0.197342,0.361792", \
				        "0.036282,0.047498,0.057869,0.078363,0.119448,0.201654,0.365499", \
				        "0.040165,0.051429,0.061791,0.082318,0.123261,0.205161,0.369712");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003681,0.017662,0.032887,0.064028,0.126103,0.251792,0.500118", \
				        "0.003712,0.017628,0.032798,0.064025,0.126139,0.251798,0.500004", \
				        "0.003701,0.017666,0.032872,0.064054,0.126389,0.251765,0.499018", \
				        "0.003765,0.017715,0.032871,0.064050,0.126588,0.251175,0.501550", \
				        "0.003824,0.017721,0.032801,0.063824,0.126441,0.251473,0.499987", \
				        "0.003970,0.017807,0.032940,0.063613,0.125614,0.250341,0.498961", \
				        "0.004272,0.017930,0.033017,0.063935,0.126112,0.249196,0.499713");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004210,0.022007,0.041647,0.081030,0.160575,0.320928,0.633157", \
				        "0.004209,0.022046,0.041638,0.081087,0.160703,0.320915,0.633870", \
				        "0.004208,0.022000,0.041636,0.081109,0.160714,0.320910,0.633933", \
				        "0.004196,0.021990,0.041624,0.081450,0.160658,0.320730,0.637258", \
				        "0.004168,0.021964,0.041685,0.081266,0.159688,0.320407,0.635457", \
				        "0.004197,0.022002,0.041652,0.080846,0.161177,0.318037,0.637657", \
				        "0.004237,0.021952,0.041481,0.081333,0.159375,0.320612,0.639120");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000565,0.000721,0.000732,0.000739,0.000744,0.000747,0.000750", \
				        "0.000518,0.000677,0.000688,0.000695,0.000699,0.000703,0.000706", \
				        "0.000513,0.000673,0.000684,0.000691,0.000696,0.000699,0.000702", \
				        "0.000538,0.000708,0.000720,0.000727,0.000732,0.000736,0.000739", \
				        "0.000666,0.000825,0.000843,0.000851,0.000857,0.000854,0.000864", \
				        "0.000941,0.001106,0.001109,0.001119,0.001125,0.001130,0.001134", \
				        "0.001412,0.001647,0.001671,0.001675,0.001673,0.001681,0.001685");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000903,0.001035,0.001047,0.001054,0.001074,0.001117,0.001131", \
				        "0.000883,0.001014,0.001027,0.001034,0.001055,0.001092,0.001113", \
				        "0.000892,0.001024,0.001036,0.001042,0.001064,0.001100,0.001122", \
				        "0.000929,0.001061,0.001073,0.001083,0.001101,0.001115,0.001183", \
				        "0.001041,0.001155,0.001171,0.001181,0.001190,0.001239,0.001312", \
				        "0.001284,0.001396,0.001391,0.001400,0.001417,0.001435,0.001512", \
				        "0.001727,0.001889,0.001897,0.001879,0.001886,0.001921,0.001999");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TGFF_DYN
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TGFF_DYN) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 1539.809931;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 1585.616704;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 1585.616704;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 1528.679930;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 1528.679930;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 1494.013198;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 1494.013113;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 1550.929934;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 1550.929934;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000612;
		fall_capacitance	: 0.000595;
		rise_capacitance	: 0.000628;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000465,0.000979,-0.001049,-0.003731", \
				        "0.022440,0.014097,0.020986,0.010706", \
				        "0.045880,0.040936,0.062276,0.066009", \
				        "0.091831,0.095565,0.141485,0.157791");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.002508,0.008640,0.012088,0.014748", \
				        "0.034202,0.014879,0.012854,0.011446", \
				        "0.067187,0.028613,0.024339,0.018349", \
				        "0.130804,0.056787,0.050523,0.047202");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.005048,0.002362,0.003376,0.006387", \
				        "0.033954,0.022060,0.023335,0.028327", \
				        "0.066435,0.036725,0.038295,0.043701", \
				        "0.129927,0.062221,0.063209,0.069317");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.005828,0.018170,0.040851,0.093962", \
				        "0.027636,0.045717,0.078705,0.133045", \
				        "0.051665,0.073426,0.117532,0.168873", \
				        "0.098937,0.130037,0.203434,0.289280");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000355,0.000373,0.000412,0.000499,0.000682,0.001045,0.001779");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000031,-0.000031,-0.000031,0.000017,0.000191,0.000548,0.001278");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000343,0.000361,0.000400,0.000487,0.000670,0.001033,0.001767");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000022,-0.000022,-0.000022,0.000027,0.000201,0.000557,0.001288");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000004,0.000004,0.000004,0.000003,0.000004,0.000004,0.000004");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000008,-0.000008,-0.000008,-0.000008,-0.000008,-0.000008,-0.000008");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000010,-0.000010,-0.000010,-0.000010,-0.000010,-0.000011,-0.000011");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000001,0.000001,0.000001,0.000001,0.000001,0.000001,0.000001");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.001065;
		fall_capacitance	: 0.001053;
		rise_capacitance	: 0.001077;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000546,0.000523,0.000532,0.000564,0.000639,0.000805,0.001158");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000001,-0.000010,-0.000010,0.000006,0.000072,0.000230,0.000573");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000812,0.000770,0.000782,0.000825,0.000905,0.001083,0.001473");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000564,0.000537,0.000541,0.000587,0.001163,0.097004,0.001621");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000523,0.000494,0.000502,0.000536,0.000615,0.000785,0.001140");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000014,-0.000014,-0.000014,-0.000014,0.000034,0.000194,0.000538");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.049895;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.009008,0.019520,0.028286,0.045456,0.079718,0.148733,0.285771", \
				        "0.010752,0.021224,0.030001,0.047177,0.081393,0.150575,0.287493", \
				        "0.012772,0.023213,0.032002,0.049191,0.083588,0.151987,0.289914", \
				        "0.015706,0.025816,0.034606,0.051782,0.086173,0.154968,0.291874", \
				        "0.018372,0.028552,0.037202,0.054259,0.088558,0.157519,0.296021", \
				        "0.020639,0.030963,0.039702,0.056752,0.090682,0.159074,0.297172", \
				        "0.021538,0.032074,0.040848,0.057999,0.092050,0.160077,0.297217");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.007485,0.018740,0.029054,0.049612,0.090871,0.172647,0.338098", \
				        "0.008994,0.020273,0.030606,0.051142,0.092261,0.174506,0.339708", \
				        "0.010375,0.021700,0.032082,0.052696,0.093923,0.176241,0.339597", \
				        "0.011451,0.022996,0.033412,0.053987,0.095147,0.177654,0.340906", \
				        "0.011488,0.022854,0.033413,0.054082,0.095243,0.177677,0.342764", \
				        "0.007740,0.019332,0.029584,0.050288,0.091420,0.173716,0.337614", \
				        "-0.006899,0.006030,0.015979,0.035946,0.076982,0.158933,0.323810");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004480,0.018312,0.033214,0.064298,0.126509,0.252933,0.501909", \
				        "0.004319,0.018299,0.033201,0.064324,0.126649,0.252643,0.506810", \
				        "0.004140,0.018335,0.033339,0.064096,0.126875,0.253579,0.502363", \
				        "0.003994,0.018251,0.033355,0.064353,0.126674,0.253933,0.506604", \
				        "0.004133,0.018158,0.032852,0.064285,0.126762,0.252920,0.502930", \
				        "0.004442,0.018379,0.033184,0.063625,0.125545,0.250608,0.502214", \
				        "0.004991,0.018742,0.033422,0.063883,0.126102,0.250388,0.501239");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003590,0.022204,0.042008,0.081616,0.161655,0.319493,0.637957", \
				        "0.003647,0.022165,0.042081,0.081237,0.161284,0.319432,0.638441", \
				        "0.003961,0.022228,0.041900,0.082043,0.160488,0.320601,0.636611", \
				        "0.004254,0.022616,0.041941,0.081481,0.161608,0.320665,0.636618", \
				        "0.005075,0.022853,0.042368,0.081928,0.161667,0.318000,0.637621", \
				        "0.006728,0.022584,0.042191,0.081786,0.160762,0.317578,0.637591", \
				        "0.009905,0.024509,0.041731,0.081011,0.160651,0.318417,0.635300");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000243,0.000358,0.000367,0.000371,0.000373,0.000374,0.000375", \
				        "0.000218,0.000331,0.000341,0.000346,0.000349,0.000351,0.000351", \
				        "0.000211,0.000323,0.000333,0.000339,0.000343,0.000344,0.000345", \
				        "0.000240,0.000339,0.000349,0.000355,0.000359,0.000362,0.000363", \
				        "0.000331,0.000402,0.000411,0.000418,0.000422,0.000425,0.000423", \
				        "0.000479,0.000588,0.000581,0.000569,0.000574,0.000578,0.000581", \
				        "0.000729,0.000911,0.000939,0.000933,0.000914,0.000916,0.000922");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000143,0.000195,0.000200,0.000210,0.000236,0.000273,0.000313", \
				        "0.000125,0.000175,0.000183,0.000191,0.000217,0.000260,0.000337", \
				        "0.000131,0.000176,0.000184,0.000197,0.000221,0.000268,0.000337", \
				        "0.000160,0.000196,0.000205,0.000216,0.000244,0.000291,0.000360", \
				        "0.000242,0.000264,0.000276,0.000282,0.000306,0.000348,0.000409", \
				        "0.000375,0.000433,0.000438,0.000443,0.000454,0.000480,0.000570", \
				        "0.000534,0.000687,0.000762,0.000793,0.000795,0.000799,0.000896");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TGFF
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TGFF) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 4043.547166;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 3564.924368;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 4601.702267;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 4512.060977;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 3564.915302;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 3530.248670;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 4568.420307;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 4475.865714;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 3530.239720;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000295;
		fall_capacitance	: 0.000280;
		rise_capacitance	: 0.000310;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002435,-0.007638,-0.010184,-0.014951", \
				        "-0.015199,-0.024127,-0.029433,-0.037392", \
				        "-0.022465,-0.033001,-0.040006,-0.050596", \
				        "-0.034110,-0.046766,-0.055643,-0.069759");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002006,-0.003149,-0.004839,-0.008384", \
				        "-0.007223,-0.006159,-0.006936,-0.009879", \
				        "-0.006227,-0.005161,-0.005347,-0.007618", \
				        "-0.001449,-0.000313,0.000347,-0.000925");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.008550,0.014899,0.020223,0.029330", \
				        "0.024623,0.030704,0.037608,0.048740", \
				        "0.034103,0.040166,0.047968,0.060773", \
				        "0.049214,0.055609,0.064305,0.079353");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.007579,0.004791,0.006251,0.009956", \
				        "0.016073,0.010517,0.011105,0.014491", \
				        "0.017733,0.011780,0.011803,0.015135", \
				        "0.017007,0.011034,0.010134,0.013388");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000478,0.000489,0.000526,0.000612,0.000798,0.001184,0.001970");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000307,0.000316,0.000349,0.000428,0.000607,0.000986,0.001763");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000477,0.000489,0.000526,0.000612,0.000799,0.001183,0.001963");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000307,0.000316,0.000349,0.000429,0.000607,0.000987,0.001763");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000147,0.000172,0.000215,0.000305,0.000489,0.000860,0.001596");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000053,-0.000032,0.000010,0.000098,0.000281,0.000650,0.001395");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000147,0.000172,0.000215,0.000305,0.000487,0.000859,0.001596");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000042,-0.000032,0.000010,0.000098,0.000281,0.000650,0.001395");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000679;
		fall_capacitance	: 0.000671;
		rise_capacitance	: 0.000687;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000319,0.000316,0.000332,0.000370,0.000454,0.000628,0.000987");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000042,-0.000042,-0.000042,-0.000009,0.000070,0.000240,0.000595");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000647,0.000630,0.000655,0.000726,0.000878,0.001196,0.001847");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000691,0.000692,0.000719,0.000777,0.000903,0.001178,0.001766");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000319,0.000316,0.000333,0.000370,0.000454,0.000628,0.000987");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000042,-0.000042,-0.000042,-0.000009,0.000070,0.000240,0.000595");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.050333;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.008163,0.017749,0.026315,0.043436,0.077877,0.146307,0.283958", \
				        "0.009444,0.019030,0.027597,0.044729,0.079198,0.147388,0.285234", \
				        "0.010301,0.019936,0.028503,0.045594,0.079975,0.148687,0.287155", \
				        "0.011409,0.021028,0.029588,0.046716,0.081140,0.149727,0.288610", \
				        "0.012837,0.022484,0.031035,0.048089,0.082388,0.150713,0.288537", \
				        "0.014139,0.023855,0.032396,0.049476,0.083551,0.151814,0.289449", \
				        "0.014387,0.024194,0.032765,0.049912,0.084049,0.152099,0.288595");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.010392,0.021266,0.031537,0.052003,0.093133,0.175292,0.338837", \
				        "0.011908,0.022782,0.033038,0.053585,0.094493,0.176747,0.341437", \
				        "0.013451,0.024336,0.034587,0.055107,0.096239,0.178192,0.342554", \
				        "0.015266,0.026137,0.036399,0.056856,0.097726,0.180327,0.344439", \
				        "0.017070,0.027944,0.038181,0.058652,0.099728,0.182014,0.346128", \
				        "0.018604,0.029476,0.039735,0.060223,0.101039,0.182967,0.347667", \
				        "0.019141,0.030020,0.040287,0.060779,0.101587,0.183206,0.347666");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001954,0.016088,0.031542,0.062825,0.125612,0.249859,0.499126", \
				        "0.001962,0.016101,0.031545,0.062843,0.125489,0.250484,0.497847", \
				        "0.002008,0.016078,0.031527,0.062733,0.125774,0.249849,0.500943", \
				        "0.002030,0.016070,0.031592,0.062737,0.125648,0.249552,0.502854", \
				        "0.002104,0.016155,0.031436,0.062317,0.125034,0.251069,0.499267", \
				        "0.002263,0.016166,0.031614,0.062659,0.124087,0.248751,0.501670", \
				        "0.002454,0.016171,0.031581,0.062800,0.124892,0.248162,0.496789");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002072,0.020361,0.040267,0.079264,0.158050,0.317909,0.632248", \
				        "0.002065,0.020365,0.040268,0.079736,0.159031,0.317814,0.635083", \
				        "0.002068,0.020379,0.039979,0.079429,0.158469,0.317645,0.630374", \
				        "0.002062,0.020298,0.040119,0.079719,0.158693,0.317731,0.634874", \
				        "0.002062,0.020399,0.039879,0.079608,0.157986,0.316498,0.630360", \
				        "0.002088,0.020391,0.040228,0.079073,0.159235,0.317358,0.630853", \
				        "0.002111,0.020317,0.039938,0.079185,0.158446,0.317211,0.631249");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000201,0.000299,0.000302,0.000303,0.000303,0.000304,0.000304", \
				        "0.000185,0.000283,0.000286,0.000287,0.000288,0.000288,0.000288", \
				        "0.000205,0.000306,0.000308,0.000309,0.000310,0.000310,0.000310", \
				        "0.000279,0.000370,0.000372,0.000377,0.000372,0.000371,0.000373", \
				        "0.000436,0.000518,0.000511,0.000512,0.000513,0.000519,0.000519", \
				        "0.000681,0.000808,0.000804,0.000791,0.000792,0.000793,0.000793", \
				        "0.001101,0.001299,0.001343,0.001353,0.001340,0.001339,0.001341");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000443,0.000542,0.000549,0.000554,0.000579,0.000626,0.000695", \
				        "0.000443,0.000539,0.000546,0.000553,0.000575,0.000622,0.000687", \
				        "0.000461,0.000561,0.000566,0.000572,0.000598,0.000642,0.000714", \
				        "0.000517,0.000609,0.000612,0.000620,0.000642,0.000661,0.000778", \
				        "0.000640,0.000715,0.000721,0.000729,0.000751,0.000795,0.000868", \
				        "0.000854,0.000966,0.000962,0.000962,0.000976,0.001011,0.001097", \
				        "0.001228,0.001426,0.001457,0.001458,0.001460,0.001485,0.001564");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TSPC
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TSPC) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 2723073.450866;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 3760143.515730;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 3760143.514960;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 3758302.668666;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 3758302.667616;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 1814.885199;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 1814.885199;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 3372032.735722;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 3372032.733832;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000459;
		fall_capacitance	: 0.000448;
		rise_capacitance	: 0.000470;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.003101,-0.005200,0.002229,0.023753", \
				        "-0.015199,-0.018349,-0.011759,0.009422", \
				        "-0.027921,-0.033635,-0.030957,-0.013743", \
				        "-0.046608,-0.059274,-0.065002,-0.057630");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.004734,0.009398,0.011885,0.019451", \
				        "0.014794,0.019904,0.019824,0.025127", \
				        "0.029040,0.035907,0.034569,0.037891", \
				        "0.058394,0.069367,0.066026,0.065655");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.008045,0.016328,0.019828,0.027033", \
				        "0.023576,0.029472,0.033541,0.041189", \
				        "0.036293,0.042504,0.047990,0.056481", \
				        "0.059646,0.069002,0.073913,0.084040");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.000420,-0.002553,-0.009319,-0.017263", \
				        "-0.003738,-0.009690,-0.015759,-0.022818", \
				        "-0.010703,-0.021547,-0.028110,-0.035619", \
				        "-0.024775,-0.046398,-0.054338,-0.063394");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000367,0.000349,0.000371,0.000438,0.000593,0.000918,0.001583");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000000,-0.000007,0.000018,0.000084,0.000236,0.000563,0.001231");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000366,0.000348,0.000369,0.000437,0.000592,0.000916,0.001581");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000007,0.000000,0.000025,0.000091,0.000243,0.000570,0.001238");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000086,0.000085,0.000086,0.000086,0.000087,0.000087,0.000088");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000009,-0.000009,-0.000009,-0.000009,-0.000010,-0.000010,-0.000010");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000084,0.000081,0.000082,0.000082,0.000082,0.000082,0.000083");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000031,-0.000032,-0.000032,-0.000032,-0.000032,-0.000032,-0.000033");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000854;
		fall_capacitance	: 0.000831;
		rise_capacitance	: 0.000876;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000594,0.000581,0.000584,0.000608,0.000675,0.000854,0.006206");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000310,0.000236,0.000199,0.000226,0.000380,0.000780,0.001345");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000416,0.000411,0.000412,0.000419,0.000450,0.000591,0.001102");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000484,0.000480,0.000475,0.000470,0.000475,0.004455,0.002973");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000105,0.000106,0.000106,0.000106,0.000107,0.000108,0.000109");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000004,-0.000004,-0.000004,-0.000004,-0.000004,-0.000004,-0.000004");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.049537;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.014368,0.023776,0.032417,0.049601,0.083961,0.152238,0.289767", \
				        "0.015620,0.025022,0.033652,0.050874,0.085099,0.153704,0.290876", \
				        "0.016508,0.025914,0.034556,0.051753,0.086101,0.154457,0.291917", \
				        "0.017588,0.026972,0.035589,0.052803,0.087119,0.155352,0.292889", \
				        "0.019311,0.028690,0.037283,0.054398,0.088706,0.157219,0.293709", \
				        "0.021519,0.030987,0.039594,0.056719,0.090801,0.159247,0.296083", \
				        "0.023307,0.032921,0.041569,0.058718,0.092897,0.161048,0.297855");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.008579,0.019928,0.030319,0.051008,0.092009,0.174971,0.340208", \
				        "0.010101,0.021461,0.031838,0.052477,0.093960,0.176081,0.341304", \
				        "0.011619,0.022941,0.033313,0.053986,0.095417,0.177649,0.342692", \
				        "0.012881,0.024498,0.034897,0.055591,0.096630,0.179614,0.344791", \
				        "0.012946,0.024630,0.035187,0.055845,0.097121,0.179894,0.345018", \
				        "0.007782,0.020006,0.030360,0.051021,0.092206,0.174683,0.339268", \
				        "-0.016191,-0.002007,0.008208,0.028175,0.068914,0.150405,0.314602");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003197,0.017395,0.032854,0.064141,0.126629,0.251525,0.502177", \
				        "0.003216,0.017360,0.032917,0.064221,0.126239,0.251949,0.500318", \
				        "0.003242,0.017411,0.032892,0.064179,0.126601,0.250927,0.502074", \
				        "0.003182,0.017452,0.032912,0.064183,0.126482,0.251292,0.502423", \
				        "0.003213,0.017321,0.032623,0.063876,0.126626,0.251149,0.500519", \
				        "0.003374,0.017448,0.032876,0.063700,0.126130,0.250164,0.499961", \
				        "0.003687,0.017564,0.032838,0.063825,0.125832,0.249997,0.500674");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003876,0.022325,0.042072,0.082020,0.161783,0.320349,0.642180", \
				        "0.003895,0.022305,0.042287,0.082178,0.162468,0.321751,0.637962", \
				        "0.004048,0.022264,0.042201,0.082244,0.162547,0.321874,0.638303", \
				        "0.004562,0.022619,0.042294,0.082059,0.161813,0.319912,0.642147", \
				        "0.005491,0.023041,0.042420,0.081716,0.160888,0.323003,0.642135", \
				        "0.007412,0.023595,0.042532,0.082274,0.160789,0.322674,0.641422", \
				        "0.013186,0.027774,0.043696,0.082023,0.161598,0.320005,0.638316");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000360,0.000446,0.000453,0.000459,0.000462,0.000465,0.000466", \
				        "0.000317,0.000401,0.000408,0.000414,0.000418,0.000420,0.000422", \
				        "0.000295,0.000380,0.000391,0.000396,0.000400,0.000402,0.000404", \
				        "0.000307,0.000395,0.000402,0.000407,0.000410,0.000408,0.000410", \
				        "0.000393,0.000461,0.000465,0.000469,0.000474,0.000479,0.000483", \
				        "0.000546,0.000650,0.000647,0.000646,0.000648,0.000653,0.000655", \
				        "0.000798,0.000978,0.001013,0.001019,0.001010,0.001012,0.001015");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000147,0.000198,0.000204,0.000220,0.000237,0.000284,0.000373", \
				        "0.000129,0.000179,0.000188,0.000199,0.000215,0.000261,0.000316", \
				        "0.000125,0.000168,0.000178,0.000191,0.000216,0.000254,0.000308", \
				        "0.000126,0.000159,0.000172,0.000180,0.000204,0.000252,0.000342", \
				        "0.000145,0.000164,0.000171,0.000180,0.000191,0.000245,0.000338", \
				        "0.000183,0.000186,0.000184,0.000191,0.000198,0.000242,0.000304", \
				        "0.000375,0.000311,0.000279,0.000245,0.000219,0.000182,0.000118");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TSPC_M1
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TSPC_M1) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 2723260.602196;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 3760501.157490;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 3760501.159310;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 3758697.125176;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 3758697.127416;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 1814.885251;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 1814.885251;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 3372029.237263;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 3372029.240413;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000464;
		fall_capacitance	: 0.000452;
		rise_capacitance	: 0.000476;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002481,-0.002597,0.005250,0.027152", \
				        "-0.014078,-0.016228,-0.009322,0.012140", \
				        "-0.026374,-0.032366,-0.029132,-0.011920", \
				        "-0.044407,-0.057673,-0.063650,-0.056738");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.005125,0.009925,0.012768,0.020564", \
				        "0.016044,0.021135,0.021214,0.027694", \
				        "0.030845,0.037674,0.036476,0.041419", \
				        "0.061494,0.072021,0.068670,0.070844");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.007020,0.014565,0.017521,0.024065", \
				        "0.022070,0.027671,0.031195,0.038202", \
				        "0.034661,0.040872,0.045680,0.053429", \
				        "0.058650,0.069002,0.072067,0.081095");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.000649,-0.003014,-0.009904,-0.018199", \
				        "-0.004914,-0.010448,-0.017079,-0.025006", \
				        "-0.011594,-0.022517,-0.029786,-0.038468", \
				        "-0.026062,-0.047641,-0.056589,-0.067315");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000347,0.000331,0.000354,0.000423,0.000580,0.000906,0.001573");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000013,-0.000020,0.000006,0.000075,0.000230,0.000561,0.001228");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000348,0.000332,0.000355,0.000424,0.000581,0.000907,0.001574");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000012,-0.000016,0.000007,0.000076,0.000230,0.000561,0.001228");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000080,0.000080,0.000080,0.000081,0.000082,0.000083,0.000083");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000010,-0.000010,-0.000010,-0.000010,-0.000010,-0.000010,-0.000010");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000083,0.000081,0.000081,0.000082,0.000082,0.000083,0.000084");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000035,-0.000036,-0.000036,-0.000036,-0.000036,-0.000036,-0.000037");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000828;
		fall_capacitance	: 0.000807;
		rise_capacitance	: 0.000848;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000572,0.000560,0.000563,0.000588,0.000656,0.000821,0.003966");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000326,0.000251,0.000214,0.000241,0.000396,0.000793,0.001348");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000394,0.000390,0.000392,0.000399,0.000436,0.000600,0.001285");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000452,0.000448,0.000445,0.000442,0.000445,0.002692,0.003453");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000110,0.000107,0.000108,0.000108,0.000109,0.000110,0.000111");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000004,-0.000004,-0.000004,-0.000004,-0.000004,-0.000004,-0.000004");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.049901;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.014320,0.023700,0.032335,0.049471,0.083848,0.152185,0.289356", \
				        "0.015590,0.024969,0.033604,0.050754,0.085123,0.153376,0.290682", \
				        "0.016479,0.025861,0.034494,0.051680,0.085862,0.154536,0.291382", \
				        "0.017538,0.026917,0.035532,0.052733,0.087008,0.155370,0.292743", \
				        "0.019213,0.028571,0.037183,0.054296,0.088551,0.157036,0.294267", \
				        "0.021370,0.030823,0.039445,0.056546,0.090669,0.159123,0.296112", \
				        "0.023131,0.032710,0.041372,0.058503,0.092654,0.160859,0.297581");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.008246,0.019529,0.029864,0.050472,0.091768,0.174057,0.337477", \
				        "0.009768,0.021049,0.031430,0.051965,0.093294,0.175803,0.340434", \
				        "0.011281,0.022535,0.032928,0.053568,0.094456,0.177179,0.341905", \
				        "0.012623,0.024131,0.034513,0.055055,0.096410,0.178462,0.343646", \
				        "0.012827,0.024396,0.034889,0.055522,0.096761,0.179205,0.342624", \
				        "0.007997,0.020063,0.030384,0.050938,0.092034,0.174245,0.338270", \
				        "-0.015385,-0.001419,0.008713,0.028662,0.069345,0.151009,0.314707");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003175,0.017376,0.032728,0.063880,0.126671,0.250599,0.501786", \
				        "0.003187,0.017364,0.032784,0.063939,0.126643,0.250777,0.501812", \
				        "0.003214,0.017341,0.032701,0.064086,0.126403,0.251695,0.499263", \
				        "0.003181,0.017413,0.032859,0.064107,0.126200,0.251328,0.501238", \
				        "0.003200,0.017357,0.032638,0.063943,0.126083,0.251106,0.501496", \
				        "0.003365,0.017442,0.032862,0.063809,0.125985,0.250219,0.500596", \
				        "0.003682,0.017508,0.032766,0.063902,0.126184,0.249015,0.500018");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003833,0.022183,0.042027,0.081844,0.160442,0.320513,0.636908", \
				        "0.003859,0.022270,0.042089,0.081293,0.161556,0.320242,0.636048", \
				        "0.004019,0.022262,0.041893,0.081607,0.160955,0.318703,0.638477", \
				        "0.004502,0.022492,0.041985,0.081475,0.161636,0.318815,0.638528", \
				        "0.005396,0.022841,0.042143,0.081504,0.161669,0.320308,0.636090", \
				        "0.007231,0.023327,0.042308,0.082015,0.160638,0.320632,0.637636", \
				        "0.012584,0.027132,0.043330,0.082233,0.160787,0.317527,0.633562");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000361,0.000445,0.000453,0.000458,0.000462,0.000464,0.000466", \
				        "0.000317,0.000401,0.000409,0.000414,0.000418,0.000420,0.000422", \
				        "0.000301,0.000386,0.000394,0.000399,0.000402,0.000405,0.000407", \
				        "0.000308,0.000398,0.000406,0.000406,0.000409,0.000411,0.000413", \
				        "0.000390,0.000462,0.000472,0.000473,0.000477,0.000479,0.000480", \
				        "0.000539,0.000645,0.000649,0.000647,0.000652,0.000657,0.000657", \
				        "0.000792,0.000975,0.001014,0.001021,0.001016,0.001020,0.001022");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000149,0.000201,0.000208,0.000223,0.000245,0.000292,0.000364", \
				        "0.000129,0.000180,0.000190,0.000199,0.000228,0.000260,0.000352", \
				        "0.000125,0.000169,0.000178,0.000194,0.000216,0.000259,0.000354", \
				        "0.000129,0.000164,0.000174,0.000186,0.000216,0.000250,0.000310", \
				        "0.000148,0.000167,0.000173,0.000189,0.000206,0.000230,0.000325", \
				        "0.000185,0.000193,0.000190,0.000203,0.000202,0.000255,0.000323", \
				        "0.000326,0.000274,0.000243,0.000218,0.000200,0.000187,0.000196");
			}
		}
	}

  }

}
/*
* End of file
*/
