Loading plugins phase: Elapsed time ==> 2s.554ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Lenovo\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Lenovo\Documents\GitHub\Mepsan\Mepsan.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 8s.918ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.328ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Mepsan.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lenovo\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -dcpsoc3 Mepsan.v -verilog
======================================================================

======================================================================
Compiling:  Mepsan.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lenovo\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -dcpsoc3 Mepsan.v -verilog
======================================================================

======================================================================
Compiling:  Mepsan.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lenovo\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -dcpsoc3 -verilog Mepsan.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jul 12 12:25:24 2018


======================================================================
Compiling:  Mepsan.v
Program  :   vpp
Options  :    -yv2 -q10 Mepsan.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jul 12 12:25:24 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Mepsan.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Mepsan.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lenovo\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -dcpsoc3 -verilog Mepsan.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jul 12 12:25:25 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Lenovo\Documents\GitHub\Mepsan\Mepsan.cydsn\codegentemp\Mepsan.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Lenovo\Documents\GitHub\Mepsan\Mepsan.cydsn\codegentemp\Mepsan.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Mepsan.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lenovo\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -dcpsoc3 -verilog Mepsan.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jul 12 12:25:26 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Lenovo\Documents\GitHub\Mepsan\Mepsan.cydsn\codegentemp\Mepsan.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Lenovo\Documents\GitHub\Mepsan\Mepsan.cydsn\codegentemp\Mepsan.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_277
	Net_274
	\PWM_1:Net_114\
	\UART_1:BUART:reset_sr\
	Net_295
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_290
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	Net_330
	\UART_2:BUART:reset_sr\
	Net_339
	\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_334
	\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_2:BUART:sRX:MODULE_10:lt\
	\UART_2:BUART:sRX:MODULE_10:eq\
	\UART_2:BUART:sRX:MODULE_10:gt\
	\UART_2:BUART:sRX:MODULE_10:gte\
	\UART_2:BUART:sRX:MODULE_10:lte\
	Net_363
	\UART_3:BUART:HalfDuplexSend\
	\UART_3:BUART:FinalAddrMode_2\
	\UART_3:BUART:FinalAddrMode_1\
	\UART_3:BUART:FinalAddrMode_0\
	\UART_3:BUART:reset_sr\
	Net_430
	\screen:BUART:reset_sr\
	\screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_438
	\screen:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\screen:BUART:sRX:MODULE_15:g1:a0:xeq\
	\screen:BUART:sRX:MODULE_15:g1:a0:xlt\
	\screen:BUART:sRX:MODULE_15:g1:a0:xlte\
	\screen:BUART:sRX:MODULE_15:g1:a0:xgt\
	\screen:BUART:sRX:MODULE_15:g1:a0:xgte\
	\screen:BUART:sRX:MODULE_15:lt\
	\screen:BUART:sRX:MODULE_15:eq\
	\screen:BUART:sRX:MODULE_15:gt\
	\screen:BUART:sRX:MODULE_15:gte\
	\screen:BUART:sRX:MODULE_15:lte\


Deleted 88 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_136 to zero
Aliasing tmpOE__PWM_Out_net_0 to \PWM_1:Net_113\
Aliasing one to \PWM_1:Net_113\
Aliasing tmpOE__Kill_Switch_net_0 to \PWM_1:Net_113\
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to \PWM_1:Net_113\
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PWM_1:Net_113\
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \PWM_1:Net_113\
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \PWM_1:Net_113\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \PWM_1:Net_113\
Aliasing tmpOE__Rx_1_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__Tx_1_net_0 to \PWM_1:Net_113\
Aliasing \Timer_1:Net_260\ to zero
Aliasing Net_12 to zero
Aliasing \Timer_1:Net_102\ to \PWM_1:Net_113\
Aliasing \UART_2:BUART:tx_hd_send_break\ to zero
Aliasing \UART_2:BUART:HalfDuplexSend\ to zero
Aliasing \UART_2:BUART:FinalParityType_1\ to zero
Aliasing \UART_2:BUART:FinalParityType_0\ to \PWM_1:Net_113\
Aliasing \UART_2:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_2:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_2:BUART:tx_status_6\ to zero
Aliasing \UART_2:BUART:tx_status_5\ to zero
Aliasing \UART_2:BUART:tx_status_4\ to zero
Aliasing \UART_2:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PWM_1:Net_113\
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to \PWM_1:Net_113\
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_2:BUART:rx_status_1\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_2\ to \PWM_1:Net_113\
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to \PWM_1:Net_113\
Aliasing tmpOE__Rx_2_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__Tx_2_net_0 to \PWM_1:Net_113\
Aliasing Net_357 to zero
Aliasing \Timer_2:Net_260\ to zero
Aliasing \Timer_2:Net_102\ to \PWM_1:Net_113\
Aliasing tmpOE__EnablePin_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__EnablePin_1_net_0 to \PWM_1:Net_113\
Aliasing \UART_3:BUART:tx_hd_send_break\ to zero
Aliasing \UART_3:BUART:FinalParityType_1\ to zero
Aliasing \UART_3:BUART:FinalParityType_0\ to zero
Aliasing \UART_3:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_3:BUART:tx_status_6\ to zero
Aliasing \UART_3:BUART:tx_status_5\ to zero
Aliasing \UART_3:BUART:tx_status_4\ to zero
Aliasing tmpOE__Tx_3_net_0 to \PWM_1:Net_113\
Aliasing \screen:BUART:tx_hd_send_break\ to zero
Aliasing \screen:BUART:HalfDuplexSend\ to zero
Aliasing \screen:BUART:FinalParityType_1\ to zero
Aliasing \screen:BUART:FinalParityType_0\ to zero
Aliasing \screen:BUART:FinalAddrMode_2\ to zero
Aliasing \screen:BUART:FinalAddrMode_1\ to zero
Aliasing \screen:BUART:FinalAddrMode_0\ to zero
Aliasing \screen:BUART:tx_ctrl_mark\ to zero
Aliasing \screen:BUART:tx_status_6\ to zero
Aliasing \screen:BUART:tx_status_5\ to zero
Aliasing \screen:BUART:tx_status_4\ to zero
Aliasing \screen:BUART:rx_count7_bit8_wire\ to zero
Aliasing \screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PWM_1:Net_113\
Aliasing \screen:BUART:sRX:s23Poll:MODIN10_1\ to \screen:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \screen:BUART:sRX:s23Poll:MODIN10_0\ to \screen:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to zero
Aliasing \screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to \PWM_1:Net_113\
Aliasing \screen:BUART:sRX:s23Poll:MODIN11_1\ to \screen:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \screen:BUART:sRX:s23Poll:MODIN11_0\ to \screen:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to zero
Aliasing \screen:BUART:rx_status_1\ to zero
Aliasing \screen:BUART:sRX:MODULE_14:g2:a0:newa_6\ to zero
Aliasing \screen:BUART:sRX:MODULE_14:g2:a0:newa_5\ to zero
Aliasing \screen:BUART:sRX:MODULE_14:g2:a0:newa_4\ to zero
Aliasing \screen:BUART:sRX:MODULE_14:g2:a0:newb_6\ to zero
Aliasing \screen:BUART:sRX:MODULE_14:g2:a0:newb_5\ to zero
Aliasing \screen:BUART:sRX:MODULE_14:g2:a0:newb_4\ to zero
Aliasing \screen:BUART:sRX:MODULE_14:g2:a0:newb_3\ to zero
Aliasing \screen:BUART:sRX:MODULE_14:g2:a0:newb_2\ to \PWM_1:Net_113\
Aliasing \screen:BUART:sRX:MODULE_14:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \screen:BUART:sRX:MODULE_14:g2:a0:newb_0\ to zero
Aliasing \screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to \PWM_1:Net_113\
Aliasing tmpOE__screen_rx_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__screen_tx_net_0 to \PWM_1:Net_113\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing Net_408D to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \UART_2:BUART:reset_reg\\D\ to zero
Aliasing Net_335D to zero
Aliasing \UART_2:BUART:rx_break_status\\D\ to zero
Aliasing \UART_3:BUART:reset_reg\\D\ to zero
Aliasing Net_425D to zero
Aliasing \screen:BUART:reset_reg\\D\ to zero
Aliasing Net_439D to zero
Aliasing \screen:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \PWM_1:Net_107\[3] = Net_267[13]
Removing Lhs of wire Net_136[6] = zero[5]
Removing Rhs of wire Net_254[10] = \PWM_1:Net_57\[8]
Removing Rhs of wire tmpOE__PWM_Out_net_0[16] = \PWM_1:Net_113\[4]
Removing Lhs of wire one[21] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__Kill_Switch_net_0[24] = tmpOE__PWM_Out_net_0[16]
Removing Rhs of wire Net_296[41] = \UART_1:BUART:rx_interrupt_out\[60]
Removing Lhs of wire \UART_1:Net_61\[42] = \UART_1:Net_9\[39]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[46] = zero[5]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[47] = zero[5]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[48] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[49] = zero[5]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[50] = zero[5]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[51] = zero[5]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[52] = zero[5]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[53] = zero[5]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[64] = \UART_1:BUART:tx_bitclk_dp\[100]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[110] = \UART_1:BUART:tx_counter_dp\[101]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[111] = zero[5]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[112] = zero[5]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[113] = zero[5]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[115] = \UART_1:BUART:tx_fifo_empty\[78]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[117] = \UART_1:BUART:tx_fifo_notfull\[77]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[177] = zero[5]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[185] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[196]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[187] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[197]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[188] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[213]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[189] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[227]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[190] = MODIN1_1[191]
Removing Rhs of wire MODIN1_1[191] = \UART_1:BUART:pollcount_1\[183]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[192] = MODIN1_0[193]
Removing Rhs of wire MODIN1_0[193] = \UART_1:BUART:pollcount_0\[186]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[199] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[200] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[201] = MODIN1_1[191]
Removing Lhs of wire MODIN2_1[202] = MODIN1_1[191]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[203] = MODIN1_0[193]
Removing Lhs of wire MODIN2_0[204] = MODIN1_0[193]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[205] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[206] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[207] = MODIN1_1[191]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[208] = MODIN1_0[193]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[209] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[210] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[215] = MODIN1_1[191]
Removing Lhs of wire MODIN3_1[216] = MODIN1_1[191]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[217] = MODIN1_0[193]
Removing Lhs of wire MODIN3_0[218] = MODIN1_0[193]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[219] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[220] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[221] = MODIN1_1[191]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[222] = MODIN1_0[193]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[223] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[224] = zero[5]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[231] = zero[5]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[232] = \UART_1:BUART:rx_parity_error_status\[233]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[234] = \UART_1:BUART:rx_stop_bit_error\[235]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[245] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[294]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[249] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[316]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[250] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[251] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[252] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[253] = MODIN4_6[254]
Removing Rhs of wire MODIN4_6[254] = \UART_1:BUART:rx_count_6\[172]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[255] = MODIN4_5[256]
Removing Rhs of wire MODIN4_5[256] = \UART_1:BUART:rx_count_5\[173]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[257] = MODIN4_4[258]
Removing Rhs of wire MODIN4_4[258] = \UART_1:BUART:rx_count_4\[174]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[259] = MODIN4_3[260]
Removing Rhs of wire MODIN4_3[260] = \UART_1:BUART:rx_count_3\[175]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[261] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[262] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[263] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[264] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[265] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[266] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[267] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[268] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[269] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[270] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[271] = MODIN4_6[254]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[272] = MODIN4_5[256]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[273] = MODIN4_4[258]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[274] = MODIN4_3[260]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[275] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[276] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[277] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[278] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[279] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[280] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[281] = zero[5]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[296] = \UART_1:BUART:rx_postpoll\[131]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[297] = \UART_1:BUART:rx_parity_bit\[248]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[298] = \UART_1:BUART:rx_postpoll\[131]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[299] = \UART_1:BUART:rx_parity_bit\[248]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[300] = \UART_1:BUART:rx_postpoll\[131]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[301] = \UART_1:BUART:rx_parity_bit\[248]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[303] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[304] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[302]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[305] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[302]
Removing Lhs of wire tmpOE__Rx_1_net_0[327] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__Tx_1_net_0[332] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \Timer_1:Net_260\[339] = zero[5]
Removing Lhs of wire \Timer_1:Net_266\[340] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire Net_12[341] = zero[5]
Removing Rhs of wire Net_317[345] = \Timer_1:Net_57\[344]
Removing Lhs of wire \Timer_1:Net_102\[347] = tmpOE__PWM_Out_net_0[16]
Removing Rhs of wire Net_340[351] = \UART_2:BUART:rx_interrupt_out\[371]
Removing Lhs of wire \UART_2:Net_61\[352] = Net_336[353]
Removing Lhs of wire \UART_2:BUART:tx_hd_send_break\[357] = zero[5]
Removing Lhs of wire \UART_2:BUART:HalfDuplexSend\[358] = zero[5]
Removing Lhs of wire \UART_2:BUART:FinalParityType_1\[359] = zero[5]
Removing Lhs of wire \UART_2:BUART:FinalParityType_0\[360] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_2\[361] = zero[5]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_1\[362] = zero[5]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_0\[363] = zero[5]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark\[364] = zero[5]
Removing Rhs of wire \UART_2:BUART:tx_bitclk_enable_pre\[375] = \UART_2:BUART:tx_bitclk_dp\[411]
Removing Lhs of wire \UART_2:BUART:tx_counter_tc\[421] = \UART_2:BUART:tx_counter_dp\[412]
Removing Lhs of wire \UART_2:BUART:tx_status_6\[422] = zero[5]
Removing Lhs of wire \UART_2:BUART:tx_status_5\[423] = zero[5]
Removing Lhs of wire \UART_2:BUART:tx_status_4\[424] = zero[5]
Removing Lhs of wire \UART_2:BUART:tx_status_1\[426] = \UART_2:BUART:tx_fifo_empty\[389]
Removing Lhs of wire \UART_2:BUART:tx_status_3\[428] = \UART_2:BUART:tx_fifo_notfull\[388]
Removing Lhs of wire \UART_2:BUART:rx_count7_bit8_wire\[488] = zero[5]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[496] = \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[507]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[498] = \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[508]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[499] = \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[524]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[500] = \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[538]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[501] = MODIN5_1[502]
Removing Rhs of wire MODIN5_1[502] = \UART_2:BUART:pollcount_1\[494]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[503] = MODIN5_0[504]
Removing Rhs of wire MODIN5_0[504] = \UART_2:BUART:pollcount_0\[497]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[510] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[511] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[512] = MODIN5_1[502]
Removing Lhs of wire MODIN6_1[513] = MODIN5_1[502]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[514] = MODIN5_0[504]
Removing Lhs of wire MODIN6_0[515] = MODIN5_0[504]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[516] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[517] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[518] = MODIN5_1[502]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[519] = MODIN5_0[504]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[520] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[521] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[526] = MODIN5_1[502]
Removing Lhs of wire MODIN7_1[527] = MODIN5_1[502]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[528] = MODIN5_0[504]
Removing Lhs of wire MODIN7_0[529] = MODIN5_0[504]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[530] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[531] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[532] = MODIN5_1[502]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[533] = MODIN5_0[504]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[534] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[535] = zero[5]
Removing Lhs of wire \UART_2:BUART:rx_status_1\[542] = zero[5]
Removing Rhs of wire \UART_2:BUART:rx_status_2\[543] = \UART_2:BUART:rx_parity_error_status\[544]
Removing Rhs of wire \UART_2:BUART:rx_status_3\[545] = \UART_2:BUART:rx_stop_bit_error\[546]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[556] = \UART_2:BUART:sRX:MODULE_9:g2:a0:lta_0\[605]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[560] = \UART_2:BUART:sRX:MODULE_10:g1:a0:xneq\[627]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_6\[561] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_5\[562] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_4\[563] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_3\[564] = MODIN8_6[565]
Removing Rhs of wire MODIN8_6[565] = \UART_2:BUART:rx_count_6\[483]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_2\[566] = MODIN8_5[567]
Removing Rhs of wire MODIN8_5[567] = \UART_2:BUART:rx_count_5\[484]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_1\[568] = MODIN8_4[569]
Removing Rhs of wire MODIN8_4[569] = \UART_2:BUART:rx_count_4\[485]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_0\[570] = MODIN8_3[571]
Removing Rhs of wire MODIN8_3[571] = \UART_2:BUART:rx_count_3\[486]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_6\[572] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_5\[573] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_4\[574] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_3\[575] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_2\[576] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_1\[577] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_0\[578] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_6\[579] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_5\[580] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_4\[581] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_3\[582] = MODIN8_6[565]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_2\[583] = MODIN8_5[567]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_1\[584] = MODIN8_4[569]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_0\[585] = MODIN8_3[571]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_6\[586] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_5\[587] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_4\[588] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_3\[589] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_2\[590] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_1\[591] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_0\[592] = zero[5]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:newa_0\[607] = \UART_2:BUART:rx_postpoll\[442]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:newb_0\[608] = \UART_2:BUART:rx_parity_bit\[559]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:dataa_0\[609] = \UART_2:BUART:rx_postpoll\[442]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:datab_0\[610] = \UART_2:BUART:rx_parity_bit\[559]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[611] = \UART_2:BUART:rx_postpoll\[442]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[612] = \UART_2:BUART:rx_parity_bit\[559]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[614] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[615] = \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[613]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[616] = \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[613]
Removing Lhs of wire tmpOE__Rx_2_net_0[638] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__Tx_2_net_0[643] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire Net_357[651] = zero[5]
Removing Lhs of wire \Timer_2:Net_260\[653] = zero[5]
Removing Lhs of wire \Timer_2:Net_266\[654] = tmpOE__PWM_Out_net_0[16]
Removing Rhs of wire Net_358[658] = \Timer_2:Net_57\[657]
Removing Lhs of wire \Timer_2:Net_102\[660] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__EnablePin_net_0[663] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__EnablePin_1_net_0[670] = tmpOE__PWM_Out_net_0[16]
Removing Rhs of wire Net_429[677] = \UART_3:BUART:tx_interrupt_out\[696]
Removing Lhs of wire \UART_3:Net_61\[680] = \UART_3:Net_9\[679]
Removing Lhs of wire \UART_3:BUART:tx_hd_send_break\[684] = zero[5]
Removing Lhs of wire \UART_3:BUART:FinalParityType_1\[686] = zero[5]
Removing Lhs of wire \UART_3:BUART:FinalParityType_0\[687] = zero[5]
Removing Lhs of wire \UART_3:BUART:tx_ctrl_mark\[691] = zero[5]
Removing Rhs of wire \UART_3:BUART:tx_bitclk_enable_pre\[701] = \UART_3:BUART:tx_bitclk_dp\[737]
Removing Lhs of wire \UART_3:BUART:tx_counter_tc\[747] = \UART_3:BUART:tx_counter_dp\[738]
Removing Lhs of wire \UART_3:BUART:tx_status_6\[748] = zero[5]
Removing Lhs of wire \UART_3:BUART:tx_status_5\[749] = zero[5]
Removing Lhs of wire \UART_3:BUART:tx_status_4\[750] = zero[5]
Removing Lhs of wire \UART_3:BUART:tx_status_1\[752] = \UART_3:BUART:tx_fifo_empty\[715]
Removing Lhs of wire \UART_3:BUART:tx_status_3\[754] = \UART_3:BUART:tx_fifo_notfull\[714]
Removing Lhs of wire tmpOE__Tx_3_net_0[762] = tmpOE__PWM_Out_net_0[16]
Removing Rhs of wire Net_443[768] = \screen:BUART:tx_interrupt_out\[789]
Removing Rhs of wire Net_444[772] = \screen:BUART:rx_interrupt_out\[790]
Removing Lhs of wire \screen:Net_61\[773] = \screen:Net_9\[770]
Removing Lhs of wire \screen:BUART:tx_hd_send_break\[777] = zero[5]
Removing Lhs of wire \screen:BUART:HalfDuplexSend\[778] = zero[5]
Removing Lhs of wire \screen:BUART:FinalParityType_1\[779] = zero[5]
Removing Lhs of wire \screen:BUART:FinalParityType_0\[780] = zero[5]
Removing Lhs of wire \screen:BUART:FinalAddrMode_2\[781] = zero[5]
Removing Lhs of wire \screen:BUART:FinalAddrMode_1\[782] = zero[5]
Removing Lhs of wire \screen:BUART:FinalAddrMode_0\[783] = zero[5]
Removing Lhs of wire \screen:BUART:tx_ctrl_mark\[784] = zero[5]
Removing Rhs of wire \screen:BUART:tx_bitclk_enable_pre\[794] = \screen:BUART:tx_bitclk_dp\[830]
Removing Lhs of wire \screen:BUART:tx_counter_tc\[840] = \screen:BUART:tx_counter_dp\[831]
Removing Lhs of wire \screen:BUART:tx_status_6\[841] = zero[5]
Removing Lhs of wire \screen:BUART:tx_status_5\[842] = zero[5]
Removing Lhs of wire \screen:BUART:tx_status_4\[843] = zero[5]
Removing Lhs of wire \screen:BUART:tx_status_1\[845] = \screen:BUART:tx_fifo_empty\[808]
Removing Lhs of wire \screen:BUART:tx_status_3\[847] = \screen:BUART:tx_fifo_notfull\[807]
Removing Lhs of wire \screen:BUART:rx_count7_bit8_wire\[907] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_1\[915] = \screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[926]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_0\[917] = \screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[927]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_12\[918] = \screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[943]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_13\[919] = \screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[957]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[920] = \screen:BUART:sRX:s23Poll:MODIN9_1\[921]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODIN9_1\[921] = \screen:BUART:pollcount_1\[913]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[922] = \screen:BUART:sRX:s23Poll:MODIN9_0\[923]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODIN9_0\[923] = \screen:BUART:pollcount_0\[916]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[929] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[930] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[931] = \screen:BUART:pollcount_1\[913]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODIN10_1\[932] = \screen:BUART:pollcount_1\[913]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[933] = \screen:BUART:pollcount_0\[916]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODIN10_0\[934] = \screen:BUART:pollcount_0\[916]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[935] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[936] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[937] = \screen:BUART:pollcount_1\[913]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[938] = \screen:BUART:pollcount_0\[916]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[939] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[940] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[945] = \screen:BUART:pollcount_1\[913]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODIN11_1\[946] = \screen:BUART:pollcount_1\[913]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[947] = \screen:BUART:pollcount_0\[916]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODIN11_0\[948] = \screen:BUART:pollcount_0\[916]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[949] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[950] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[951] = \screen:BUART:pollcount_1\[913]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[952] = \screen:BUART:pollcount_0\[916]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[953] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[954] = zero[5]
Removing Lhs of wire \screen:BUART:rx_status_1\[961] = zero[5]
Removing Rhs of wire \screen:BUART:rx_status_2\[962] = \screen:BUART:rx_parity_error_status\[963]
Removing Rhs of wire \screen:BUART:rx_status_3\[964] = \screen:BUART:rx_stop_bit_error\[965]
Removing Lhs of wire \screen:BUART:sRX:cmp_vv_vv_MODGEN_14\[975] = \screen:BUART:sRX:MODULE_14:g2:a0:lta_0\[1024]
Removing Lhs of wire \screen:BUART:sRX:cmp_vv_vv_MODGEN_15\[979] = \screen:BUART:sRX:MODULE_15:g1:a0:xneq\[1046]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newa_6\[980] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newa_5\[981] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newa_4\[982] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newa_3\[983] = \screen:BUART:sRX:MODIN12_6\[984]
Removing Lhs of wire \screen:BUART:sRX:MODIN12_6\[984] = \screen:BUART:rx_count_6\[902]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newa_2\[985] = \screen:BUART:sRX:MODIN12_5\[986]
Removing Lhs of wire \screen:BUART:sRX:MODIN12_5\[986] = \screen:BUART:rx_count_5\[903]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newa_1\[987] = \screen:BUART:sRX:MODIN12_4\[988]
Removing Lhs of wire \screen:BUART:sRX:MODIN12_4\[988] = \screen:BUART:rx_count_4\[904]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newa_0\[989] = \screen:BUART:sRX:MODIN12_3\[990]
Removing Lhs of wire \screen:BUART:sRX:MODIN12_3\[990] = \screen:BUART:rx_count_3\[905]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newb_6\[991] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newb_5\[992] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newb_4\[993] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newb_3\[994] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newb_2\[995] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newb_1\[996] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:newb_0\[997] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:dataa_6\[998] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:dataa_5\[999] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:dataa_4\[1000] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:dataa_3\[1001] = \screen:BUART:rx_count_6\[902]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:dataa_2\[1002] = \screen:BUART:rx_count_5\[903]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:dataa_1\[1003] = \screen:BUART:rx_count_4\[904]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:dataa_0\[1004] = \screen:BUART:rx_count_3\[905]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:datab_6\[1005] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:datab_5\[1006] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:datab_4\[1007] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:datab_3\[1008] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:datab_2\[1009] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:datab_1\[1010] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:MODULE_14:g2:a0:datab_0\[1011] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_15:g1:a0:newa_0\[1026] = \screen:BUART:rx_postpoll\[861]
Removing Lhs of wire \screen:BUART:sRX:MODULE_15:g1:a0:newb_0\[1027] = \screen:BUART:rx_parity_bit\[978]
Removing Lhs of wire \screen:BUART:sRX:MODULE_15:g1:a0:dataa_0\[1028] = \screen:BUART:rx_postpoll\[861]
Removing Lhs of wire \screen:BUART:sRX:MODULE_15:g1:a0:datab_0\[1029] = \screen:BUART:rx_parity_bit\[978]
Removing Lhs of wire \screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[1030] = \screen:BUART:rx_postpoll\[861]
Removing Lhs of wire \screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[1031] = \screen:BUART:rx_parity_bit\[978]
Removing Lhs of wire \screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[1033] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[1034] = \screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1032]
Removing Lhs of wire \screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[1035] = \screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1032]
Removing Lhs of wire tmpOE__screen_rx_net_0[1057] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__screen_tx_net_0[1062] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1067] = zero[5]
Removing Lhs of wire Net_408D[1072] = zero[5]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1082] = \UART_1:BUART:rx_bitclk_pre\[166]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1092] = zero[5]
Removing Lhs of wire \UART_2:BUART:reset_reg\\D\[1096] = zero[5]
Removing Lhs of wire Net_335D[1101] = zero[5]
Removing Lhs of wire \UART_2:BUART:rx_bitclk\\D\[1111] = \UART_2:BUART:rx_bitclk_pre\[477]
Removing Lhs of wire \UART_2:BUART:rx_break_status\\D\[1121] = zero[5]
Removing Lhs of wire \UART_3:BUART:reset_reg\\D\[1125] = zero[5]
Removing Lhs of wire Net_425D[1130] = zero[5]
Removing Lhs of wire \screen:BUART:reset_reg\\D\[1135] = zero[5]
Removing Lhs of wire Net_439D[1140] = zero[5]
Removing Lhs of wire \screen:BUART:rx_bitclk\\D\[1150] = \screen:BUART:rx_bitclk_pre\[896]
Removing Lhs of wire \screen:BUART:rx_parity_error_pre\\D\[1159] = \screen:BUART:rx_parity_error_pre\[973]
Removing Lhs of wire \screen:BUART:rx_break_status\\D\[1160] = zero[5]

------------------------------------------------------
Aliased 0 equations, 336 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__PWM_Out_net_0' (cost = 0):
tmpOE__PWM_Out_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_addressmatch\' (cost = 0):
\UART_2:BUART:rx_addressmatch\ <= (\UART_2:BUART:rx_addressmatch2\
	OR \UART_2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre\' (cost = 1):
\UART_2:BUART:rx_bitclk_pre\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_2:BUART:rx_bitclk_pre16x\ <= ((not \UART_2:BUART:rx_count_2\ and \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit1\' (cost = 1):
\UART_2:BUART:rx_poll_bit1\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit2\' (cost = 1):
\UART_2:BUART:rx_poll_bit2\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:pollingrange\' (cost = 4):
\UART_2:BUART:pollingrange\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 4):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\screen:BUART:rx_addressmatch\' (cost = 0):
\screen:BUART:rx_addressmatch\ <= (\screen:BUART:rx_addressmatch2\
	OR \screen:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\screen:BUART:rx_bitclk_pre\' (cost = 1):
\screen:BUART:rx_bitclk_pre\ <= ((not \screen:BUART:rx_count_2\ and not \screen:BUART:rx_count_1\ and not \screen:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\screen:BUART:rx_bitclk_pre16x\' (cost = 0):
\screen:BUART:rx_bitclk_pre16x\ <= ((not \screen:BUART:rx_count_2\ and \screen:BUART:rx_count_1\ and \screen:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\screen:BUART:rx_poll_bit1\' (cost = 1):
\screen:BUART:rx_poll_bit1\ <= ((not \screen:BUART:rx_count_2\ and not \screen:BUART:rx_count_1\ and \screen:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\screen:BUART:rx_poll_bit2\' (cost = 1):
\screen:BUART:rx_poll_bit2\ <= ((not \screen:BUART:rx_count_2\ and not \screen:BUART:rx_count_1\ and not \screen:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\screen:BUART:pollingrange\' (cost = 4):
\screen:BUART:pollingrange\ <= ((not \screen:BUART:rx_count_2\ and not \screen:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\screen:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ <= (not \screen:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (\screen:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not \screen:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\screen:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\screen:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\screen:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\screen:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\screen:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\screen:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\screen:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\screen:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (\screen:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\screen:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not \screen:BUART:rx_count_6\ and not \screen:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\screen:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (\screen:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\screen:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not \screen:BUART:rx_count_6\ and not \screen:BUART:rx_count_4\)
	OR (not \screen:BUART:rx_count_6\ and not \screen:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\screen:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (\screen:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\screen:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not \screen:BUART:rx_count_6\ and not \screen:BUART:rx_count_4\)
	OR (not \screen:BUART:rx_count_6\ and not \screen:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\screen:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not \screen:BUART:pollcount_1\ and not \screen:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not \screen:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\' (cost = 2):
\screen:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ <= ((not \screen:BUART:pollcount_0\ and \screen:BUART:pollcount_1\)
	OR (not \screen:BUART:pollcount_1\ and \screen:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \UART_1:BUART:rx_postpoll\ with ( cost: 126 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\UART_1:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_294 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:rx_postpoll\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:rx_postpoll\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:rx_postpoll\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:rx_postpoll\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\' (cost = 2):
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:rx_postpoll\)
	OR (not \UART_1:BUART:rx_postpoll\ and \UART_1:BUART:rx_parity_bit\));

Note:  Virtual signal \UART_2:BUART:rx_postpoll\ with ( cost: 112 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\UART_2:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_338 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_2:BUART:rx_postpoll\ and not \UART_2:BUART:rx_parity_bit\)
	OR (\UART_2:BUART:rx_postpoll\ and \UART_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_2:BUART:rx_postpoll\ and not \UART_2:BUART:rx_parity_bit\)
	OR (\UART_2:BUART:rx_postpoll\ and \UART_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_10:g1:a0:xneq\' (cost = 2):
\UART_2:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_2:BUART:rx_parity_bit\ and \UART_2:BUART:rx_postpoll\)
	OR (not \UART_2:BUART:rx_postpoll\ and \UART_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\screen:BUART:rx_postpoll\' (cost = 72):
\screen:BUART:rx_postpoll\ <= (\screen:BUART:pollcount_1\
	OR (Net_442 and \screen:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not \screen:BUART:pollcount_1\ and not Net_442 and not \screen:BUART:rx_parity_bit\)
	OR (not \screen:BUART:pollcount_1\ and not \screen:BUART:pollcount_0\ and not \screen:BUART:rx_parity_bit\)
	OR (\screen:BUART:pollcount_1\ and \screen:BUART:rx_parity_bit\)
	OR (Net_442 and \screen:BUART:pollcount_0\ and \screen:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\screen:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not \screen:BUART:pollcount_1\ and not Net_442 and not \screen:BUART:rx_parity_bit\)
	OR (not \screen:BUART:pollcount_1\ and not \screen:BUART:pollcount_0\ and not \screen:BUART:rx_parity_bit\)
	OR (\screen:BUART:pollcount_1\ and \screen:BUART:rx_parity_bit\)
	OR (Net_442 and \screen:BUART:pollcount_0\ and \screen:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 95 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_2:BUART:rx_status_0\ to zero
Aliasing \UART_2:BUART:rx_status_6\ to zero
Aliasing \screen:BUART:rx_status_0\ to zero
Aliasing \screen:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_2:BUART:rx_addr_match_status\\D\ to zero
Aliasing \screen:BUART:rx_markspace_status\\D\ to zero
Aliasing \screen:BUART:rx_parity_error_status\\D\ to zero
Aliasing \screen:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[130] = \UART_1:BUART:rx_bitclk\[178]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[229] = zero[5]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[238] = zero[5]
Removing Rhs of wire \UART_2:BUART:rx_bitclk_enable\[441] = \UART_2:BUART:rx_bitclk\[489]
Removing Lhs of wire \UART_2:BUART:rx_status_0\[540] = zero[5]
Removing Lhs of wire \UART_2:BUART:rx_status_6\[549] = zero[5]
Removing Rhs of wire \screen:BUART:rx_bitclk_enable\[860] = \screen:BUART:rx_bitclk\[908]
Removing Lhs of wire \screen:BUART:rx_status_0\[959] = zero[5]
Removing Lhs of wire \screen:BUART:rx_status_6\[968] = zero[5]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1074] = \UART_1:BUART:tx_ctrl_mark_last\[121]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1086] = zero[5]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1089] = zero[5]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1090] = \UART_1:BUART:rx_markspace_pre\[242]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark_last\\D\[1103] = \UART_2:BUART:tx_ctrl_mark_last\[432]
Removing Lhs of wire \UART_2:BUART:rx_markspace_status\\D\[1115] = zero[5]
Removing Lhs of wire \UART_2:BUART:rx_addr_match_status\\D\[1118] = zero[5]
Removing Lhs of wire \UART_2:BUART:rx_markspace_pre\\D\[1119] = \UART_2:BUART:rx_markspace_pre\[553]
Removing Lhs of wire \UART_3:BUART:tx_ctrl_mark_last\\D\[1132] = \UART_3:BUART:tx_ctrl_mark_last\[758]
Removing Lhs of wire \screen:BUART:tx_ctrl_mark_last\\D\[1142] = \screen:BUART:tx_ctrl_mark_last\[851]
Removing Lhs of wire \screen:BUART:rx_markspace_status\\D\[1154] = zero[5]
Removing Lhs of wire \screen:BUART:rx_parity_error_status\\D\[1155] = zero[5]
Removing Lhs of wire \screen:BUART:rx_addr_match_status\\D\[1157] = zero[5]
Removing Lhs of wire \screen:BUART:rx_markspace_pre\\D\[1158] = \screen:BUART:rx_markspace_pre\[972]
Removing Lhs of wire \screen:BUART:rx_parity_bit\\D\[1163] = \screen:BUART:rx_parity_bit\[978]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\screen:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \screen:BUART:rx_parity_bit\ and Net_442 and \screen:BUART:pollcount_0\)
	OR (not \screen:BUART:pollcount_1\ and not \screen:BUART:pollcount_0\ and \screen:BUART:rx_parity_bit\)
	OR (not \screen:BUART:pollcount_1\ and not Net_442 and \screen:BUART:rx_parity_bit\)
	OR (not \screen:BUART:rx_parity_bit\ and \screen:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lenovo\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -dcpsoc3 Mepsan.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.214ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 12 July 2018 12:25:28
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lenovo\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -d CY8C5888LTI-LP097 Mepsan.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.406ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_408 from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_335 from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_425 from registered to combinatorial
    Converted constant MacroCell: \screen:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_439 from registered to combinatorial
    Converted constant MacroCell: \screen:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \screen:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \screen:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \screen:BUART:rx_break_status\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'screen_IntClock'. Fanout=1, Signal=\screen:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'UART_3_IntClock'. Fanout=1, Signal=\UART_3:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_336
    Digital Clock 4: Automatic-assigning  clock 'clock_1'. Fanout=1, Signal=Net_134
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_3:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_3_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_3_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \screen:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: screen_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: screen_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \screen:BUART:rx_parity_bit\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:rx_parity_bit\ (fanout=0)

    Removing \screen:BUART:rx_address_detected\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:rx_address_detected\ (fanout=0)

    Removing \screen:BUART:rx_parity_error_pre\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \screen:BUART:rx_markspace_pre\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:rx_markspace_pre\ (fanout=0)

    Removing \screen:BUART:rx_state_1\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:rx_state_1\ (fanout=8)

    Removing \screen:BUART:tx_parity_bit\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:tx_parity_bit\ (fanout=0)

    Removing \screen:BUART:tx_mark\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:tx_mark\ (fanout=0)

    Removing \UART_3:BUART:tx_parity_bit\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_3:BUART:tx_mark\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:tx_mark\ (fanout=0)

    Removing \UART_2:BUART:rx_address_detected\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_2:BUART:rx_markspace_pre\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_state_1\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_state_1\ (fanout=11)

    Removing \UART_2:BUART:tx_mark\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=11)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PWM_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Out(0)__PA ,
            pin_input => Net_254 ,
            annotation => Net_284 ,
            pad => PWM_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Kill_Switch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Kill_Switch(0)__PA ,
            fb => Net_268 ,
            annotation => Net_285 ,
            pad => Kill_Switch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_294 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_289 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_338 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            pin_input => Net_333 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EnablePin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EnablePin(0)__PA ,
            pad => EnablePin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EnablePin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EnablePin_1(0)__PA ,
            pad => EnablePin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_3(0)__PA ,
            pin_input => Net_423 ,
            pad => Tx_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = screen_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => screen_rx(0)__PA ,
            fb => Net_442 ,
            pad => screen_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = screen_tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => screen_tx(0)__PA ,
            pin_input => Net_437 ,
            pad => screen_tx(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_267, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_268
        );
        Output = Net_267 (fanout=1)

    MacroCell: Name=Net_289, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_289 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_294 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_333, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_333 (fanout=1)

    MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_338 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_423, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:txn\
        );
        Output = Net_423 (fanout=1)

    MacroCell: Name=\UART_3:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_fifo_notfull\
        );
        Output = \UART_3:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=Net_437, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:txn\
        );
        Output = Net_437 (fanout=1)

    MacroCell: Name=\screen:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\
            + !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_state_2\
        );
        Output = \screen:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\screen:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * 
              \screen:BUART:tx_fifo_empty\ * \screen:BUART:tx_state_2\
        );
        Output = \screen:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\screen:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:tx_fifo_notfull\
        );
        Output = \screen:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\screen:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\
        );
        Output = \screen:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\screen:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \screen:BUART:pollcount_1\
            + Net_442 * \screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\screen:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \screen:BUART:rx_load_fifo\ * \screen:BUART:rx_fifofull\
        );
        Output = \screen:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\screen:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \screen:BUART:rx_fifonotempty\ * 
              \screen:BUART:rx_state_stop1_reg\
        );
        Output = \screen:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\ * 
              \UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * \UART_1:BUART:tx_counter_dp\ * 
              !\UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=3)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              !\UART_1:BUART:tx_parity_bit\
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_postpoll\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_294 * \UART_1:BUART:rx_last\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_294 * MODIN1_1
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_294 * !MODIN1_1 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=2)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_294 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_294 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=3)

    MacroCell: Name=\UART_1:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_parity_error_pre\
        );
        Output = \UART_1:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_postpoll\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_postpoll\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_postpoll\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              \UART_1:BUART:rx_parity_bit\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_postpoll\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_parity_bit\
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_294
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_postpoll\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_bit\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_postpoll\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\ * 
              \UART_2:BUART:tx_parity_bit\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_state_0\ * \UART_2:BUART:tx_counter_dp\ * 
              !\UART_2:BUART:tx_parity_bit\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=3)

    MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=5)

    MacroCell: Name=\UART_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\UART_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\ * 
              \UART_2:BUART:tx_parity_bit\
        );
        Output = \UART_2:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_postpoll\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !Net_338 * \UART_2:BUART:rx_last\
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_338 * MODIN5_1
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_338 * !MODIN5_1 * MODIN5_0
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=2)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_338 * MODIN5_0
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_338 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=3)

    MacroCell: Name=\UART_2:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_parity_error_pre\
        );
        Output = \UART_2:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_postpoll\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_postpoll\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_parity_error_pre\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_postpoll\ * 
              \UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_parity_error_pre\ * 
              \UART_2:BUART:rx_parity_bit\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_postpoll\ * 
              \UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_parity_error_pre\ * 
              !\UART_2:BUART:rx_parity_bit\
        );
        Output = \UART_2:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_338
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_postpoll\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_parity_bit\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_postpoll\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART_3:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_1\ * 
              !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\ * 
              !\UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_3:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_3:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              !\UART_3:BUART:tx_fifo_empty\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_fifo_empty\ * !\UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_3:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_3:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_3:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\screen:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \screen:BUART:txn\ * \screen:BUART:tx_state_1\ * 
              !\screen:BUART:tx_bitclk\
            + \screen:BUART:txn\ * \screen:BUART:tx_state_2\
            + !\screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_shift_out\ * !\screen:BUART:tx_state_2\
            + !\screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_state_2\ * !\screen:BUART:tx_bitclk\
            + \screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_shift_out\ * !\screen:BUART:tx_state_2\ * 
              !\screen:BUART:tx_counter_dp\ * \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:txn\ (fanout=2)

    MacroCell: Name=\screen:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_counter_dp\ * \screen:BUART:tx_bitclk\
            + \screen:BUART:tx_state_0\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\screen:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * 
              !\screen:BUART:tx_fifo_empty\
            + !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_fifo_empty\ * !\screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * 
              \screen:BUART:tx_fifo_empty\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_0\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\screen:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_state_2\ * \screen:BUART:tx_bitclk\
            + \screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_counter_dp\ * \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\screen:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_state_2\
            + !\screen:BUART:tx_bitclk_enable_pre\
        );
        Output = \screen:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\screen:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\screen:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * !\screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !Net_442
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * !\screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !\screen:BUART:pollcount_0\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\screen:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              !\screen:BUART:rx_state_2\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\screen:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\screen:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_2\
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !Net_442 * \screen:BUART:rx_last\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\screen:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              !\screen:BUART:rx_count_0\
        );
        Output = \screen:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\screen:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_state_3\ * \screen:BUART:rx_state_2\
        );
        Output = \screen:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\screen:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              !\screen:BUART:pollcount_1\ * Net_442 * 
              \screen:BUART:pollcount_0\
            + !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              \screen:BUART:pollcount_1\ * !Net_442
            + !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              \screen:BUART:pollcount_1\ * !\screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\screen:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              !Net_442 * \screen:BUART:pollcount_0\
            + !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              Net_442 * !\screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\screen:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !Net_442
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !\screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\screen:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_442
        );
        Output = \screen:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_336 ,
            cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_336 ,
            cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
            ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_336 ,
            cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
            route_si => \UART_2:BUART:rx_postpoll\ ,
            f0_load => \UART_2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_3:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            cs_addr_2 => \UART_3:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_3:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_3:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_3:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_3:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_3:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            cs_addr_0 => \UART_3:BUART:counter_load_not\ ,
            ce0_reg => \UART_3:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_3:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\screen:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \screen:Net_9\ ,
            cs_addr_2 => \screen:BUART:tx_state_1\ ,
            cs_addr_1 => \screen:BUART:tx_state_0\ ,
            cs_addr_0 => \screen:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \screen:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \screen:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \screen:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\screen:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \screen:Net_9\ ,
            cs_addr_0 => \screen:BUART:counter_load_not\ ,
            ce0_reg => \screen:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \screen:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\screen:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \screen:Net_9\ ,
            cs_addr_2 => \screen:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \screen:BUART:rx_state_0\ ,
            cs_addr_0 => \screen:BUART:rx_bitclk_enable\ ,
            route_si => \screen:BUART:rx_postpoll\ ,
            f0_load => \screen:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \screen:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \screen:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            status_2 => \UART_1:BUART:rx_status_2\ ,
            interrupt => Net_296 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_336 ,
            status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_2:BUART:tx_status_2\ ,
            status_1 => \UART_2:BUART:tx_fifo_empty\ ,
            status_0 => \UART_2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_336 ,
            status_5 => \UART_2:BUART:rx_status_5\ ,
            status_4 => \UART_2:BUART:rx_status_4\ ,
            status_3 => \UART_2:BUART:rx_status_3\ ,
            status_2 => \UART_2:BUART:rx_status_2\ ,
            interrupt => Net_340 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_3:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            status_3 => \UART_3:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_3:BUART:tx_status_2\ ,
            status_1 => \UART_3:BUART:tx_fifo_empty\ ,
            status_0 => \UART_3:BUART:tx_status_0\ ,
            interrupt => Net_429 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\screen:BUART:sTX:TxSts\
        PORT MAP (
            clock => \screen:Net_9\ ,
            status_3 => \screen:BUART:tx_fifo_notfull\ ,
            status_2 => \screen:BUART:tx_status_2\ ,
            status_1 => \screen:BUART:tx_fifo_empty\ ,
            status_0 => \screen:BUART:tx_status_0\ ,
            interrupt => Net_443 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\screen:BUART:sRX:RxSts\
        PORT MAP (
            clock => \screen:Net_9\ ,
            status_5 => \screen:BUART:rx_status_5\ ,
            status_4 => \screen:BUART:rx_status_4\ ,
            status_3 => \screen:BUART:rx_status_3\ ,
            interrupt => Net_444 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_336 ,
            load => \UART_2:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \UART_2:BUART:rx_count_2\ ,
            count_1 => \UART_2:BUART:rx_count_1\ ,
            count_0 => \UART_2:BUART:rx_count_0\ ,
            tc => \UART_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\screen:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \screen:Net_9\ ,
            load => \screen:BUART:rx_counter_load\ ,
            count_6 => \screen:BUART:rx_count_6\ ,
            count_5 => \screen:BUART:rx_count_5\ ,
            count_4 => \screen:BUART:rx_count_4\ ,
            count_3 => \screen:BUART:rx_count_3\ ,
            count_2 => \screen:BUART:rx_count_2\ ,
            count_1 => \screen:BUART:rx_count_1\ ,
            count_0 => \screen:BUART:rx_count_0\ ,
            tc => \screen:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_296 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_317 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_340 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_358 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_3:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_429 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\screen:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_443 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\screen:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_444 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   14 :   34 :   48 : 29.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   91 :  101 :  192 : 47.40 %
  Unique P-terms              :  169 :  215 :  384 : 44.01 %
  Total P-terms               :  189 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    7 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.515ms
Tech Mapping phase: Elapsed time ==> 2s.164ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : EnablePin(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : EnablePin_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Kill_Switch(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PWM_Out(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Rx_2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Tx_1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Tx_2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Tx_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : screen_rx(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : screen_tx(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.391ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.94
                   Pterms :            5.56
               Macrocells :            2.84
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.843ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         17 :       9.65 :       5.35
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_294 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\ * 
              \UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * \UART_1:BUART:tx_counter_dp\ * 
              !\UART_1:BUART:tx_parity_bit\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_289, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_289 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\ * 
              !\UART_1:BUART:tx_parity_bit\
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_1\ * 
              !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\ * 
              !\UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        cs_addr_0 => \UART_3:BUART:counter_load_not\ ,
        ce0_reg => \UART_3:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_3:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_fifo_notfull\
        );
        Output = \UART_3:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              !\UART_3:BUART:tx_fifo_empty\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_fifo_empty\ * !\UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_267, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_268
        );
        Output = Net_267 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_3:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_3:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        cs_addr_2 => \UART_3:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_3:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_3:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_3:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_3:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_3:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_3:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        status_3 => \UART_3:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_3:BUART:tx_status_2\ ,
        status_1 => \UART_3:BUART:tx_fifo_empty\ ,
        status_0 => \UART_3:BUART:tx_status_0\ ,
        interrupt => Net_429 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !Net_338 * \UART_2:BUART:rx_last\
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_338 * MODIN5_0
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_338 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_338 * MODIN5_1
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_338 * !MODIN5_1 * MODIN5_0
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_2:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_336 ,
        status_5 => \UART_2:BUART:rx_status_5\ ,
        status_4 => \UART_2:BUART:rx_status_4\ ,
        status_3 => \UART_2:BUART:rx_status_3\ ,
        status_2 => \UART_2:BUART:rx_status_2\ ,
        interrupt => Net_340 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_postpoll\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_postpoll\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_parity_bit\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_postpoll\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_postpoll\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_postpoll\ * 
              !\UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\ * 
              \UART_2:BUART:rx_parity_error_pre\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_postpoll\ * 
              \UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_parity_error_pre\ * 
              \UART_2:BUART:rx_parity_bit\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_postpoll\ * 
              \UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_parity_error_pre\ * 
              !\UART_2:BUART:rx_parity_bit\
        );
        Output = \UART_2:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * \UART_2:BUART:rx_parity_error_pre\
        );
        Output = \UART_2:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_338 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_336 ,
        cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
        route_si => \UART_2:BUART:rx_postpoll\ ,
        f0_load => \UART_2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_336 ,
        load => \UART_2:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \UART_2:BUART:rx_count_2\ ,
        count_1 => \UART_2:BUART:rx_count_1\ ,
        count_0 => \UART_2:BUART:rx_count_0\ ,
        tc => \UART_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_postpoll\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_postpoll\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_bit\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_postpoll\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_postpoll\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_postpoll\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_parity_error_pre\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_postpoll\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              \UART_1:BUART:rx_parity_bit\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_postpoll\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_parity_error_pre\ * 
              !\UART_1:BUART:rx_parity_bit\
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_parity_error_pre\
        );
        Output = \UART_1:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_294 * \UART_1:BUART:rx_last\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_294
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_294 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_294 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_294 * MODIN1_1
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_294 * !MODIN1_1 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \screen:BUART:rx_fifonotempty\ * 
              \screen:BUART:rx_state_stop1_reg\
        );
        Output = \screen:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\screen:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * 
              \screen:BUART:tx_fifo_empty\ * \screen:BUART:tx_state_2\
        );
        Output = \screen:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * 
              !\screen:BUART:tx_fifo_empty\
            + !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_fifo_empty\ * !\screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * 
              \screen:BUART:tx_fifo_empty\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_0\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_counter_dp\ * \screen:BUART:tx_bitclk\
            + \screen:BUART:tx_state_0\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\screen:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \screen:Net_9\ ,
        cs_addr_2 => \screen:BUART:tx_state_1\ ,
        cs_addr_1 => \screen:BUART:tx_state_0\ ,
        cs_addr_0 => \screen:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \screen:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \screen:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \screen:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\screen:BUART:sRX:RxSts\
    PORT MAP (
        clock => \screen:Net_9\ ,
        status_5 => \screen:BUART:rx_status_5\ ,
        status_4 => \screen:BUART:rx_status_4\ ,
        status_3 => \screen:BUART:rx_status_3\ ,
        interrupt => Net_444 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_338
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\screen:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:tx_fifo_notfull\
        );
        Output = \screen:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_336 ,
        cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\screen:BUART:sTX:TxSts\
    PORT MAP (
        clock => \screen:Net_9\ ,
        status_3 => \screen:BUART:tx_fifo_notfull\ ,
        status_2 => \screen:BUART:tx_status_2\ ,
        status_1 => \screen:BUART:tx_fifo_empty\ ,
        status_0 => \screen:BUART:tx_status_0\ ,
        interrupt => Net_443 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\ * 
              \UART_2:BUART:tx_parity_bit\
        );
        Output = \UART_2:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_333, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_333 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\ * 
              \UART_2:BUART:tx_parity_bit\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_state_0\ * \UART_2:BUART:tx_counter_dp\ * 
              !\UART_2:BUART:tx_parity_bit\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_336 ,
        status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_2:BUART:tx_status_2\ ,
        status_1 => \UART_2:BUART:tx_fifo_empty\ ,
        status_0 => \UART_2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_336 ,
        cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
        ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_442
        );
        Output = \screen:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_2\
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !Net_442 * \screen:BUART:rx_last\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\screen:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              !\screen:BUART:rx_state_2\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              !\screen:BUART:pollcount_1\ * Net_442 * 
              \screen:BUART:pollcount_0\
            + !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              \screen:BUART:pollcount_1\ * !Net_442
            + !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              \screen:BUART:pollcount_1\ * !\screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              !Net_442 * \screen:BUART:pollcount_0\
            + !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              Net_442 * !\screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\screen:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \screen:BUART:pollcount_1\
            + Net_442 * \screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\screen:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\
        );
        Output = \screen:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\screen:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \screen:Net_9\ ,
        cs_addr_2 => \screen:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \screen:BUART:rx_state_0\ ,
        cs_addr_0 => \screen:BUART:rx_bitclk_enable\ ,
        route_si => \screen:BUART:rx_postpoll\ ,
        f0_load => \screen:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \screen:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \screen:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        status_2 => \UART_1:BUART:rx_status_2\ ,
        interrupt => Net_296 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !Net_442
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !\screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_state_3\ * \screen:BUART:rx_state_2\
        );
        Output = \screen:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\screen:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\screen:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * !\screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !Net_442
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * !\screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !\screen:BUART:pollcount_0\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\screen:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \screen:BUART:rx_load_fifo\ * \screen:BUART:rx_fifofull\
        );
        Output = \screen:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\screen:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              !\screen:BUART:rx_count_0\
        );
        Output = \screen:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

count7cell: Name =\screen:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \screen:Net_9\ ,
        load => \screen:BUART:rx_counter_load\ ,
        count_6 => \screen:BUART:rx_count_6\ ,
        count_5 => \screen:BUART:rx_count_5\ ,
        count_4 => \screen:BUART:rx_count_4\ ,
        count_3 => \screen:BUART:rx_count_3\ ,
        count_2 => \screen:BUART:rx_count_2\ ,
        count_1 => \screen:BUART:rx_count_1\ ,
        count_0 => \screen:BUART:rx_count_0\ ,
        tc => \screen:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_state_2\
            + !\screen:BUART:tx_bitclk_enable_pre\
        );
        Output = \screen:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_437, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:txn\
        );
        Output = Net_437 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_423, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:txn\
        );
        Output = Net_423 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\
            + !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_state_2\
        );
        Output = \screen:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \screen:BUART:txn\ * \screen:BUART:tx_state_1\ * 
              !\screen:BUART:tx_bitclk\
            + \screen:BUART:txn\ * \screen:BUART:tx_state_2\
            + !\screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_shift_out\ * !\screen:BUART:tx_state_2\
            + !\screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_state_2\ * !\screen:BUART:tx_bitclk\
            + \screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_shift_out\ * !\screen:BUART:tx_state_2\ * 
              !\screen:BUART:tx_counter_dp\ * \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_state_2\ * \screen:BUART:tx_bitclk\
            + \screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_counter_dp\ * \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\screen:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \screen:Net_9\ ,
        cs_addr_0 => \screen:BUART:counter_load_not\ ,
        ce0_reg => \screen:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \screen:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\UART_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_296 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_340 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_3:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_429 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\screen:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_444 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\screen:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_443 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_317 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_358 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_294 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_289 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = EnablePin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EnablePin(0)__PA ,
        pad => EnablePin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PWM_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Out(0)__PA ,
        pin_input => Net_254 ,
        annotation => Net_284 ,
        pad => PWM_Out(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Kill_Switch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Kill_Switch(0)__PA ,
        fb => Net_268 ,
        annotation => Net_285 ,
        pad => Kill_Switch(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = EnablePin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EnablePin_1(0)__PA ,
        pad => EnablePin_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = screen_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => screen_rx(0)__PA ,
        fb => Net_442 ,
        pad => screen_rx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = screen_tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => screen_tx(0)__PA ,
        pin_input => Net_437 ,
        pad => screen_tx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_3(0)__PA ,
        pin_input => Net_423 ,
        pad => Tx_3(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_338 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        pin_input => Net_333 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \screen:Net_9\ ,
            dclk_0 => \screen:Net_9_local\ ,
            dclk_glb_1 => \UART_3:Net_9\ ,
            dclk_1 => \UART_3:Net_9_local\ ,
            dclk_glb_2 => \UART_1:Net_9\ ,
            dclk_2 => \UART_1:Net_9_local\ ,
            dclk_glb_3 => Net_336 ,
            dclk_3 => Net_336_local ,
            dclk_glb_4 => Net_134 ,
            dclk_4 => Net_134_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_1:PWMHW\
        PORT MAP (
            clock => Net_134 ,
            kill => Net_267 ,
            enable => __ONE__ ,
            tc => \PWM_1:Net_63\ ,
            cmp => Net_254 ,
            irq => \PWM_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => Net_317 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Timer_2:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \Timer_2:Net_51\ ,
            cmp => \Timer_2:Net_261\ ,
            irq => Net_358 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL |        Rx_1(0) | FB(Net_294)
     |   7 |     * |      NONE |         CMOS_OUT |        Tx_1(0) | In(Net_289)
-----+-----+-------+-----------+------------------+----------------+------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |   EnablePin(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |     PWM_Out(0) | In(Net_254)
     |   2 |     * |      NONE |      RES_PULL_UP | Kill_Switch(0) | FB(Net_268)
     |   3 |     * |      NONE |      RES_PULL_UP | EnablePin_1(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
   3 |   3 |     * |      NONE |     HI_Z_DIGITAL |   screen_rx(0) | FB(Net_442)
     |   4 |     * |      NONE |         CMOS_OUT |   screen_tx(0) | In(Net_437)
     |   7 |     * |      NONE |         CMOS_OUT |        Tx_3(0) | In(Net_423)
-----+-----+-------+-----------+------------------+----------------+------------
  15 |   4 |     * |      NONE |     HI_Z_DIGITAL |        Rx_2(0) | FB(Net_338)
     |   5 |     * |      NONE |         CMOS_OUT |        Tx_2(0) | In(Net_333)
--------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.453ms
Digital Placement phase: Elapsed time ==> 8s.977ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Mepsan_r.vh2" --pcf-path "Mepsan.pco" --des-name "Mepsan" --dsf-path "Mepsan.dsf" --sdc-path "Mepsan.sdc" --lib-path "Mepsan_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 9s.212ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.297ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Mepsan_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.828ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.094ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 27s.059ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 27s.090ms
API generation phase: Elapsed time ==> 4s.835ms
Dependency generation phase: Elapsed time ==> 0s.124ms
Cleanup phase: Elapsed time ==> 0s.015ms
