// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "TopLevel")
  (DATE "04/22/2024 23:50:06")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1768:1768:1768))
        (PORT ena (1385:1385:1385) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1768:1768:1768))
        (PORT ena (1385:1385:1385) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1768:1768:1768))
        (PORT ena (1385:1385:1385) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1480:1480:1480) (1529:1529:1529))
        (PORT ena (1420:1420:1420) (1379:1379:1379))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1480:1480:1480) (1529:1529:1529))
        (PORT ena (1420:1420:1420) (1379:1379:1379))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1480:1480:1480) (1529:1529:1529))
        (PORT ena (1420:1420:1420) (1379:1379:1379))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1480:1480:1480) (1529:1529:1529))
        (PORT ena (1420:1420:1420) (1379:1379:1379))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1768:1768:1768))
        (PORT ena (1647:1647:1647) (1589:1589:1589))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (383:383:383))
        (PORT datac (1064:1064:1064) (1098:1098:1098))
        (PORT datad (1034:1034:1034) (1080:1080:1080))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1768:1768:1768))
        (PORT ena (1647:1647:1647) (1589:1589:1589))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1130:1130:1130))
        (PORT datab (1103:1103:1103) (1115:1115:1115))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1768:1768:1768))
        (PORT ena (1647:1647:1647) (1589:1589:1589))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1292:1292:1292))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (1033:1033:1033) (1078:1078:1078))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1480:1480:1480) (1529:1529:1529))
        (PORT ena (1156:1156:1156) (1142:1142:1142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (997:997:997) (1031:1031:1031))
        (PORT datad (1025:1025:1025) (1065:1065:1065))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1480:1480:1480) (1529:1529:1529))
        (PORT ena (1156:1156:1156) (1142:1142:1142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datac (1041:1041:1041) (1067:1067:1067))
        (PORT datad (1028:1028:1028) (1068:1068:1068))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1480:1480:1480) (1529:1529:1529))
        (PORT ena (1156:1156:1156) (1142:1142:1142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1074:1074:1074) (1093:1093:1093))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (1028:1028:1028) (1069:1069:1069))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1480:1480:1480) (1529:1529:1529))
        (PORT ena (1156:1156:1156) (1142:1142:1142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (991:991:991) (1010:1010:1010))
        (PORT datad (1027:1027:1027) (1067:1067:1067))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1158:1158:1158))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (1650:1650:1650) (1671:1671:1671))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1105:1105:1105) (1118:1118:1118))
        (PORT datac (257:257:257) (338:338:338))
        (PORT datad (1652:1652:1652) (1673:1673:1673))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (1244:1244:1244) (1249:1249:1249))
        (PORT datad (1643:1643:1643) (1664:1664:1664))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (996:996:996) (1031:1031:1031))
        (PORT datad (1329:1329:1329) (1367:1367:1367))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1113:1113:1113))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (1327:1327:1327) (1366:1366:1366))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (1076:1076:1076) (1094:1094:1094))
        (PORT datad (1328:1328:1328) (1366:1366:1366))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (991:991:991) (1010:1010:1010))
        (PORT datad (1330:1330:1330) (1368:1368:1368))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\altera_reserved_tdo\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (3033:3033:3033) (3755:3755:3755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tms\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tck\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tdi\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\altera_internal_jtag\~TCKUTAPclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1501:1501:1501) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4215:4215:4215) (4241:4241:4241))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (393:393:393))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4831:4831:4831) (4843:4843:4843))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (398:398:398))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4831:4831:4831) (4843:4843:4843))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4272:4272:4272) (4285:4285:4285))
        (PORT datac (260:260:260) (344:344:344))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4439:4439:4439) (4498:4498:4498))
        (PORT datab (291:291:291) (376:376:376))
        (PORT datad (267:267:267) (343:343:343))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (803:803:803) (845:845:845))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4824:4824:4824) (4910:4910:4910))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4264:4264:4264) (4277:4277:4277))
        (PORT datad (768:768:768) (802:802:802))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4265:4265:4265) (4278:4278:4278))
        (PORT datad (266:266:266) (341:341:341))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (828:828:828) (877:877:877))
        (PORT datad (767:767:767) (807:807:807))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4824:4824:4824) (4910:4910:4910))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4264:4264:4264) (4277:4277:4277))
        (PORT datac (1078:1078:1078) (1119:1119:1119))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (4262:4262:4262) (4276:4276:4276))
        (PORT datac (433:433:433) (486:486:486))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (829:829:829))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datad (789:789:789) (836:836:836))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4824:4824:4824) (4910:4910:4910))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1082:1082:1082))
        (PORT datab (4268:4268:4268) (4281:4281:4281))
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (788:788:788) (834:834:834))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4266:4266:4266) (4279:4279:4279))
        (PORT datac (263:263:263) (347:347:347))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (890:890:890))
        (PORT datad (271:271:271) (353:353:353))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4824:4824:4824) (4910:4910:4910))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (PORT datab (4293:4293:4293) (4330:4330:4330))
        (PORT datac (770:770:770) (846:846:846))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (273:273:273) (351:351:351))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4824:4824:4824) (4910:4910:4910))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4294:4294:4294) (4331:4331:4331))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (400:400:400))
        (PORT datab (4290:4290:4290) (4327:4327:4327))
        (PORT datad (270:270:270) (348:348:348))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT asdata (5577:5577:5577) (5553:5553:5553))
        (PORT clrn (1470:1470:1470) (1393:1393:1393))
        (PORT ena (1521:1521:1521) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT asdata (830:830:830) (884:884:884))
        (PORT clrn (1470:1470:1470) (1393:1393:1393))
        (PORT ena (1521:1521:1521) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT asdata (685:685:685) (761:761:761))
        (PORT clrn (1470:1470:1470) (1393:1393:1393))
        (PORT ena (1521:1521:1521) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT asdata (670:670:670) (750:750:750))
        (PORT clrn (1470:1470:1470) (1393:1393:1393))
        (PORT ena (1521:1521:1521) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT asdata (667:667:667) (747:747:747))
        (PORT clrn (1470:1470:1470) (1393:1393:1393))
        (PORT ena (1521:1521:1521) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (1470:1470:1470) (1393:1393:1393))
        (PORT ena (1521:1521:1521) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1470:1470:1470) (1393:1393:1393))
        (PORT ena (1521:1521:1521) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1470:1470:1470) (1393:1393:1393))
        (PORT ena (1521:1521:1521) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (541:541:541))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1470:1470:1470) (1393:1393:1393))
        (PORT ena (1521:1521:1521) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (443:443:443) (501:501:501))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1470:1470:1470) (1393:1393:1393))
        (PORT ena (1521:1521:1521) (1538:1538:1538))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (391:391:391))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datad (445:445:445) (494:494:494))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (661:661:661))
        (PORT datab (474:474:474) (541:541:541))
        (PORT datac (263:263:263) (347:347:347))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1470:1470:1470) (1393:1393:1393))
        (PORT ena (1617:1617:1617) (1558:1558:1558))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (421:421:421))
        (PORT datab (1419:1419:1419) (1462:1462:1462))
        (PORT datac (454:454:454) (482:482:482))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (886:886:886))
        (PORT datac (5113:5113:5113) (5102:5102:5102))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1169:1169:1169))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (874:874:874) (867:867:867))
        (PORT datad (1629:1629:1629) (1679:1679:1679))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1249:1249:1249) (1318:1318:1318))
        (PORT datac (1027:1027:1027) (1071:1071:1071))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1675:1675:1675) (1722:1722:1722))
        (PORT datad (959:959:959) (947:947:947))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (896:896:896) (968:968:968))
        (PORT datac (1134:1134:1134) (1200:1200:1200))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1166:1166:1166))
        (PORT datab (327:327:327) (417:417:417))
        (PORT datad (608:608:608) (596:596:596))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1701:1701:1701) (1737:1737:1737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (285:285:285) (369:369:369))
        (PORT datad (294:294:294) (374:374:374))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (398:398:398))
        (PORT datab (4294:4294:4294) (4331:4331:4331))
        (PORT datac (1435:1435:1435) (1480:1480:1480))
        (PORT datad (269:269:269) (347:347:347))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1416:1416:1416))
        (PORT datab (1058:1058:1058) (1084:1084:1084))
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (918:918:918))
        (PORT datab (734:734:734) (781:781:781))
        (PORT datac (752:752:752) (779:779:779))
        (PORT datad (1267:1267:1267) (1224:1224:1224))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\INPUT_CLOCK\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\INPUT_CLOCK\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1104:1104:1104))
        (PORT datac (301:301:301) (380:380:380))
        (PORT datad (1649:1649:1649) (1670:1670:1670))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (744:744:744) (777:777:777))
        (PORT datad (726:726:726) (757:757:757))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1238:1238:1238))
        (PORT datab (564:564:564) (658:658:658))
        (PORT datac (405:405:405) (413:413:413))
        (PORT datad (1258:1258:1258) (1224:1224:1224))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1244:1244:1244))
        (PORT datab (564:564:564) (658:658:658))
        (PORT datac (856:856:856) (934:934:934))
        (PORT datad (369:369:369) (372:372:372))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1768:1768:1768))
        (PORT ena (1647:1647:1647) (1589:1589:1589))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (1025:1025:1025) (1062:1062:1062))
        (PORT datad (1027:1027:1027) (1072:1072:1072))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (892:892:892))
        (PORT datab (1583:1583:1583) (1596:1596:1596))
        (PORT datac (1216:1216:1216) (1227:1227:1227))
        (PORT datad (294:294:294) (373:373:373))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (666:666:666))
        (PORT datab (564:564:564) (658:658:658))
        (PORT datac (952:952:952) (909:909:909))
        (PORT datad (1258:1258:1258) (1224:1224:1224))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (450:450:450))
        (PORT datab (260:260:260) (294:294:294))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (530:530:530) (611:611:611))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1768:1768:1768))
        (PORT ena (1385:1385:1385) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1374:1374:1374))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datad (988:988:988) (1010:1010:1010))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1768:1768:1768))
        (PORT ena (1647:1647:1647) (1589:1589:1589))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1019:1019:1019) (1050:1050:1050))
        (PORT datad (1031:1031:1031) (1076:1076:1076))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1739:1739:1739) (1768:1768:1768))
        (PORT ena (1385:1385:1385) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|CRC_SoC_cpu_jtag_debug_module_phy\|virtual_state_sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1152:1152:1152) (1206:1206:1206))
        (PORT datac (697:697:697) (765:765:765))
        (PORT datad (1689:1689:1689) (1735:1735:1735))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1221:1221:1221) (1276:1276:1276))
        (PORT datac (837:837:837) (906:906:906))
        (PORT datad (650:650:650) (642:642:642))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|CRC_SoC_cpu_jtag_debug_module_phy\|virtual_state_udr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1194:1194:1194))
        (PORT datab (1349:1349:1349) (1404:1404:1404))
        (PORT datac (1006:1006:1006) (1034:1034:1034))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2156:2156:2156))
        (PORT asdata (661:661:661) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|sync2_udr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2156:2156:2156))
        (PORT asdata (669:669:669) (748:748:748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|update_jdo_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (375:375:375))
        (PORT datac (263:263:263) (348:348:348))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|update_jdo_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|enable_action_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2156:2156:2156))
        (PORT asdata (683:683:683) (759:759:759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|sync2_uir\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|sync2_uir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jxuir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jxuir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|ir\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2156:2156:2156))
        (PORT asdata (920:920:920) (964:964:964))
        (PORT ena (974:974:974) (1012:1012:1012))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|ir\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2156:2156:2156))
        (PORT asdata (1110:1110:1110) (1145:1145:1145))
        (PORT ena (974:974:974) (1012:1012:1012))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|take_no_action_break_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (393:393:393))
        (PORT datac (269:269:269) (360:360:360))
        (PORT datad (270:270:270) (348:348:348))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5394:5394:5394) (5394:5394:5394))
        (PORT datab (1151:1151:1151) (1204:1204:1204))
        (PORT datac (697:697:697) (766:766:766))
        (PORT datad (1688:1688:1688) (1734:1734:1734))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|CRC_SoC_cpu_jtag_debug_module_phy\|virtual_state_cdr\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1377:1377:1377) (1426:1426:1426))
        (PORT datac (694:694:694) (762:762:762))
        (PORT datad (1685:1685:1685) (1731:1731:1731))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[37\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (691:691:691))
        (PORT datab (1223:1223:1223) (1280:1280:1280))
        (PORT datac (841:841:841) (911:911:911))
        (PORT datad (445:445:445) (458:458:458))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1123:1123:1123) (1102:1102:1102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2171:2171:2171))
        (PORT asdata (1183:1183:1183) (1238:1238:1238))
        (PORT ena (1528:1528:1528) (1552:1552:1552))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (726:726:726))
        (PORT datab (1151:1151:1151) (1204:1204:1204))
        (PORT datac (697:697:697) (766:766:766))
        (PORT datad (1687:1687:1687) (1733:1733:1733))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1123:1123:1123) (1102:1102:1102))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[36\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (457:457:457) (505:505:505))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1809:1809:1809) (1791:1791:1791))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1065:1065:1065))
        (PORT datab (792:792:792) (844:844:844))
        (PORT datac (692:692:692) (732:732:732))
        (PORT datad (1366:1366:1366) (1405:1405:1405))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1991:1991:1991) (1920:1920:1920))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|Mux37\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1069:1069:1069) (1118:1118:1118))
        (PORT datad (822:822:822) (880:880:880))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|DRsize\.100\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1484:1484:1484) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[35\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (871:871:871))
        (PORT datab (5187:5187:5187) (5169:5169:5169))
        (PORT datad (455:455:455) (503:503:503))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (536:536:536))
        (PORT datab (1222:1222:1222) (1278:1278:1278))
        (PORT datac (839:839:839) (909:909:909))
        (PORT datad (448:448:448) (461:461:461))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (811:811:811))
        (PORT datab (1373:1373:1373) (1422:1422:1422))
        (PORT datac (255:255:255) (334:334:334))
        (PORT datad (1689:1689:1689) (1735:1735:1735))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1093:1093:1093))
        (PORT datab (1222:1222:1222) (1278:1278:1278))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2123:2123:2123))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (611:611:611) (638:638:638))
        (PORT sload (1362:1362:1362) (1410:1410:1410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2169:2169:2169))
        (PORT asdata (1193:1193:1193) (1248:1248:1248))
        (PORT ena (1787:1787:1787) (1765:1765:1765))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|take_action_ocimem_b\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (401:401:401))
        (PORT datab (810:810:810) (863:863:863))
        (PORT datad (270:270:270) (351:351:351))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|take_action_ocimem_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (400:400:400))
        (PORT datab (809:809:809) (862:862:862))
        (PORT datad (269:269:269) (346:346:346))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (456:456:456) (506:506:506))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1528:1528:1528) (1552:1552:1552))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1068:1068:1068))
        (PORT datab (795:795:795) (847:847:847))
        (PORT datac (716:716:716) (734:734:734))
        (PORT datad (1362:1362:1362) (1400:1400:1400))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1991:1991:1991) (1920:1920:1920))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|take_action_ocimem_a\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (391:391:391))
        (PORT datad (269:269:269) (347:347:347))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|rst_controller\|r_sync_rst_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (365:365:365))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|r_sync_rst_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|rst_controller\|r_sync_rst_chain\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (278:278:278) (362:362:362))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|r_sync_rst_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|rst_controller\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (385:385:385))
        (PORT datad (259:259:259) (331:331:331))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|r_early_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (888:888:888))
        (PORT datab (1099:1099:1099) (1117:1117:1117))
        (PORT datac (681:681:681) (719:719:719))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1715:1715:1715))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2170:2170:2170))
        (PORT asdata (669:669:669) (749:749:749))
        (PORT ena (1505:1505:1505) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (790:790:790))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1050:1050:1050))
        (PORT datab (1049:1049:1049) (1045:1045:1045))
        (PORT datac (1198:1198:1198) (1215:1215:1215))
        (PORT datad (801:801:801) (859:859:859))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1508:1508:1508) (1490:1490:1490))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1072:1072:1072))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1295:1295:1295))
        (PORT datab (843:843:843) (897:897:897))
        (PORT datac (941:941:941) (983:983:983))
        (PORT datad (999:999:999) (997:997:997))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1508:1508:1508) (1490:1490:1490))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1312:1312:1312))
        (PORT datab (357:357:357) (465:465:465))
        (PORT datad (316:316:316) (404:404:404))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1570:1570:1570))
        (PORT datab (1281:1281:1281) (1389:1389:1389))
        (PORT datac (1744:1744:1744) (1819:1819:1819))
        (PORT datad (1143:1143:1143) (1214:1214:1214))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1381:1381:1381) (1424:1424:1424))
        (PORT datac (1308:1308:1308) (1337:1337:1337))
        (PORT datad (644:644:644) (633:633:633))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1099:1099:1099) (1116:1116:1116))
        (PORT datac (774:774:774) (843:843:843))
        (PORT datad (941:941:941) (964:964:964))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1715:1715:1715))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_addr\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1019:1019:1019) (1105:1105:1105))
        (PORT datac (1718:1718:1718) (1740:1740:1740))
        (PORT datad (261:261:261) (338:338:338))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1492:1492:1492))
        (PORT datab (1124:1124:1124) (1162:1162:1162))
        (PORT datac (1012:1012:1012) (1050:1050:1050))
        (PORT datad (1741:1741:1741) (1741:1741:1741))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|take_action_ocimem_a\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (786:786:786) (797:797:797))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1787:1787:1787) (1765:1765:1765))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1481:1481:1481) (1570:1570:1570))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|resetlatch\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1694:1694:1694))
        (PORT datab (1804:1804:1804) (1851:1851:1851))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|resetlatch\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1067:1067:1067))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (420:420:420) (432:432:432))
        (PORT datad (1724:1724:1724) (1797:1797:1797))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[34\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (691:691:691))
        (PORT datab (1222:1222:1222) (1279:1279:1279))
        (PORT datac (840:840:840) (909:909:909))
        (PORT datad (446:446:446) (460:460:460))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[33\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1787:1787:1787) (1765:1765:1765))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal101\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1208:1208:1208))
        (PORT datab (1390:1390:1390) (1430:1430:1430))
        (PORT datac (1303:1303:1303) (1342:1342:1342))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_implicit_dst_eretaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1207:1207:1207))
        (PORT datab (1334:1334:1334) (1374:1374:1374))
        (PORT datac (1346:1346:1346) (1391:1391:1391))
        (PORT datad (1628:1628:1628) (1636:1636:1636))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|i_read_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1094:1094:1094))
        (PORT datab (1043:1043:1043) (1129:1129:1129))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|i_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|rst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2112:2112:2112) (2081:2081:2081))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1150:1150:1150) (1193:1193:1193))
        (PORT datad (2010:2010:2010) (2087:2087:2087))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_alu_subtract\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1584:1584:1584))
        (PORT datab (1793:1793:1793) (1863:1863:1863))
        (PORT datac (1317:1317:1317) (1347:1347:1347))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_alu_subtract\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1482:1482:1482))
        (PORT datab (1420:1420:1420) (1479:1479:1479))
        (PORT datac (1747:1747:1747) (1823:1823:1823))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_alu_subtract\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1194:1194:1194))
        (PORT datab (1798:1798:1798) (1851:1851:1851))
        (PORT datac (1380:1380:1380) (1431:1431:1431))
        (PORT datad (1080:1080:1080) (1138:1138:1138))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_alu_subtract\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1311:1311:1311) (1305:1305:1305))
        (PORT datac (1339:1339:1339) (1370:1370:1370))
        (PORT datad (1606:1606:1606) (1646:1646:1646))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal101\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (988:988:988))
        (PORT datab (1383:1383:1383) (1426:1426:1426))
        (PORT datac (1308:1308:1308) (1337:1337:1337))
        (PORT datad (643:643:643) (632:632:632))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_alu_subtract\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (842:842:842) (895:895:895))
        (PORT datac (1303:1303:1303) (1338:1338:1338))
        (PORT datad (1340:1340:1340) (1372:1372:1372))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1632:1632:1632))
        (PORT datab (665:665:665) (655:655:655))
        (PORT datac (916:916:916) (895:895:895))
        (PORT datad (381:381:381) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_alu_sub\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (728:728:728))
        (PORT datab (1445:1445:1445) (1481:1481:1481))
        (PORT datac (1220:1220:1220) (1283:1283:1283))
        (PORT datad (946:946:946) (918:918:918))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT asdata (1792:1792:1792) (1814:1814:1814))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|uav_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1421:1421:1421) (1423:1423:1423))
        (PORT datac (1254:1254:1254) (1275:1275:1275))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1048:1048:1048))
        (PORT datab (346:346:346) (443:443:443))
        (PORT datad (729:729:729) (762:762:762))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1044:1044:1044))
        (PORT datab (299:299:299) (387:387:387))
        (PORT datad (309:309:309) (398:398:398))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (377:377:377) (385:385:385))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1544:1544:1544) (1601:1601:1601))
        (PORT datad (2010:2010:2010) (2087:2087:2087))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3363:3363:3363) (3319:3319:3319))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_wr_dst_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1134:1134:1134) (1183:1183:1183))
        (PORT datad (1159:1159:1159) (1218:1218:1218))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_use_imm\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1630:1630:1630))
        (PORT datab (1119:1119:1119) (1181:1181:1181))
        (PORT datac (893:893:893) (878:878:878))
        (PORT datad (391:391:391) (393:393:393))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_use_imm\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (485:485:485))
        (PORT datab (1383:1383:1383) (1426:1426:1426))
        (PORT datac (612:612:612) (598:598:598))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_src2_use_imm\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3363:3363:3363) (3319:3319:3319))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|rf_source_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1222:1222:1222) (1257:1257:1257))
        (PORT datad (490:490:490) (551:551:551))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (414:414:414))
        (PORT datab (828:828:828) (885:885:885))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (438:438:438))
        (PORT datac (266:266:266) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2196:2196:2196))
        (PORT asdata (612:612:612) (639:639:639))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT ena (957:957:957) (962:962:962))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (729:729:729))
        (PORT datab (759:759:759) (801:801:801))
        (PORT datad (1045:1045:1045) (1080:1080:1080))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2196:2196:2196))
        (PORT asdata (611:611:611) (638:638:638))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT ena (957:957:957) (962:962:962))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datad (307:307:307) (395:395:395))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2133w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (377:377:377))
        (PORT datab (1631:1631:1631) (1668:1668:1668))
        (PORT datac (260:260:260) (319:319:319))
        (PORT datad (259:259:259) (304:304:304))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_ld\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1577:1577:1577))
        (PORT datab (1422:1422:1422) (1481:1481:1481))
        (PORT datac (1746:1746:1746) (1822:1822:1822))
        (PORT datad (1231:1231:1231) (1339:1339:1339))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_ld\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_new_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT asdata (1122:1122:1122) (1160:1160:1160))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_read_nxt\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1158:1158:1158))
        (PORT datab (776:776:776) (847:847:847))
        (PORT datad (243:243:243) (274:274:274))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_retaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1421:1421:1421))
        (PORT datab (1341:1341:1341) (1371:1371:1371))
        (PORT datac (1827:1827:1827) (1846:1846:1846))
        (PORT datad (642:642:642) (631:631:631))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (787:787:787))
        (PORT datab (860:860:860) (917:917:917))
        (PORT datad (1334:1334:1334) (1379:1379:1379))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal101\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1209:1209:1209))
        (PORT datab (425:425:425) (449:449:449))
        (PORT datac (1386:1386:1386) (1439:1439:1439))
        (PORT datad (1755:1755:1755) (1814:1814:1814))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_rdctl_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1330:1330:1330))
        (PORT datac (776:776:776) (847:847:847))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2168:2168:2168))
        (PORT asdata (1412:1412:1412) (1448:1448:1448))
        (PORT ena (1775:1775:1775) (1760:1760:1760))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1072:1072:1072))
        (PORT datab (1123:1123:1123) (1162:1162:1162))
        (PORT datac (1395:1395:1395) (1441:1441:1441))
        (PORT datad (1741:1741:1741) (1741:1741:1741))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal132\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1278:1278:1278))
        (PORT datad (1873:1873:1873) (1882:1882:1882))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_jmp_direct\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1192:1192:1192))
        (PORT datab (1497:1497:1497) (1548:1548:1548))
        (PORT datac (1436:1436:1436) (1486:1486:1486))
        (PORT datad (1295:1295:1295) (1278:1278:1278))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_jmp_direct\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_retaddr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1209:1209:1209))
        (PORT datab (855:855:855) (920:920:920))
        (PORT datac (1388:1388:1388) (1428:1428:1428))
        (PORT datad (1331:1331:1331) (1376:1376:1376))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_break\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1703:1703:1703))
        (PORT datab (1311:1311:1311) (1305:1305:1305))
        (PORT datad (1747:1747:1747) (1805:1805:1805))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_exception\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1206:1206:1206))
        (PORT datab (854:854:854) (918:918:918))
        (PORT datac (1388:1388:1388) (1427:1427:1427))
        (PORT datad (1682:1682:1682) (1712:1712:1712))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1571:1571:1571))
        (PORT datab (1281:1281:1281) (1389:1389:1389))
        (PORT datac (1744:1744:1744) (1819:1819:1819))
        (PORT datad (1144:1144:1144) (1215:1215:1215))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_exception\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1487:1487:1487))
        (PORT datab (1482:1482:1482) (1547:1547:1547))
        (PORT datad (422:422:422) (432:432:432))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_exception\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (785:785:785))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (679:679:679) (688:688:688))
        (PORT datad (1333:1333:1333) (1378:1378:1378))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_retaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1429:1429:1429))
        (PORT datab (853:853:853) (917:917:917))
        (PORT datac (1387:1387:1387) (1426:1426:1426))
        (PORT datad (1682:1682:1682) (1712:1712:1712))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (790:790:790))
        (PORT datab (1712:1712:1712) (1749:1749:1749))
        (PORT datac (1303:1303:1303) (1343:1343:1343))
        (PORT datad (800:800:800) (868:868:868))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_exception\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (1383:1383:1383) (1421:1421:1421))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_implicit_dst_retaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1918:1918:1918) (1909:1909:1909))
        (PORT datab (1582:1582:1582) (1598:1598:1598))
        (PORT datac (1646:1646:1646) (1650:1650:1650))
        (PORT datad (261:261:261) (286:286:286))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_force_src2_zero\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (257:257:257) (292:292:292))
        (PORT datac (1350:1350:1350) (1340:1340:1340))
        (PORT datad (716:716:716) (740:740:740))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_retaddr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (398:398:398) (413:413:413))
        (PORT datac (218:218:218) (258:258:258))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_retaddr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1401:1401:1401))
        (PORT datab (1118:1118:1118) (1154:1154:1154))
        (PORT datac (1089:1089:1089) (1140:1140:1140))
        (PORT datad (707:707:707) (741:741:741))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1741:1741:1741))
        (PORT datab (1150:1150:1150) (1205:1205:1205))
        (PORT datac (1126:1126:1126) (1171:1171:1171))
        (PORT datad (785:785:785) (839:839:839))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|always1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1233:1233:1233))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (736:736:736) (742:742:742))
        (PORT datad (739:739:739) (758:758:758))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (426:426:426))
        (PORT datab (252:252:252) (296:296:296))
        (PORT datac (2544:2544:2544) (2630:2630:2630))
        (PORT datad (1170:1170:1170) (1182:1182:1182))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_logic_op_raw\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1491:1491:1491))
        (PORT datab (1382:1382:1382) (1425:1425:1425))
        (PORT datac (455:455:455) (473:473:473))
        (PORT datad (1448:1448:1448) (1501:1501:1501))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1573:1573:1573))
        (PORT datab (1280:1280:1280) (1387:1387:1387))
        (PORT datac (1744:1744:1744) (1820:1820:1820))
        (PORT datad (1145:1145:1145) (1217:1217:1217))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_alu_subtract\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (520:520:520))
        (PORT datab (1479:1479:1479) (1544:1544:1544))
        (PORT datac (381:381:381) (385:385:385))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1580:1580:1580))
        (PORT datab (1274:1274:1274) (1380:1380:1380))
        (PORT datac (1746:1746:1746) (1822:1822:1822))
        (PORT datad (1151:1151:1151) (1223:1223:1223))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_alu_force_xor\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (461:461:461))
        (PORT datab (1483:1483:1483) (1549:1549:1549))
        (PORT datac (666:666:666) (653:653:653))
        (PORT datad (435:435:435) (452:452:452))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1577:1577:1577))
        (PORT datab (1277:1277:1277) (1384:1384:1384))
        (PORT datac (1745:1745:1745) (1821:1821:1821))
        (PORT datad (1148:1148:1148) (1220:1220:1220))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1579:1579:1579))
        (PORT datab (1276:1276:1276) (1383:1383:1383))
        (PORT datac (1746:1746:1746) (1821:1821:1821))
        (PORT datad (1150:1150:1150) (1222:1222:1222))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_alu_force_xor\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (426:426:426))
        (PORT datab (1483:1483:1483) (1549:1549:1549))
        (PORT datac (378:378:378) (382:382:382))
        (PORT datad (421:421:421) (431:431:431))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_alu_force_xor\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1463:1463:1463))
        (PORT datac (809:809:809) (870:870:870))
        (PORT datad (1078:1078:1078) (1132:1132:1132))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_alu_force_xor\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (514:514:514))
        (PORT datac (967:967:967) (951:951:951))
        (PORT datad (939:939:939) (917:917:917))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_alu_force_xor\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1495:1495:1495))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_logic_op\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (875:875:875))
        (PORT datad (680:680:680) (673:673:673))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_logic_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_align_cycle_nxt\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1389:1389:1389) (1427:1427:1427))
        (PORT datad (948:948:948) (933:933:933))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_align_cycle\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_align_cycle_nxt\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (981:981:981))
        (PORT datab (1389:1389:1389) (1428:1428:1428))
        (PORT datad (270:270:270) (352:352:352))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_align_cycle\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT asdata (2265:2265:2265) (2187:2187:2187))
        (PORT clrn (2145:2145:2145) (2116:2116:2116))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1115:1115:1115) (1159:1159:1159))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2162:2162:2162))
        (PORT asdata (668:668:668) (749:749:749))
        (PORT ena (1791:1791:1791) (1798:1798:1798))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (739:739:739))
        (PORT datab (1124:1124:1124) (1163:1163:1163))
        (PORT datac (1396:1396:1396) (1442:1442:1442))
        (PORT datad (1743:1743:1743) (1742:1742:1742))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2162:2162:2162))
        (PORT asdata (871:871:871) (919:919:919))
        (PORT ena (1791:1791:1791) (1798:1798:1798))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1080:1080:1080))
        (PORT datab (1121:1121:1121) (1143:1143:1143))
        (PORT datac (769:769:769) (824:824:824))
        (PORT datad (1421:1421:1421) (1440:1440:1440))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1766:1766:1766) (1758:1758:1758))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_rshift8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (329:329:329))
        (PORT datad (307:307:307) (397:397:397))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|read_latency_shift_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (679:679:679))
        (PORT datab (1613:1613:1613) (1618:1618:1618))
        (PORT datac (2373:2373:2373) (2430:2430:2430))
        (PORT datad (1101:1101:1101) (1124:1124:1124))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1784:1784:1784))
        (PORT datab (510:510:510) (545:545:545))
        (PORT datac (1207:1207:1207) (1268:1268:1268))
        (PORT datad (882:882:882) (845:845:845))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT asdata (2084:2084:2084) (2089:2089:2089))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[31\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (465:465:465))
        (PORT datad (944:944:944) (969:969:969))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_demux_001\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (896:896:896))
        (PORT datac (771:771:771) (819:819:819))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2106w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (369:369:369))
        (PORT datab (1625:1625:1625) (1660:1660:1660))
        (PORT datac (252:252:252) (310:310:310))
        (PORT datad (257:257:257) (303:303:303))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2195:2195:2195))
        (PORT asdata (1929:1929:1929) (1861:1861:1861))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1468:1468:1468))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (909:909:909))
        (PORT datab (1937:1937:1937) (1987:1987:1987))
        (PORT datac (1484:1484:1484) (1543:1543:1543))
        (PORT datad (1023:1023:1023) (1047:1047:1047))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator\|av_readdata_pre\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT asdata (2432:2432:2432) (2456:2456:2456))
        (PORT clrn (2151:2151:2151) (2119:2119:2119))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1353:1353:1353) (1370:1370:1370))
        (PORT datad (821:821:821) (870:870:870))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2384:2384:2384) (2415:2415:2415))
        (PORT datac (1871:1871:1871) (1936:1936:1936))
        (PORT datad (1742:1742:1742) (1796:1796:1796))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2384:2384:2384) (2414:2414:2414))
        (PORT datac (1869:1869:1869) (1935:1935:1935))
        (PORT datad (1746:1746:1746) (1800:1800:1800))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[24\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1268:1268:1268) (1215:1215:1215))
        (PORT datac (953:953:953) (923:923:923))
        (PORT datad (258:258:258) (284:284:284))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (574:574:574))
        (PORT datab (326:326:326) (417:417:417))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (349:349:349))
        (PORT datab (1098:1098:1098) (1186:1186:1186))
        (PORT datac (1372:1372:1372) (1427:1427:1427))
        (PORT datad (1112:1112:1112) (1163:1163:1163))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator_avalon_universal_master_0_agent\|cp_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (475:475:475))
        (PORT datab (315:315:315) (402:402:402))
        (PORT datac (274:274:274) (353:353:353))
        (PORT datad (284:284:284) (361:361:361))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|wait_latency_counter\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (309:309:309))
        (PORT datab (1225:1225:1225) (1274:1274:1274))
        (PORT datac (2835:2835:2835) (2923:2923:2923))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|wait_latency_counter\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (297:297:297))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|wait_latency_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (295:295:295))
        (PORT datab (309:309:309) (401:401:401))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|wait_latency_counter\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (309:309:309))
        (PORT datab (306:306:306) (399:399:399))
        (PORT datac (234:234:234) (269:269:269))
        (PORT datad (282:282:282) (366:366:366))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (729:729:729))
        (PORT datab (687:687:687) (671:671:671))
        (PORT datac (2834:2834:2834) (2921:2921:2921))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (574:574:574))
        (PORT datab (295:295:295) (383:383:383))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator_avalon_universal_slave_0_agent\|m0_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (731:731:731))
        (PORT datab (764:764:764) (762:762:762))
        (PORT datad (291:291:291) (373:373:373))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_l_wr_strobe\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (308:308:308))
        (PORT datab (305:305:305) (397:397:397))
        (PORT datac (234:234:234) (268:268:268))
        (PORT datad (281:281:281) (364:364:364))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_h_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1782:1782:1782) (1851:1851:1851))
        (PORT datab (2384:2384:2384) (2415:2415:2415))
        (PORT datac (1870:1870:1870) (1935:1935:1935))
        (PORT datad (1276:1276:1276) (1289:1289:1289))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT asdata (1976:1976:1976) (1979:1979:1979))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (PORT ena (1095:1095:1095) (1065:1065:1065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_l_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1832:1832:1832) (1873:1873:1873))
        (PORT datab (1485:1485:1485) (1525:1525:1525))
        (PORT datac (2200:2200:2200) (2248:2248:2248))
        (PORT datad (1314:1314:1314) (1319:1319:1319))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT asdata (1797:1797:1797) (1834:1834:1834))
        (PORT clrn (2144:2144:2144) (2113:2113:2113))
        (PORT ena (1991:1991:1991) (1922:1922:1922))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[8\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (383:383:383))
        (PORT datab (308:308:308) (370:370:370))
        (PORT datad (1125:1125:1125) (1167:1167:1167))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (388:388:388))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1851:1851:1851) (1858:1858:1858))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1639:1639:1639) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[8\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[9\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2163w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (371:371:371))
        (PORT datab (1626:1626:1626) (1661:1661:1661))
        (PORT datac (253:253:253) (311:311:311))
        (PORT datad (257:257:257) (303:303:303))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1624:1624:1624))
        (PORT datad (1075:1075:1075) (1123:1123:1123))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (909:909:909))
        (PORT datab (1730:1730:1730) (1736:1736:1736))
        (PORT datac (1484:1484:1484) (1543:1543:1543))
        (PORT datad (1028:1028:1028) (1107:1107:1107))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (912:912:912))
        (PORT datab (1088:1088:1088) (1172:1172:1172))
        (PORT datac (1484:1484:1484) (1543:1543:1543))
        (PORT datad (1023:1023:1023) (1107:1107:1107))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1518:1518:1518) (1531:1531:1531))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1083:1083:1083))
        (PORT datab (344:344:344) (445:445:445))
        (PORT datac (1330:1330:1330) (1315:1315:1315))
        (PORT datad (805:805:805) (826:826:826))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|jtag_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (777:777:777) (775:775:775))
        (PORT datad (805:805:805) (826:826:826))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|jtag_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|jtag_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (815:815:815))
        (PORT datad (803:803:803) (824:824:824))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (718:718:718) (771:771:771))
        (PORT datad (1573:1573:1573) (1572:1572:1572))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[9\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (778:778:778) (833:833:833))
        (PORT datac (1429:1429:1429) (1475:1475:1475))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (388:388:388))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_l_register\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2389:2389:2389) (2455:2455:2455))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (417:417:417))
        (PORT datab (343:343:343) (446:446:446))
        (PORT datad (370:370:370) (376:376:376))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|Equal3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (351:351:351))
        (PORT datab (1096:1096:1096) (1183:1183:1183))
        (PORT datac (1367:1367:1367) (1422:1422:1422))
        (PORT datad (1112:1112:1112) (1163:1163:1163))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (554:554:554))
        (PORT datab (312:312:312) (407:407:407))
        (PORT datac (682:682:682) (686:686:686))
        (PORT datad (411:411:411) (420:420:420))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2812:2812:2812) (2899:2899:2899))
        (PORT datab (470:470:470) (496:496:496))
        (PORT datac (212:212:212) (248:248:248))
        (PORT datad (671:671:671) (662:662:662))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2207:2207:2207) (2210:2210:2210))
        (PORT datab (487:487:487) (537:537:537))
        (PORT datad (377:377:377) (383:383:383))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent\|m0_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1236:1236:1236))
        (PORT datab (827:827:827) (857:857:857))
        (PORT datac (734:734:734) (740:740:740))
        (PORT datad (738:738:738) (757:757:757))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1161:1161:1161))
        (PORT datab (456:456:456) (462:462:462))
        (PORT datac (2636:2636:2636) (2681:2681:2681))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (408:408:408))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_l_wr_strobe\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (553:553:553))
        (PORT datab (311:311:311) (406:406:406))
        (PORT datac (680:680:680) (685:685:685))
        (PORT datad (411:411:411) (419:419:419))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_l_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1560:1560:1560))
        (PORT datab (2115:2115:2115) (2136:2136:2136))
        (PORT datac (1326:1326:1326) (1349:1349:1349))
        (PORT datad (966:966:966) (958:958:958))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1393:1393:1393) (1342:1342:1342))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|force_reload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1558:1558:1558))
        (PORT datab (2117:2117:2117) (2138:2138:2138))
        (PORT datad (964:964:964) (956:956:956))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|force_reload\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1365:1365:1365))
        (PORT datab (1350:1350:1350) (1368:1368:1368))
        (PORT datac (1079:1079:1079) (1125:1125:1125))
        (PORT datad (1084:1084:1084) (1129:1129:1129))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (855:855:855))
        (PORT datab (802:802:802) (860:860:860))
        (PORT datac (753:753:753) (798:798:798))
        (PORT datad (776:776:776) (819:819:819))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[11\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[12\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT asdata (1832:1832:1832) (1912:1912:1912))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1773:1773:1773) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT asdata (1778:1778:1778) (1731:1731:1731))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|control_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1560:1560:1560))
        (PORT datab (2116:2116:2116) (2137:2137:2137))
        (PORT datac (1326:1326:1326) (1348:1348:1348))
        (PORT datad (965:965:965) (958:958:958))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|control_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT asdata (1855:1855:1855) (1885:1885:1885))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT ena (961:961:961) (962:962:962))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_is_running\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (401:401:401))
        (PORT datab (305:305:305) (396:396:396))
        (PORT datac (253:253:253) (333:333:333))
        (PORT datad (990:990:990) (973:973:973))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_is_running\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1652:1652:1652))
        (PORT datab (244:244:244) (281:281:281))
        (PORT datac (1344:1344:1344) (1364:1364:1364))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_is_running\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (390:390:390))
        (PORT datad (272:272:272) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1106:1106:1106) (1118:1118:1118))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[13\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT asdata (1752:1752:1752) (1758:1758:1758))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1773:1773:1773) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1083:1083:1083) (1100:1100:1100))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[14\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_l_register\[14\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1289:1289:1289) (1287:1287:1287))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1773:1773:1773) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1083:1083:1083) (1106:1106:1106))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[15\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_l_register\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1367:1367:1367) (1374:1374:1374))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1393:1393:1393) (1342:1342:1342))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1493:1493:1493) (1508:1508:1508))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1794:1794:1794))
        (PORT datab (1559:1559:1559) (1598:1598:1598))
        (PORT datac (802:802:802) (848:848:848))
        (PORT datad (774:774:774) (825:825:825))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (904:904:904))
        (PORT datab (798:798:798) (857:857:857))
        (PORT datac (749:749:749) (795:795:795))
        (PORT datad (763:763:763) (811:811:811))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1018:1018:1018))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (202:202:202) (232:232:232))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[16\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_h_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1563:1563:1563))
        (PORT datab (2114:2114:2114) (2135:2135:2135))
        (PORT datac (1328:1328:1328) (1351:1351:1351))
        (PORT datad (967:967:967) (960:960:960))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT asdata (2798:2798:2798) (2860:2860:2860))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1777:1777:1777) (1742:1742:1742))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1107:1107:1107) (1129:1129:1129))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[17\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT asdata (2098:2098:2098) (2118:2118:2118))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1777:1777:1777) (1742:1742:1742))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1074:1074:1074) (1102:1102:1102))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[18\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT asdata (1938:1938:1938) (1919:1919:1919))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1777:1777:1777) (1742:1742:1742))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1080:1080:1080) (1105:1105:1105))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[19\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT asdata (1801:1801:1801) (1817:1817:1817))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1777:1777:1777) (1742:1742:1742))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1129:1129:1129) (1151:1151:1151))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[20\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT asdata (2239:2239:2239) (2162:2162:2162))
        (PORT clrn (2145:2145:2145) (2116:2116:2116))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT asdata (2150:2150:2150) (2163:2163:2163))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1777:1777:1777) (1742:1742:1742))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1515:1515:1515) (1505:1505:1505))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[21\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT asdata (1614:1614:1614) (1568:1568:1568))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT asdata (1734:1734:1734) (1730:1730:1730))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1833:1833:1833) (1800:1800:1800))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1386:1386:1386) (1410:1410:1410))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[22\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT asdata (1668:1668:1668) (1610:1610:1610))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT asdata (2019:2019:2019) (2002:2002:2002))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1777:1777:1777) (1742:1742:1742))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1084:1084:1084) (1101:1101:1101))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[23\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT asdata (1779:1779:1779) (1793:1793:1793))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1777:1777:1777) (1742:1742:1742))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1051:1051:1051) (1074:1074:1074))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[24\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT asdata (1391:1391:1391) (1407:1407:1407))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1833:1833:1833) (1800:1800:1800))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2037:2037:2037) (2050:2050:2050))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[25\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT asdata (1963:1963:1963) (1947:1947:1947))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1833:1833:1833) (1800:1800:1800))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1156:1156:1156) (1201:1201:1201))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[26\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT asdata (1427:1427:1427) (1433:1433:1433))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1833:1833:1833) (1800:1800:1800))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1057:1057:1057) (1084:1084:1084))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[27\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT asdata (2875:2875:2875) (2826:2826:2826))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1833:1833:1833) (1800:1800:1800))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1385:1385:1385) (1393:1393:1393))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|Equal0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1443:1443:1443))
        (PORT datab (1124:1124:1124) (1170:1170:1170))
        (PORT datac (1104:1104:1104) (1152:1152:1152))
        (PORT datad (1732:1732:1732) (1748:1748:1748))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[28\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT asdata (1830:1830:1830) (1910:1910:1910))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1833:1833:1833) (1800:1800:1800))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1776:1776:1776) (1787:1787:1787))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[29\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT asdata (1750:1750:1750) (1755:1755:1755))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1833:1833:1833) (1800:1800:1800))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1195:1195:1195) (1237:1237:1237))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[30\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT asdata (1695:1695:1695) (1688:1688:1688))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1833:1833:1833) (1800:1800:1800))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1421:1421:1421) (1439:1439:1439))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[31\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_h_register\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT asdata (1776:1776:1776) (1779:1779:1779))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1777:1777:1777) (1742:1742:1742))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1057:1057:1057) (1093:1093:1093))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1426:1426:1426) (1470:1470:1470))
        (PORT ena (1397:1397:1397) (1352:1352:1352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|Equal0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1130:1130:1130))
        (PORT datab (1412:1412:1412) (1432:1432:1432))
        (PORT datac (1094:1094:1094) (1126:1126:1126))
        (PORT datad (1113:1113:1113) (1153:1153:1153))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (886:886:886))
        (PORT datab (862:862:862) (907:907:907))
        (PORT datac (817:817:817) (867:867:867))
        (PORT datad (811:811:811) (855:855:855))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1222:1222:1222))
        (PORT datac (1514:1514:1514) (1558:1558:1558))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (734:734:734))
        (PORT datab (1417:1417:1417) (1447:1447:1447))
        (PORT datac (783:783:783) (824:824:824))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|Equal0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (402:402:402))
        (PORT datac (747:747:747) (752:752:752))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1743:1743:1743) (1749:1749:1749))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[1\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_l_register\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1462:1462:1462) (1499:1499:1499))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1393:1393:1393) (1342:1342:1342))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1152:1152:1152) (1187:1187:1187))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[2\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_l_register\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1529:1529:1529) (1515:1515:1515))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1393:1393:1393) (1342:1342:1342))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1161:1161:1161) (1194:1194:1194))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_l_register\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1393:1393:1393) (1414:1414:1414))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1393:1393:1393) (1342:1342:1342))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1406:1406:1406) (1426:1426:1426))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[4\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT asdata (2148:2148:2148) (2160:2160:2160))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1393:1393:1393) (1342:1342:1342))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1711:1711:1711) (1720:1720:1720))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[5\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT asdata (1733:1733:1733) (1730:1730:1730))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1773:1773:1773) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (884:884:884) (927:927:927))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[6\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_l_register\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1612:1612:1612) (1600:1600:1600))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1393:1393:1393) (1342:1342:1342))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1409:1409:1409) (1424:1424:1424))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[7\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT asdata (1779:1779:1779) (1792:1792:1792))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1393:1393:1393) (1342:1342:1342))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1714:1714:1714) (1739:1739:1739))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[8\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_l_register\[8\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (983:983:983) (1005:1005:1005))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1773:1773:1773) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (868:868:868) (917:917:917))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[9\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_l_register\[9\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1551:1551:1551) (1539:1539:1539))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1773:1773:1773) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (845:845:845) (896:896:896))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|internal_counter\[10\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_l_register\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1045:1045:1045) (1061:1061:1061))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1773:1773:1773) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (858:858:858) (902:902:902))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|period_l_register\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1920:1920:1920) (1913:1913:1913))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|period_l_register\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT ena (1773:1773:1773) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|internal_counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (879:879:879) (923:923:923))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sload (1734:1734:1734) (1776:1776:1776))
        (PORT ena (1964:1964:1964) (1889:1889:1889))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|snap_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1558:1558:1558))
        (PORT datab (2117:2117:2117) (2137:2137:2137))
        (PORT datad (964:964:964) (957:957:957))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT asdata (1198:1198:1198) (1251:1251:1251))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (PORT ena (1440:1440:1440) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (2148:2148:2148))
        (PORT datab (1731:1731:1731) (1744:1744:1744))
        (PORT datad (2100:2100:2100) (2110:2110:2110))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT asdata (1524:1524:1524) (1556:1556:1556))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (PORT ena (1440:1440:1440) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[11\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2332:2332:2332) (2307:2307:2307))
        (PORT datab (1780:1780:1780) (1830:1830:1830))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[11\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (674:674:674) (676:676:676))
        (PORT datad (2281:2281:2281) (2222:2222:2222))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT asdata (1664:1664:1664) (1686:1686:1686))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[11\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1130:1130:1130))
        (PORT datab (1947:1947:1947) (1949:1949:1949))
        (PORT datad (810:810:810) (855:855:855))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (1953:1953:1953))
        (PORT datab (1105:1105:1105) (1157:1157:1157))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|snap_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1697:1697:1697))
        (PORT datab (1591:1591:1591) (1665:1665:1665))
        (PORT datad (2075:2075:2075) (2118:2118:2118))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT asdata (1231:1231:1231) (1262:1262:1262))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (PORT ena (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1645:1645:1645))
        (PORT datab (1812:1812:1812) (1868:1868:1868))
        (PORT datad (2306:2306:2306) (2300:2300:2300))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1712:1712:1712) (1770:1770:1770))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2144:2144:2144) (2113:2113:2113))
        (PORT ena (1991:1991:1991) (1922:1922:1922))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT asdata (2028:2028:2028) (2054:2054:2054))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (PORT ena (1095:1095:1095) (1065:1065:1065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[11\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (377:377:377))
        (PORT datab (809:809:809) (873:873:873))
        (PORT datad (276:276:276) (329:329:329))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[23\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[24\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|force_reload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2251:2251:2251) (2293:2293:2293))
        (PORT datab (1486:1486:1486) (1526:1526:1526))
        (PORT datac (1260:1260:1260) (1285:1285:1285))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|force_reload\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|control_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1833:1833:1833) (1874:1874:1874))
        (PORT datab (1486:1486:1486) (1526:1526:1526))
        (PORT datac (2200:2200:2200) (2249:2249:2249))
        (PORT datad (1314:1314:1314) (1319:1319:1319))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|control_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT asdata (1710:1710:1710) (1724:1724:1724))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (PORT ena (961:961:961) (960:960:960))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_is_running\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (401:401:401))
        (PORT datab (303:303:303) (392:392:392))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (638:638:638) (627:627:627))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_is_running\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1836:1836:1836) (1833:1833:1833))
        (PORT datac (1261:1261:1261) (1288:1288:1288))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_is_running\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (398:398:398))
        (PORT datad (272:272:272) (351:351:351))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (870:870:870) (921:921:921))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[25\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT asdata (1774:1774:1774) (1802:1802:1802))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (PORT ena (1095:1095:1095) (1065:1065:1065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (870:870:870) (918:918:918))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[26\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT asdata (2659:2659:2659) (2679:2679:2679))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (PORT ena (1095:1095:1095) (1065:1065:1065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1055:1055:1055) (1081:1081:1081))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[27\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (870:870:870) (919:919:919))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (748:748:748) (789:789:789))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (PORT ena (1764:1764:1764) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[11\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (740:740:740))
        (PORT datab (406:406:406) (421:421:421))
        (PORT datac (1648:1648:1648) (1606:1606:1606))
        (PORT datad (745:745:745) (787:787:787))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT asdata (1132:1132:1132) (1166:1166:1166))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1089:1089:1089))
        (PORT datad (1302:1302:1302) (1314:1314:1314))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[7\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1265:1265:1265))
        (PORT datab (732:732:732) (767:767:767))
        (PORT datac (1516:1516:1516) (1452:1452:1452))
        (PORT datad (1464:1464:1464) (1490:1490:1490))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[12\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (394:394:394))
        (PORT datab (1689:1689:1689) (1694:1694:1694))
        (PORT datac (1056:1056:1056) (1079:1079:1079))
        (PORT datad (284:284:284) (326:326:326))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1107:1107:1107) (1160:1160:1160))
        (PORT datad (1304:1304:1304) (1316:1316:1316))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[11\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1159:1159:1159))
        (PORT datab (829:829:829) (872:872:872))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1333:1333:1333) (1338:1338:1338))
        (PORT datad (1072:1072:1072) (1116:1116:1116))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1305:1305:1305))
        (PORT datab (347:347:347) (453:453:453))
        (PORT datad (318:318:318) (405:405:405))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[12\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1075:1075:1075))
        (PORT datab (1409:1409:1409) (1443:1443:1443))
        (PORT datad (1545:1545:1545) (1481:1481:1481))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (528:528:528))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1528:1528:1528) (1552:1552:1552))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (754:754:754) (801:801:801))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1809:1809:1809) (1791:1791:1791))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1183:1183:1183))
        (PORT datab (1096:1096:1096) (1096:1096:1096))
        (PORT datac (771:771:771) (773:773:773))
        (PORT datad (778:778:778) (825:825:825))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1695:1695:1695) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1104:1104:1104) (1156:1156:1156))
        (PORT datad (1338:1338:1338) (1346:1346:1346))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[13\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (PORT datac (776:776:776) (829:829:829))
        (PORT datad (759:759:759) (803:803:803))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1076:1076:1076))
        (PORT datab (561:561:561) (650:650:650))
        (PORT datac (796:796:796) (827:827:827))
        (PORT datad (1020:1020:1020) (996:996:996))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1459:1459:1459) (1433:1433:1433))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1736:1736:1736))
        (PORT datac (1112:1112:1112) (1156:1156:1156))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[14\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (558:558:558))
        (PORT datab (1432:1432:1432) (1477:1477:1477))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1339:1339:1339))
        (PORT datad (289:289:289) (365:365:365))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[15\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (1360:1360:1360) (1392:1392:1392))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1363:1363:1363))
        (PORT datab (265:265:265) (303:303:303))
        (PORT datac (2518:2518:2518) (2617:2617:2617))
        (PORT datad (787:787:787) (841:841:841))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|Equal5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (PORT datac (275:275:275) (355:355:355))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|Equal5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1233:1233:1233))
        (PORT datab (1129:1129:1129) (1132:1132:1132))
        (PORT datac (737:737:737) (743:743:743))
        (PORT datad (740:740:740) (759:759:759))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|av_waitrequest\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (314:314:314))
        (PORT datab (755:755:755) (794:794:794))
        (PORT datad (897:897:897) (936:936:936))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|av_waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (312:312:312))
        (PORT datab (837:837:837) (889:889:889))
        (PORT datac (269:269:269) (357:357:357))
        (PORT datad (1125:1125:1125) (1171:1171:1171))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (558:558:558))
        (PORT datab (322:322:322) (411:411:411))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1235:1235:1235))
        (PORT datab (754:754:754) (793:793:793))
        (PORT datac (268:268:268) (355:355:355))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|av_waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (788:788:788))
        (PORT datab (1129:1129:1129) (1132:1132:1132))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (740:740:740) (760:760:760))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|fifo_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1480:1480:1480))
        (PORT datab (1716:1716:1716) (1694:1694:1694))
        (PORT datac (1352:1352:1352) (1327:1327:1327))
        (PORT datad (1428:1428:1428) (1468:1468:1468))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|fifo_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1738:1738:1738) (1757:1757:1757))
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|rst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|rst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2112:2112:2112) (2081:2081:2081))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (745:745:745) (779:779:779))
        (PORT datad (727:727:727) (758:758:758))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4269:4269:4269) (4281:4281:4281))
        (PORT datac (767:767:767) (815:815:815))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (304:304:304))
        (PORT datab (565:565:565) (659:659:659))
        (PORT datac (989:989:989) (990:990:990))
        (PORT datad (1013:1013:1013) (1020:1020:1020))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (776:776:776) (805:805:805))
        (PORT datac (5158:5158:5158) (5140:5140:5140))
        (PORT datad (1014:1014:1014) (1022:1022:1022))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (663:663:663))
        (PORT datab (476:476:476) (543:543:543))
        (PORT datac (263:263:263) (347:347:347))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1470:1470:1470) (1393:1393:1393))
        (PORT ena (1617:1617:1617) (1558:1558:1558))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1377:1377:1377))
        (PORT datab (1045:1045:1045) (1060:1060:1060))
        (PORT datac (989:989:989) (989:989:989))
        (PORT datad (798:798:798) (841:841:841))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1046:1046:1046) (1061:1061:1061))
        (PORT datac (855:855:855) (933:933:933))
        (PORT datad (1310:1310:1310) (1330:1330:1330))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[2\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2123:2123:2123))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1510:1510:1510) (1555:1555:1555))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (693:693:693) (732:732:732))
        (PORT datac (1001:1001:1001) (1039:1039:1039))
        (PORT datad (1689:1689:1689) (1735:1735:1735))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1370:1370:1370) (1419:1419:1419))
        (PORT datac (660:660:660) (697:697:697))
        (PORT datad (1691:1691:1691) (1737:1737:1737))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5129:5129:5129) (5113:5113:5113))
        (PORT datad (829:829:829) (907:907:907))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (694:694:694) (694:694:694))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|state\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1699:1699:1699) (1735:1735:1735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5132:5132:5132) (5116:5116:5116))
        (PORT datad (1029:1029:1029) (1053:1053:1053))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (833:833:833) (913:913:913))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1254:1254:1254))
        (PORT datab (1152:1152:1152) (1206:1206:1206))
        (PORT datac (1332:1332:1332) (1387:1387:1387))
        (PORT datad (1689:1689:1689) (1735:1735:1735))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (824:824:824) (902:902:902))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datad (819:819:819) (896:896:896))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (819:819:819) (895:895:895))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (825:825:825) (903:903:903))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (833:833:833) (912:912:912))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (371:371:371))
        (PORT datad (829:829:829) (908:908:908))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (412:412:412))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datac (751:751:751) (807:807:807))
        (PORT datad (821:821:821) (899:899:899))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (428:428:428))
        (PORT datad (827:827:827) (906:906:906))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (385:385:385))
        (PORT datad (832:832:832) (911:911:911))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1090:1090:1090))
        (PORT datab (1057:1057:1057) (1097:1097:1097))
        (PORT datac (493:493:493) (546:546:546))
        (PORT datad (725:725:725) (777:777:777))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1387:1387:1387) (1404:1404:1404))
        (PORT ena (1338:1338:1338) (1301:1301:1301))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|read1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|read1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2114:2114:2114) (2083:2083:2083))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|read2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|read2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2114:2114:2114) (2083:2083:2083))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|r_val\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|r_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (754:754:754))
        (PORT datac (275:275:275) (355:355:355))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2084:2084:2084))
        (PORT ena (2145:2145:2145) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2084:2084:2084))
        (PORT ena (2145:2145:2145) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2084:2084:2084))
        (PORT ena (2145:2145:2145) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2084:2084:2084))
        (PORT ena (2145:2145:2145) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2084:2084:2084))
        (PORT ena (2145:2145:2145) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2084:2084:2084))
        (PORT ena (2145:2145:2145) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2084:2084:2084))
        (PORT ena (2025:2025:2025) (1971:1971:1971))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2084:2084:2084))
        (PORT ena (2025:2025:2025) (1971:1971:1971))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2084:2084:2084))
        (PORT ena (2025:2025:2025) (1971:1971:1971))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2084:2084:2084))
        (PORT ena (2025:2025:2025) (1971:1971:1971))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2084:2084:2084))
        (PORT ena (2025:2025:2025) (1971:1971:1971))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2113:2113:2113) (2084:2084:2084))
        (PORT ena (2025:2025:2025) (1971:1971:1971))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (3021:3021:3021))
        (PORT d[1] (1211:1211:1211) (1232:1232:1232))
        (PORT d[2] (1953:1953:1953) (1934:1934:1934))
        (PORT d[3] (1791:1791:1791) (1790:1790:1790))
        (PORT d[4] (1824:1824:1824) (1838:1838:1838))
        (PORT d[5] (2136:2136:2136) (2135:2135:2135))
        (PORT d[6] (2100:2100:2100) (2098:2098:2098))
        (PORT d[7] (1688:1688:1688) (1686:1686:1686))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (1066:1066:1066))
        (PORT d[1] (1453:1453:1453) (1479:1479:1479))
        (PORT d[2] (829:829:829) (879:879:879))
        (PORT d[3] (1142:1142:1142) (1175:1175:1175))
        (PORT d[4] (861:861:861) (902:902:902))
        (PORT d[5] (849:849:849) (892:892:892))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1736:1736:1736))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (2398:2398:2398) (2367:2367:2367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (856:856:856) (897:897:897))
        (PORT d[1] (884:884:884) (929:929:929))
        (PORT d[2] (822:822:822) (867:867:867))
        (PORT d[3] (891:891:891) (937:937:937))
        (PORT d[4] (1145:1145:1145) (1176:1176:1176))
        (PORT d[5] (1280:1280:1280) (1261:1261:1261))
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (PORT ena (2526:2526:2526) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (PORT d[0] (2526:2526:2526) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2476:2476:2476))
        (PORT ena (1850:1850:1850) (1768:1768:1768))
        (PORT aclr (2393:2393:2393) (2414:2414:2414))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
        (IOPATH (posedge aclr) q (391:391:391) (391:391:391))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (SETUP ena (posedge clk) (58:58:58))
      (SETUP aclr (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
      (HOLD aclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (427:427:427))
        (PORT datab (1066:1066:1066) (1058:1058:1058))
        (PORT datac (278:278:278) (359:359:359))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT sclr (1478:1478:1478) (1452:1452:1452))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|read_req\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2115:2115:2115))
        (PORT asdata (882:882:882) (931:931:931))
        (PORT clrn (1387:1387:1387) (1404:1404:1404))
        (PORT ena (1338:1338:1338) (1301:1301:1301))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (962:962:962))
        (PORT datab (295:295:295) (383:383:383))
        (PORT datac (749:749:749) (804:804:804))
        (PORT datad (724:724:724) (721:721:721))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2133:2133:2133))
        (PORT asdata (854:854:854) (906:906:906))
        (PORT clrn (2119:2119:2119) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (585:585:585))
        (PORT datab (525:525:525) (571:571:571))
        (PORT datac (1025:1025:1025) (1063:1063:1063))
        (PORT datad (506:506:506) (558:558:558))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|write_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT asdata (1446:1446:1446) (1462:1462:1462))
        (PORT clrn (1459:1459:1459) (1514:1514:1514))
        (PORT ena (1434:1434:1434) (1409:1409:1409))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|t_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (749:749:749))
        (PORT datab (333:333:333) (430:430:430))
        (PORT datad (455:455:455) (505:505:505))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|write\~1\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1088:1088:1088))
        (PORT datab (521:521:521) (567:567:567))
        (PORT datac (1036:1036:1036) (1065:1065:1065))
        (PORT datad (727:727:727) (780:780:780))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1432:1432:1432) (1458:1458:1458))
        (PORT ena (1439:1439:1439) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|write1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|write1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2125:2125:2125) (2094:2094:2094))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|write2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT asdata (1145:1145:1145) (1180:1180:1180))
        (PORT clrn (2127:2127:2127) (2096:2096:2096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|t_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (738:738:738) (778:778:778))
        (PORT datad (758:758:758) (805:805:805))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|t_ena\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2127:2127:2127) (2096:2096:2096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|wr_rfifo\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (430:430:430))
        (PORT datac (727:727:727) (779:779:779))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (842:842:842))
        (PORT datab (324:324:324) (416:416:416))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (339:339:339))
        (PORT datac (298:298:298) (393:393:393))
        (PORT datad (706:706:706) (744:744:744))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2121:2121:2121) (2092:2092:2092))
        (PORT ena (1420:1420:1420) (1381:1381:1381))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (843:843:843))
        (PORT datab (758:758:758) (799:799:799))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2121:2121:2121) (2092:2092:2092))
        (PORT ena (1420:1420:1420) (1381:1381:1381))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (844:844:844))
        (PORT datab (339:339:339) (425:425:425))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2121:2121:2121) (2092:2092:2092))
        (PORT ena (1420:1420:1420) (1381:1381:1381))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (844:844:844))
        (PORT datab (486:486:486) (550:550:550))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2121:2121:2121) (2092:2092:2092))
        (PORT ena (1420:1420:1420) (1381:1381:1381))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (772:772:772))
        (PORT datab (491:491:491) (553:553:553))
        (PORT datac (503:503:503) (561:561:561))
        (PORT datad (477:477:477) (525:525:525))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (845:845:845))
        (PORT datab (338:338:338) (424:424:424))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2121:2121:2121) (2092:2092:2092))
        (PORT ena (1420:1420:1420) (1381:1381:1381))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2121:2121:2121) (2092:2092:2092))
        (PORT ena (1420:1420:1420) (1381:1381:1381))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (748:748:748))
        (PORT datab (812:812:812) (868:868:868))
        (PORT datac (404:404:404) (411:411:411))
        (PORT datad (1071:1071:1071) (1081:1081:1081))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (433:433:433))
        (PORT datac (729:729:729) (781:781:781))
        (PORT datad (460:460:460) (520:520:520))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (299:299:299) (339:339:339))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2127:2127:2127) (2096:2096:2096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|fifo_rd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1719:1719:1719) (1705:1705:1705))
        (PORT datab (2403:2403:2403) (2412:2412:2412))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (1605:1605:1605) (1573:1573:1573))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (835:835:835))
        (PORT datab (491:491:491) (554:554:554))
        (PORT datac (806:806:806) (853:853:853))
        (PORT datad (491:491:491) (532:532:532))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1117:1117:1117))
        (PORT datab (548:548:548) (594:594:594))
        (PORT datac (505:505:505) (564:564:564))
        (PORT datad (454:454:454) (507:507:507))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (500:500:500))
        (PORT datab (706:706:706) (707:707:707))
        (PORT datad (372:372:372) (378:378:378))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2127:2127:2127) (2096:2096:2096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT asdata (1135:1135:1135) (1183:1183:1183))
        (PORT clrn (2127:2127:2127) (2096:2096:2096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (505:505:505))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1459:1459:1459) (1514:1514:1514))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (534:534:534))
        (PORT datab (5470:5470:5470) (5479:5479:5479))
        (PORT datad (785:785:785) (829:829:829))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|write_stalled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1459:1459:1459) (1514:1514:1514))
        (PORT ena (1434:1434:1434) (1409:1409:1409))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (425:425:425))
        (PORT datac (1037:1037:1037) (1032:1032:1032))
        (PORT datad (294:294:294) (377:377:377))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT sclr (1478:1478:1478) (1452:1452:1452))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1180:1180:1180))
        (PORT datab (1386:1386:1386) (1408:1408:1408))
        (PORT datac (1042:1042:1042) (1031:1031:1031))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (792:792:792))
        (PORT datab (869:869:869) (960:960:960))
        (PORT datac (830:830:830) (895:895:895))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1479:1479:1479) (1509:1509:1509))
        (PORT ena (1653:1653:1653) (1588:1588:1588))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (1094:1094:1094) (1138:1138:1138))
        (PORT datad (1038:1038:1038) (1031:1031:1031))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (795:795:795))
        (PORT datab (867:867:867) (958:958:958))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1081:1081:1081) (1114:1114:1114))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1479:1479:1479) (1509:1509:1509))
        (PORT ena (1653:1653:1653) (1588:1588:1588))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1054:1054:1054))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (1095:1095:1095) (1139:1139:1139))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (794:794:794))
        (PORT datab (868:868:868) (959:959:959))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1081:1081:1081) (1114:1114:1114))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1479:1479:1479) (1509:1509:1509))
        (PORT ena (1653:1653:1653) (1588:1588:1588))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (390:390:390))
        (PORT datac (1090:1090:1090) (1134:1134:1134))
        (PORT datad (1071:1071:1071) (1065:1065:1065))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (793:793:793))
        (PORT datab (868:868:868) (960:960:960))
        (PORT datac (828:828:828) (893:893:893))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1479:1479:1479) (1509:1509:1509))
        (PORT ena (1653:1653:1653) (1588:1588:1588))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (381:381:381))
        (PORT datac (1086:1086:1086) (1129:1129:1129))
        (PORT datad (1034:1034:1034) (1026:1026:1026))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (789:789:789))
        (PORT datab (870:870:870) (962:962:962))
        (PORT datac (833:833:833) (899:899:899))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1479:1479:1479) (1509:1509:1509))
        (PORT ena (1653:1653:1653) (1588:1588:1588))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datac (1096:1096:1096) (1141:1141:1141))
        (PORT datad (1034:1034:1034) (1026:1026:1026))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (788:788:788))
        (PORT datab (871:871:871) (962:962:962))
        (PORT datac (834:834:834) (900:900:900))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1479:1479:1479) (1509:1509:1509))
        (PORT ena (1653:1653:1653) (1588:1588:1588))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (873:873:873))
        (PORT datac (1092:1092:1092) (1136:1136:1136))
        (PORT datad (432:432:432) (483:483:483))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (788:788:788))
        (PORT datab (870:870:870) (962:962:962))
        (PORT datac (834:834:834) (899:899:899))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1479:1479:1479) (1509:1509:1509))
        (PORT ena (1653:1653:1653) (1588:1588:1588))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (835:835:835))
        (PORT datad (453:453:453) (505:505:505))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (609:609:609))
        (PORT datac (493:493:493) (547:547:547))
        (PORT datad (481:481:481) (531:531:531))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1100:1100:1100))
        (PORT datab (5148:5148:5148) (5140:5140:5140))
        (PORT datac (1024:1024:1024) (1062:1062:1062))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (726:726:726))
        (PORT datab (447:447:447) (452:452:452))
        (PORT datac (751:751:751) (806:806:806))
        (PORT datad (768:768:768) (821:821:821))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (PORT sclr (1478:1478:1478) (1452:1452:1452))
        (PORT ena (1650:1650:1650) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (271:271:271))
        (PORT datad (431:431:431) (485:485:485))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1375:1375:1375) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (378:378:378))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datad (475:475:475) (524:524:524))
        (IOPATH dataa combout (350:350:350) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (865:865:865))
        (PORT datab (986:986:986) (975:975:975))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (539:539:539))
        (PORT datad (449:449:449) (500:500:500))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|r_ena1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (434:434:434))
        (PORT datab (1553:1553:1553) (1607:1607:1607))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (543:543:543))
        (PORT datab (1554:1554:1554) (1607:1607:1607))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2091:2091:2091))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (425:425:425))
        (PORT datab (1554:1554:1554) (1608:1608:1608))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2091:2091:2091))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (374:374:374))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2091:2091:2091))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (428:428:428))
        (PORT datab (326:326:326) (417:417:417))
        (PORT datac (308:308:308) (392:392:392))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (546:546:546))
        (PORT datab (419:419:419) (441:441:441))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (827:827:827))
        (PORT datab (1551:1551:1551) (1604:1604:1604))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2091:2091:2091))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|r_val\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (753:753:753))
        (PORT datab (478:478:478) (536:536:536))
        (PORT datad (430:430:430) (481:481:481))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (421:421:421) (444:444:444))
        (PORT datac (1512:1512:1512) (1574:1574:1574))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2091:2091:2091))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1738:1738:1738) (1757:1757:1757))
        (PORT datab (317:317:317) (403:403:403))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2091:2091:2091))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2091:2091:2091))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (778:778:778))
        (PORT datab (522:522:522) (584:584:584))
        (PORT datac (468:468:468) (536:536:536))
        (PORT datad (492:492:492) (548:548:548))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (430:430:430))
        (PORT datab (328:328:328) (420:420:420))
        (PORT datac (1506:1506:1506) (1567:1567:1567))
        (PORT datad (431:431:431) (482:482:482))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (1500:1500:1500) (1458:1458:1458))
        (PORT datad (378:378:378) (386:386:386))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2120:2120:2120) (2092:2092:2092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|woverflow\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1348:1348:1348))
        (PORT datab (1673:1673:1673) (1663:1663:1663))
        (PORT datac (1354:1354:1354) (1329:1329:1329))
        (PORT datad (1390:1390:1390) (1434:1434:1434))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|woverflow\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1459:1459:1459) (1508:1508:1508))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|woverflow\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT asdata (1532:1532:1532) (1572:1572:1572))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (1488:1488:1488) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[14\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1123:1123:1123) (1167:1167:1167))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (1488:1488:1488) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1482:1482:1482))
        (PORT datab (1445:1445:1445) (1463:1463:1463))
        (PORT datac (2003:2003:2003) (2016:2016:2016))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[14\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2333:2333:2333) (2307:2307:2307))
        (PORT datab (1781:1781:1781) (1832:1832:1832))
        (PORT datad (277:277:277) (350:350:350))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[14\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datab (2630:2630:2630) (2564:2564:2564))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1018:1018:1018) (1012:1012:1012))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[14\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1322:1322:1322))
        (PORT datab (1692:1692:1692) (1705:1705:1705))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[14\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1657:1657:1657))
        (PORT datab (1129:1129:1129) (1143:1143:1143))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[28\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT asdata (1713:1713:1713) (1736:1736:1736))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1342:1342:1342) (1308:1308:1308))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (838:838:838) (882:882:882))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[29\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT asdata (1978:1978:1978) (1985:1985:1985))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1342:1342:1342) (1308:1308:1308))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (861:861:861) (905:905:905))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[30\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT asdata (1748:1748:1748) (1778:1778:1778))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1342:1342:1342) (1308:1308:1308))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1137:1137:1137) (1155:1155:1155))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[30\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (784:784:784) (826:826:826))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2149:2149:2149) (2121:2121:2121))
        (PORT ena (978:978:978) (983:983:983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT asdata (1750:1750:1750) (1780:1780:1780))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1639:1639:1639) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[14\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (773:773:773))
        (PORT datab (1986:1986:1986) (2019:2019:2019))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT asdata (1391:1391:1391) (1409:1409:1409))
        (PORT clrn (2149:2149:2149) (2121:2121:2121))
        (PORT ena (978:978:978) (983:983:983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2058:2058:2058) (2102:2102:2102))
        (PORT datab (2108:2108:2108) (2163:2163:2163))
        (PORT datad (1542:1542:1542) (1620:1620:1620))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[14\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1317:1317:1317))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1346:1346:1346) (1322:1322:1322))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2149:2149:2149) (2121:2121:2121))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT asdata (1723:1723:1723) (1717:1717:1717))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datac (1174:1174:1174) (1237:1237:1237))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1493:1493:1493))
        (PORT datab (845:845:845) (895:895:895))
        (PORT datac (1149:1149:1149) (1218:1218:1218))
        (PORT datad (1160:1160:1160) (1218:1218:1218))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[9\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (948:948:948))
        (PORT datab (1313:1313:1313) (1383:1383:1383))
        (PORT datac (1608:1608:1608) (1626:1626:1626))
        (PORT datad (680:680:680) (677:677:677))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1610:1610:1610))
        (PORT datab (1494:1494:1494) (1529:1529:1529))
        (PORT datac (1258:1258:1258) (1218:1218:1218))
        (PORT datad (1245:1245:1245) (1259:1259:1259))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_logic_op\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (750:750:750))
        (PORT datab (1230:1230:1230) (1289:1289:1289))
        (PORT datac (1629:1629:1629) (1654:1654:1654))
        (PORT datad (680:680:680) (673:673:673))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_logic_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[15\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1330:1330:1330))
        (PORT datab (864:864:864) (920:920:920))
        (PORT datac (1406:1406:1406) (1442:1442:1442))
        (PORT datad (969:969:969) (982:982:982))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1911:1911:1911))
        (PORT datab (307:307:307) (396:396:396))
        (PORT datad (273:273:273) (354:354:354))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1374:1374:1374) (1386:1386:1386))
        (PORT clrn (2177:2177:2177) (2148:2148:2148))
        (PORT sload (2224:2224:2224) (2367:2367:2367))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1887:1887:1887) (1921:1921:1921))
        (PORT datab (493:493:493) (554:554:554))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1850:1850:1850) (1866:1866:1866))
        (PORT clrn (2177:2177:2177) (2148:2148:2148))
        (PORT sload (2224:2224:2224) (2367:2367:2367))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1886:1886:1886) (1920:1920:1920))
        (PORT datab (1048:1048:1048) (1094:1094:1094))
        (PORT datad (269:269:269) (348:348:348))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2092:2092:2092) (2104:2104:2104))
        (PORT clrn (2177:2177:2177) (2148:2148:2148))
        (PORT sload (2224:2224:2224) (2367:2367:2367))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1076:1076:1076))
        (PORT datab (1423:1423:1423) (1451:1451:1451))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1749:1749:1749) (1768:1768:1768))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT sload (2367:2367:2367) (2501:2501:2501))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_rot_right\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2033:2033:2033) (2038:2038:2038))
        (PORT datac (1723:1723:1723) (1720:1720:1720))
        (PORT datad (1004:1004:1004) (986:986:986))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_shift_logical\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2039:2039:2039) (2045:2045:2045))
        (PORT datac (1106:1106:1106) (1155:1155:1155))
        (PORT datad (1003:1003:1003) (986:986:986))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_shift_logical\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (408:408:408))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (253:253:253) (333:333:333))
        (PORT datad (683:683:683) (714:714:714))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[31\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (408:408:408))
        (PORT datab (1424:1424:1424) (1451:1451:1451))
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_demux\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (894:894:894) (955:955:955))
        (PORT datad (1918:1918:1918) (1938:1938:1938))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (593:593:593))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (580:580:580))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|fifo_rd\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1411:1411:1411))
        (PORT datab (2034:2034:2034) (2042:2042:2042))
        (PORT datac (1661:1661:1661) (1638:1638:1638))
        (PORT datad (795:795:795) (845:845:845))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|read_0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1437:1437:1437) (1439:1439:1439))
        (PORT clrn (2120:2120:2120) (2092:2092:2092))
        (PORT sload (2144:2144:2144) (2245:2245:2245))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1292:1292:1292))
        (PORT datab (1877:1877:1877) (1896:1896:1896))
        (PORT datac (1140:1140:1140) (1202:1202:1202))
        (PORT datad (338:338:338) (440:440:440))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1641:1641:1641) (1653:1653:1653))
        (PORT datad (1078:1078:1078) (1126:1126:1126))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (418:418:418))
        (PORT datab (1656:1656:1656) (1719:1719:1719))
        (PORT datac (464:464:464) (522:522:522))
        (PORT datad (1077:1077:1077) (1108:1108:1108))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1536:1536:1536))
        (PORT datab (784:784:784) (836:836:836))
        (PORT datac (1495:1495:1495) (1555:1555:1555))
        (PORT datad (1074:1074:1074) (1110:1110:1110))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1536:1536:1536))
        (PORT datab (1556:1556:1556) (1633:1633:1633))
        (PORT datac (1494:1494:1494) (1554:1554:1554))
        (PORT datad (1111:1111:1111) (1162:1162:1162))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[13\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1573:1573:1573))
        (PORT datab (1191:1191:1191) (1246:1246:1246))
        (PORT datac (1568:1568:1568) (1599:1599:1599))
        (PORT datad (1319:1319:1319) (1280:1280:1280))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (595:595:595))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (584:584:584))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (909:909:909) (962:962:962))
        (PORT clrn (2120:2120:2120) (2092:2092:2092))
        (PORT sload (2144:2144:2144) (2245:2245:2245))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2183w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (372:372:372))
        (PORT datab (1627:1627:1627) (1663:1663:1663))
        (PORT datac (255:255:255) (313:313:313))
        (PORT datad (258:258:258) (304:304:304))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (726:726:726))
        (PORT datab (1067:1067:1067) (1050:1050:1050))
        (PORT datac (1217:1217:1217) (1280:1280:1280))
        (PORT datad (1689:1689:1689) (1716:1716:1716))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT asdata (1695:1695:1695) (1713:1713:1713))
        (PORT clrn (2153:2153:2153) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1126:1126:1126) (1169:1169:1169))
        (PORT datad (1018:1018:1018) (1047:1047:1047))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1301:1301:1301) (1315:1315:1315))
        (PORT datad (1072:1072:1072) (1116:1116:1116))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[19\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1161:1161:1161))
        (PORT datab (769:769:769) (830:830:830))
        (PORT datad (263:263:263) (337:337:337))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (681:681:681) (717:717:717))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1528:1528:1528) (1552:1552:1552))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (857:857:857))
        (PORT datab (349:349:349) (452:452:452))
        (PORT datac (1087:1087:1087) (1093:1093:1093))
        (PORT datad (981:981:981) (961:961:961))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (777:777:777))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (562:562:562))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1127:1127:1127) (1156:1156:1156))
        (PORT clrn (2120:2120:2120) (2092:2092:2092))
        (PORT sload (2144:2144:2144) (2245:2245:2245))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1296:1296:1296))
        (PORT datab (2003:2003:2003) (2009:2009:2009))
        (PORT datac (1141:1141:1141) (1203:1203:1203))
        (PORT datad (338:338:338) (439:439:439))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1104:1104:1104))
        (PORT datab (778:778:778) (845:845:845))
        (PORT datac (1771:1771:1771) (1784:1784:1784))
        (PORT datad (410:410:410) (413:413:413))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1704:1704:1704) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1386:1386:1386) (1425:1425:1425))
        (PORT datad (266:266:266) (341:341:341))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[21\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (389:389:389))
        (PORT datab (776:776:776) (836:836:836))
        (PORT datac (1646:1646:1646) (1647:1647:1647))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (807:807:807))
        (PORT datac (1083:1083:1083) (1113:1113:1113))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1031:1031:1031))
        (PORT datab (1118:1118:1118) (1151:1151:1151))
        (PORT datac (1769:1769:1769) (1781:1781:1781))
        (PORT datad (1118:1118:1118) (1158:1158:1158))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1695:1695:1695) (1657:1657:1657))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1113:1113:1113) (1157:1157:1157))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1185:1185:1185))
        (PORT datab (705:705:705) (699:699:699))
        (PORT datad (660:660:660) (648:648:648))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1174:1174:1174) (1223:1223:1223))
        (PORT sload (1761:1761:1761) (1818:1818:1818))
        (PORT ena (1695:1695:1695) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1432:1432:1432) (1476:1476:1476))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (461:461:461) (518:518:518))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1449:1449:1449))
        (PORT datad (1069:1069:1069) (1112:1112:1112))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1305:1305:1305))
        (PORT datab (347:347:347) (453:453:453))
        (PORT datad (319:319:319) (407:407:407))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (555:555:555) (643:643:643))
        (PORT datad (635:635:635) (622:622:622))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1397:1397:1397) (1427:1427:1427))
        (PORT sload (1508:1508:1508) (1591:1591:1591))
        (PORT ena (1459:1459:1459) (1433:1433:1433))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1179:1179:1179))
        (PORT datac (1099:1099:1099) (1142:1142:1142))
        (PORT datad (1105:1105:1105) (1132:1132:1132))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datad (1355:1355:1355) (1384:1384:1384))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[6\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2243:2243:2243) (2259:2259:2259))
        (PORT datab (1136:1136:1136) (1181:1181:1181))
        (PORT datac (1041:1041:1041) (1073:1073:1073))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1341:1341:1341))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[7\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (872:872:872))
        (PORT datab (1084:1084:1084) (1122:1122:1122))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1339:1339:1339))
        (PORT datad (263:263:263) (337:337:337))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[23\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1425:1425:1425))
        (PORT datac (1360:1360:1360) (1392:1392:1392))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_mem_byte_en\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (334:334:334))
        (PORT datab (850:850:850) (910:910:910))
        (PORT datac (457:457:457) (473:473:473))
        (PORT datad (1168:1168:1168) (1228:1228:1228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (967:967:967))
        (PORT datac (1128:1128:1128) (1178:1178:1178))
        (PORT datad (822:822:822) (881:881:881))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_byteenable\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (1097:1097:1097) (1153:1153:1153))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1052:1052:1052) (1026:1026:1026))
        (PORT d[1] (1428:1428:1428) (1376:1376:1376))
        (PORT d[2] (794:794:794) (778:778:778))
        (PORT d[3] (1134:1134:1134) (1111:1111:1111))
        (PORT d[4] (1159:1159:1159) (1138:1138:1138))
        (PORT d[5] (778:778:778) (761:761:761))
        (PORT d[6] (758:758:758) (745:745:745))
        (PORT d[7] (1616:1616:1616) (1555:1555:1555))
        (PORT d[9] (1114:1114:1114) (1088:1088:1088))
        (PORT d[10] (785:785:785) (767:767:767))
        (PORT d[11] (1095:1095:1095) (1065:1065:1065))
        (PORT d[12] (761:761:761) (751:751:751))
        (PORT d[13] (1649:1649:1649) (1599:1599:1599))
        (PORT d[14] (459:459:459) (461:461:461))
        (PORT d[15] (1133:1133:1133) (1110:1110:1110))
        (PORT d[16] (1317:1317:1317) (1277:1277:1277))
        (PORT clk (2533:2533:2533) (2565:2565:2565))
        (PORT ena (6321:6321:6321) (6287:6287:6287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (984:984:984))
        (PORT d[1] (802:802:802) (795:795:795))
        (PORT d[2] (806:806:806) (795:795:795))
        (PORT d[3] (1655:1655:1655) (1653:1653:1653))
        (PORT d[4] (1460:1460:1460) (1442:1442:1442))
        (PORT d[5] (1139:1139:1139) (1120:1120:1120))
        (PORT d[6] (1007:1007:1007) (978:978:978))
        (PORT d[7] (1027:1027:1027) (994:994:994))
        (PORT clk (2529:2529:2529) (2561:2561:2561))
        (PORT ena (6317:6317:6317) (6283:6283:6283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1207:1207:1207))
        (PORT clk (2529:2529:2529) (2561:2561:2561))
        (PORT ena (6317:6317:6317) (6283:6283:6283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1342:1342:1342))
        (PORT d[1] (1352:1352:1352) (1296:1296:1296))
        (PORT clk (2533:2533:2533) (2565:2565:2565))
        (PORT ena (6321:6321:6321) (6287:6287:6287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2565:2565:2565))
        (PORT d[0] (6321:6321:6321) (6287:6287:6287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1330:1330:1330))
        (PORT datab (1449:1449:1449) (1485:1485:1485))
        (PORT datac (980:980:980) (966:966:966))
        (PORT datad (480:480:480) (504:504:504))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT asdata (1449:1449:1449) (1482:1482:1482))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1373:1373:1373))
        (PORT datab (1037:1037:1037) (1013:1013:1013))
        (PORT datad (391:391:391) (396:396:396))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_ld_signed\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1575:1575:1575))
        (PORT datab (1422:1422:1422) (1481:1481:1481))
        (PORT datad (1233:1233:1233) (1341:1341:1341))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_ld_signed\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT asdata (1722:1722:1722) (1749:1749:1749))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1342:1342:1342) (1308:1308:1308))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1291:1291:1291) (1324:1324:1324))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1639:1639:1639) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[15\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (774:774:774))
        (PORT datab (1989:1989:1989) (2021:2021:2021))
        (PORT datad (658:658:658) (684:684:684))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT asdata (1485:1485:1485) (1510:1510:1510))
        (PORT clrn (2149:2149:2149) (2121:2121:2121))
        (PORT ena (978:978:978) (983:983:983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2058:2058:2058) (2103:2103:2103))
        (PORT datab (2112:2112:2112) (2167:2167:2167))
        (PORT datad (1545:1545:1545) (1623:1623:1623))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[31\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (833:833:833) (878:878:878))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1563:1563:1563) (1545:1545:1545))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2124:2124:2124))
        (PORT ena (1792:1792:1792) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[15\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2423:2423:2423) (2372:2372:2372))
        (PORT datab (925:925:925) (896:896:896))
        (PORT datac (1247:1247:1247) (1213:1213:1213))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2153:2153:2153) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1424:1424:1424) (1415:1415:1415))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2183:2183:2183))
        (PORT asdata (1171:1171:1171) (1217:1217:1217))
        (PORT clrn (2154:2154:2154) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[15\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (1583:1583:1583) (1648:1648:1648))
        (PORT datad (1920:1920:1920) (1862:1862:1862))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1471:1471:1471) (1505:1505:1505))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (1488:1488:1488) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1111:1111:1111) (1159:1159:1159))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (1488:1488:1488) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1479:1479:1479))
        (PORT datab (2034:2034:2034) (2048:2048:2048))
        (PORT datac (1704:1704:1704) (1695:1695:1695))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[15\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1272:1272:1272))
        (PORT datab (2635:2635:2635) (2570:2570:2570))
        (PORT datac (257:257:257) (338:338:338))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (746:746:746) (791:791:791))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[15\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1125:1125:1125))
        (PORT datab (1371:1371:1371) (1374:1374:1374))
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1043:1043:1043))
        (PORT datab (1105:1105:1105) (1102:1102:1102))
        (PORT datac (795:795:795) (842:842:842))
        (PORT datad (1041:1041:1041) (1065:1065:1065))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2195:2195:2195))
        (PORT asdata (662:662:662) (737:737:737))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1407:1407:1407) (1426:1426:1426))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (776:776:776) (830:830:830))
        (PORT datac (1149:1149:1149) (1194:1194:1194))
        (PORT datad (290:290:290) (368:368:368))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5167:5167:5167) (5224:5224:5224))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT ena (6967:6967:6967) (6797:6797:6797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4730:4730:4730) (4824:4824:4824))
        (PORT d[1] (4327:4327:4327) (4398:4398:4398))
        (PORT d[2] (3304:3304:3304) (3457:3457:3457))
        (PORT d[3] (4961:4961:4961) (5160:5160:5160))
        (PORT d[4] (3735:3735:3735) (3678:3678:3678))
        (PORT d[5] (6499:6499:6499) (6528:6528:6528))
        (PORT d[6] (5655:5655:5655) (5829:5829:5829))
        (PORT d[7] (3769:3769:3769) (3745:3745:3745))
        (PORT d[8] (4305:4305:4305) (4432:4432:4432))
        (PORT d[9] (4746:4746:4746) (4824:4824:4824))
        (PORT d[10] (5876:5876:5876) (6095:6095:6095))
        (PORT d[11] (3232:3232:3232) (3230:3230:3230))
        (PORT d[12] (3779:3779:3779) (3862:3862:3862))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (6963:6963:6963) (6793:6793:6793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3146:3146:3146))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (6963:6963:6963) (6793:6793:6793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4405:4405:4405) (4593:4593:4593))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT ena (6967:6967:6967) (6797:6797:6797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT d[0] (6967:6967:6967) (6797:6797:6797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4499:4499:4499) (4527:4527:4527))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (6778:6778:6778) (6674:6674:6674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (4042:4042:4042))
        (PORT d[1] (4454:4454:4454) (4456:4456:4456))
        (PORT d[2] (3349:3349:3349) (3473:3473:3473))
        (PORT d[3] (4020:4020:4020) (4242:4242:4242))
        (PORT d[4] (5175:5175:5175) (5071:5071:5071))
        (PORT d[5] (5697:5697:5697) (5675:5675:5675))
        (PORT d[6] (4662:4662:4662) (4607:4607:4607))
        (PORT d[7] (5944:5944:5944) (5853:5853:5853))
        (PORT d[8] (4643:4643:4643) (4753:4753:4753))
        (PORT d[9] (5432:5432:5432) (5461:5461:5461))
        (PORT d[10] (6527:6527:6527) (6703:6703:6703))
        (PORT d[11] (3994:3994:3994) (3963:3963:3963))
        (PORT d[12] (3811:3811:3811) (3938:3938:3938))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (6774:6774:6774) (6670:6670:6670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4191:4191:4191) (4055:4055:4055))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (6774:6774:6774) (6670:6670:6670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3697:3697:3697) (3809:3809:3809))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (6778:6778:6778) (6674:6674:6674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT d[0] (6778:6778:6778) (6674:6674:6674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (4523:4523:4523))
        (PORT clk (2511:2511:2511) (2532:2532:2532))
        (PORT ena (6798:6798:6798) (6693:6693:6693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3979:3979:3979) (4008:4008:4008))
        (PORT d[1] (4870:4870:4870) (4870:4870:4870))
        (PORT d[2] (2589:2589:2589) (2713:2713:2713))
        (PORT d[3] (3992:3992:3992) (4212:4212:4212))
        (PORT d[4] (4155:4155:4155) (4089:4089:4089))
        (PORT d[5] (5340:5340:5340) (5327:5327:5327))
        (PORT d[6] (4411:4411:4411) (4371:4371:4371))
        (PORT d[7] (5943:5943:5943) (5852:5852:5852))
        (PORT d[8] (4309:4309:4309) (4426:4426:4426))
        (PORT d[9] (5425:5425:5425) (5454:5454:5454))
        (PORT d[10] (6537:6537:6537) (6713:6713:6713))
        (PORT d[11] (3935:3935:3935) (3908:3908:3908))
        (PORT d[12] (3795:3795:3795) (3919:3919:3919))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
        (PORT ena (6794:6794:6794) (6689:6689:6689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4550:4550:4550) (4515:4515:4515))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
        (PORT ena (6794:6794:6794) (6689:6689:6689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2714:2714:2714))
        (PORT clk (2511:2511:2511) (2532:2532:2532))
        (PORT ena (6798:6798:6798) (6693:6693:6693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2532:2532:2532))
        (PORT d[0] (6798:6798:6798) (6693:6693:6693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1185:1185:1185))
        (PORT datab (2502:2502:2502) (2631:2631:2631))
        (PORT datac (2769:2769:2769) (2834:2834:2834))
        (PORT datad (1271:1271:1271) (1227:1227:1227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4874:4874:4874) (4938:4938:4938))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (6920:6920:6920) (6766:6766:6766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3731:3731:3731))
        (PORT d[1] (4971:4971:4971) (5017:5017:5017))
        (PORT d[2] (3381:3381:3381) (3546:3546:3546))
        (PORT d[3] (3574:3574:3574) (3783:3783:3783))
        (PORT d[4] (6913:6913:6913) (7007:7007:7007))
        (PORT d[5] (6154:6154:6154) (6180:6180:6180))
        (PORT d[6] (5284:5284:5284) (5455:5455:5455))
        (PORT d[7] (3718:3718:3718) (3679:3679:3679))
        (PORT d[8] (4191:4191:4191) (4231:4231:4231))
        (PORT d[9] (4794:4794:4794) (4876:4876:4876))
        (PORT d[10] (5844:5844:5844) (6069:6069:6069))
        (PORT d[11] (4560:4560:4560) (4657:4657:4657))
        (PORT d[12] (3073:3073:3073) (3157:3157:3157))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (6916:6916:6916) (6762:6762:6762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3664:3664:3664) (3566:3566:3566))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (6916:6916:6916) (6762:6762:6762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3933:3933:3933))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (6920:6920:6920) (6766:6766:6766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (6920:6920:6920) (6766:6766:6766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1202:1202:1202))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1932:1932:1932) (1908:1908:1908))
        (PORT datad (2458:2458:2458) (2593:2593:2593))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4493:4493:4493) (4559:4559:4559))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT ena (6942:6942:6942) (6787:6787:6787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3749:3749:3749))
        (PORT d[1] (4594:4594:4594) (4640:4640:4640))
        (PORT d[2] (3389:3389:3389) (3540:3540:3540))
        (PORT d[3] (4259:4259:4259) (4459:4459:4459))
        (PORT d[4] (6933:6933:6933) (7027:7027:7027))
        (PORT d[5] (6158:6158:6158) (6184:6184:6184))
        (PORT d[6] (4977:4977:4977) (5157:5157:5157))
        (PORT d[7] (3757:3757:3757) (3723:3723:3723))
        (PORT d[8] (4230:4230:4230) (4274:4274:4274))
        (PORT d[9] (4784:4784:4784) (4868:4868:4868))
        (PORT d[10] (5935:5935:5935) (6158:6158:6158))
        (PORT d[11] (4258:4258:4258) (4360:4360:4360))
        (PORT d[12] (3054:3054:3054) (3147:3147:3147))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (6938:6938:6938) (6783:6783:6783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5482:5482:5482) (5640:5640:5640))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (6938:6938:6938) (6783:6783:6783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3937:3937:3937))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT ena (6942:6942:6942) (6787:6787:6787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT d[0] (6942:6942:6942) (6787:6787:6787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2153w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (376:376:376))
        (PORT datab (1631:1631:1631) (1667:1667:1667))
        (PORT datac (260:260:260) (319:319:319))
        (PORT datad (259:259:259) (304:304:304))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4868:4868:4868) (4933:4933:4933))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (6904:6904:6904) (6745:6745:6745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4396:4396:4396) (4490:4490:4490))
        (PORT d[1] (3948:3948:3948) (4019:4019:4019))
        (PORT d[2] (2988:2988:2988) (3146:3146:3146))
        (PORT d[3] (3265:3265:3265) (3469:3469:3469))
        (PORT d[4] (6972:6972:6972) (7076:7076:7076))
        (PORT d[5] (6122:6122:6122) (6157:6157:6157))
        (PORT d[6] (5310:5310:5310) (5485:5485:5485))
        (PORT d[7] (3376:3376:3376) (3354:3354:3354))
        (PORT d[8] (3956:3956:3956) (4079:4079:4079))
        (PORT d[9] (5112:5112:5112) (5191:5191:5191))
        (PORT d[10] (6521:6521:6521) (6732:6732:6732))
        (PORT d[11] (4624:4624:4624) (4725:4725:4725))
        (PORT d[12] (3386:3386:3386) (3473:3473:3473))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (6900:6900:6900) (6741:6741:6741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5460:5460:5460) (5655:5655:5655))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (6900:6900:6900) (6741:6741:6741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4059:4059:4059) (4248:4248:4248))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (6904:6904:6904) (6745:6745:6745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT d[0] (6904:6904:6904) (6745:6745:6745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4506:4506:4506) (4571:4571:4571))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT ena (7132:7132:7132) (7033:7033:7033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (3967:3967:3967))
        (PORT d[1] (4493:4493:4493) (4496:4496:4496))
        (PORT d[2] (2601:2601:2601) (2730:2730:2730))
        (PORT d[3] (3925:3925:3925) (4123:4123:4123))
        (PORT d[4] (4527:4527:4527) (4458:4458:4458))
        (PORT d[5] (6428:6428:6428) (6406:6406:6406))
        (PORT d[6] (4733:4733:4733) (4683:4683:4683))
        (PORT d[7] (5575:5575:5575) (5483:5483:5483))
        (PORT d[8] (4309:4309:4309) (4422:4422:4422))
        (PORT d[9] (5055:5055:5055) (5089:5089:5089))
        (PORT d[10] (6197:6197:6197) (6379:6379:6379))
        (PORT d[11] (4636:4636:4636) (4605:4605:4605))
        (PORT d[12] (4832:4832:4832) (4942:4942:4942))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT ena (7128:7128:7128) (7029:7029:7029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3566:3566:3566))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT ena (7128:7128:7128) (7029:7029:7029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3413:3413:3413))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT ena (7132:7132:7132) (7033:7033:7033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT d[0] (7132:7132:7132) (7033:7033:7033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2821:2821:2821) (2882:2882:2882))
        (PORT datab (2503:2503:2503) (2633:2633:2633))
        (PORT datac (1565:1565:1565) (1515:1515:1515))
        (PORT datad (1718:1718:1718) (1723:1723:1723))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4860:4860:4860) (4925:4925:4925))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT ena (6950:6950:6950) (6794:6794:6794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3491:3491:3491))
        (PORT d[1] (4950:4950:4950) (4993:4993:4993))
        (PORT d[2] (3367:3367:3367) (3529:3529:3529))
        (PORT d[3] (4303:4303:4303) (4508:4508:4508))
        (PORT d[4] (6593:6593:6593) (6699:6699:6699))
        (PORT d[5] (5807:5807:5807) (5845:5845:5845))
        (PORT d[6] (5330:5330:5330) (5510:5510:5510))
        (PORT d[7] (3735:3735:3735) (3698:3698:3698))
        (PORT d[8] (3863:3863:3863) (3915:3915:3915))
        (PORT d[9] (5078:5078:5078) (5156:5156:5156))
        (PORT d[10] (6202:6202:6202) (6422:6422:6422))
        (PORT d[11] (4648:4648:4648) (4751:4751:4751))
        (PORT d[12] (3385:3385:3385) (3469:3469:3469))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (6946:6946:6946) (6790:6790:6790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (4023:4023:4023))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (6946:6946:6946) (6790:6790:6790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3616:3616:3616))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT ena (6950:6950:6950) (6794:6794:6794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT d[0] (6950:6950:6950) (6794:6794:6794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1597:1597:1597))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2778:2778:2778) (2846:2846:2846))
        (PORT datad (1861:1861:1861) (1799:1799:1799))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[15\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (980:980:980))
        (PORT datab (1118:1118:1118) (1167:1167:1167))
        (PORT datac (2727:2727:2727) (2653:2653:2653))
        (PORT datad (2845:2845:2845) (2759:2759:2759))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[15\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (983:983:983))
        (PORT datab (958:958:958) (946:946:946))
        (PORT datad (999:999:999) (976:976:976))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[15\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1378:1378:1378))
        (PORT datab (250:250:250) (293:293:293))
        (PORT datad (880:880:880) (852:852:852))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1807:1807:1807))
        (PORT datab (695:695:695) (704:704:704))
        (PORT datad (469:469:469) (488:488:488))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2054:2054:2054) (2081:2081:2081))
        (PORT datab (280:280:280) (337:337:337))
        (PORT datac (1612:1612:1612) (1640:1640:1640))
        (PORT datad (310:310:310) (400:400:400))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (879:879:879) (932:932:932))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (PORT sload (1682:1682:1682) (1709:1709:1709))
        (PORT ena (2017:2017:2017) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2053:2053:2053) (2079:2079:2079))
        (PORT datab (810:810:810) (858:858:858))
        (PORT datac (1610:1610:1610) (1637:1637:1637))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_fill_bit\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1016:1016:1016) (1056:1056:1056))
        (PORT datad (717:717:717) (722:722:722))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (1002:1002:1002))
        (PORT datab (910:910:910) (889:889:889))
        (PORT datad (267:267:267) (305:305:305))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (722:722:722))
        (PORT datab (1016:1016:1016) (1011:1011:1011))
        (PORT datad (715:715:715) (705:705:705))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (1001:1001:1001))
        (PORT datab (1056:1056:1056) (1055:1055:1055))
        (PORT datac (1019:1019:1019) (1060:1060:1060))
        (PORT datad (719:719:719) (724:724:724))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT ena (1922:1922:1922) (1944:1944:1944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (684:684:684) (759:759:759))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT sload (1933:1933:1933) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[31\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datac (292:292:292) (381:381:381))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_ci_multi_start\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1390:1390:1390))
        (PORT datad (1342:1342:1342) (1377:1377:1377))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_ci_multi_start\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1158:1158:1158))
        (PORT datac (739:739:739) (791:791:791))
        (PORT datad (293:293:293) (371:371:371))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2279:2279:2279))
        (PORT clk (2571:2571:2571) (2600:2600:2600))
        (PORT ena (4050:4050:4050) (4071:4071:4071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5837:5837:5837) (5924:5924:5924))
        (PORT d[1] (5756:5756:5756) (5819:5819:5819))
        (PORT d[2] (4026:4026:4026) (4182:4182:4182))
        (PORT d[3] (6095:6095:6095) (6293:6293:6293))
        (PORT d[4] (2351:2351:2351) (2302:2302:2302))
        (PORT d[5] (2390:2390:2390) (2365:2365:2365))
        (PORT d[6] (1837:1837:1837) (1833:1833:1833))
        (PORT d[7] (3121:3121:3121) (3105:3105:3105))
        (PORT d[8] (5733:5733:5733) (5856:5856:5856))
        (PORT d[9] (3643:3643:3643) (3610:3610:3610))
        (PORT d[10] (2005:2005:2005) (1979:1979:1979))
        (PORT d[11] (1809:1809:1809) (1816:1816:1816))
        (PORT d[12] (3057:3057:3057) (3113:3113:3113))
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (PORT ena (4046:4046:4046) (4067:4067:4067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4595:4595:4595) (4642:4642:4642))
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (PORT ena (4046:4046:4046) (4067:4067:4067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4392:4392:4392) (4539:4539:4539))
        (PORT clk (2571:2571:2571) (2600:2600:2600))
        (PORT ena (4050:4050:4050) (4071:4071:4071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2600:2600:2600))
        (PORT d[0] (4050:4050:4050) (4071:4071:4071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2001:2001:2001))
        (PORT clk (2570:2570:2570) (2592:2592:2592))
        (PORT ena (6472:6472:6472) (6383:6383:6383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5870:5870:5870) (5947:5947:5947))
        (PORT d[1] (5757:5757:5757) (5818:5818:5818))
        (PORT d[2] (3443:3443:3443) (3634:3634:3634))
        (PORT d[3] (5621:5621:5621) (5831:5831:5831))
        (PORT d[4] (6422:6422:6422) (6389:6389:6389))
        (PORT d[5] (8093:8093:8093) (8191:8191:8191))
        (PORT d[6] (4557:4557:4557) (4687:4687:4687))
        (PORT d[7] (6073:6073:6073) (5993:5993:5993))
        (PORT d[8] (6933:6933:6933) (7053:7053:7053))
        (PORT d[9] (6125:6125:6125) (6191:6191:6191))
        (PORT d[10] (7223:7223:7223) (7418:7418:7418))
        (PORT d[11] (3478:3478:3478) (3515:3515:3515))
        (PORT d[12] (5065:5065:5065) (5214:5214:5214))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (PORT ena (6468:6468:6468) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4410:4410:4410) (4462:4462:4462))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (PORT ena (6468:6468:6468) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (4526:4526:4526))
        (PORT clk (2570:2570:2570) (2592:2592:2592))
        (PORT ena (6472:6472:6472) (6383:6383:6383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2592:2592:2592))
        (PORT d[0] (6472:6472:6472) (6383:6383:6383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (1960:1960:1960))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT ena (6843:6843:6843) (6753:6753:6753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6291:6291:6291) (6367:6367:6367))
        (PORT d[1] (2945:2945:2945) (2873:2873:2873))
        (PORT d[2] (3772:3772:3772) (3961:3961:3961))
        (PORT d[3] (5768:5768:5768) (5995:5995:5995))
        (PORT d[4] (5789:5789:5789) (5780:5780:5780))
        (PORT d[5] (8056:8056:8056) (8152:8152:8152))
        (PORT d[6] (5130:5130:5130) (5248:5248:5248))
        (PORT d[7] (6107:6107:6107) (6024:6024:6024))
        (PORT d[8] (6976:6976:6976) (7102:7102:7102))
        (PORT d[9] (6489:6489:6489) (6556:6556:6556))
        (PORT d[10] (7547:7547:7547) (7739:7739:7739))
        (PORT d[11] (3828:3828:3828) (3863:3863:3863))
        (PORT d[12] (5072:5072:5072) (5219:5219:5219))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT ena (6839:6839:6839) (6749:6749:6749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4600:4600:4600) (4682:4682:4682))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT ena (6839:6839:6839) (6749:6749:6749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4366:4366:4366) (4496:4496:4496))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT ena (6843:6843:6843) (6753:6753:6753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT d[0] (6843:6843:6843) (6753:6753:6753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (2831:2831:2831))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT ena (7294:7294:7294) (7330:7330:7330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5884:5884:5884) (6012:6012:6012))
        (PORT d[1] (6276:6276:6276) (6441:6441:6441))
        (PORT d[2] (3583:3583:3583) (3721:3721:3721))
        (PORT d[3] (2985:2985:2985) (3088:3088:3088))
        (PORT d[4] (2787:2787:2787) (2768:2768:2768))
        (PORT d[5] (3307:3307:3307) (3430:3430:3430))
        (PORT d[6] (3469:3469:3469) (3505:3505:3505))
        (PORT d[7] (4873:4873:4873) (5028:5028:5028))
        (PORT d[8] (3791:3791:3791) (3801:3801:3801))
        (PORT d[9] (3838:3838:3838) (3924:3924:3924))
        (PORT d[10] (4280:4280:4280) (4308:4308:4308))
        (PORT d[11] (4719:4719:4719) (4881:4881:4881))
        (PORT d[12] (4260:4260:4260) (4294:4294:4294))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (7290:7290:7290) (7326:7326:7326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5388:5388:5388) (5471:5471:5471))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (7290:7290:7290) (7326:7326:7326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3845:3845:3845) (3848:3848:3848))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT ena (7294:7294:7294) (7330:7330:7330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (7294:7294:7294) (7330:7330:7330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1799:1799:1799))
        (PORT datab (3803:3803:3803) (4017:4017:4017))
        (PORT datac (1180:1180:1180) (1139:1139:1139))
        (PORT datad (2342:2342:2342) (2452:2452:2452))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1798:1798:1798))
        (PORT datab (1340:1340:1340) (1320:1320:1320))
        (PORT datac (969:969:969) (953:953:953))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[7\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1321:1321:1321))
        (PORT datab (1122:1122:1122) (1171:1171:1171))
        (PORT datac (1846:1846:1846) (1820:1820:1820))
        (PORT datad (1294:1294:1294) (1289:1289:1289))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1300:1300:1300) (1251:1251:1251))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (928:928:928) (905:905:905))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_invert_arith_src_msb\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1501:1501:1501))
        (PORT datab (478:478:478) (491:491:491))
        (PORT datac (1365:1365:1365) (1405:1405:1405))
        (PORT datad (384:384:384) (380:380:380))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_invert_arith_src_msb\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1496:1496:1496))
        (PORT datab (1481:1481:1481) (1546:1546:1546))
        (PORT datac (380:380:380) (384:384:384))
        (PORT datad (404:404:404) (417:417:417))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_invert_arith_src_msb\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1631:1631:1631))
        (PORT datab (399:399:399) (415:415:415))
        (PORT datac (597:597:597) (590:590:590))
        (PORT datad (381:381:381) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_invert_arith_src_msb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_arith_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2358:2358:2358) (2341:2341:2341))
        (PORT datad (1263:1263:1263) (1268:1268:1268))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1378:1378:1378))
        (PORT d[1] (1680:1680:1680) (1646:1646:1646))
        (PORT d[2] (1481:1481:1481) (1467:1467:1467))
        (PORT d[3] (1427:1427:1427) (1409:1409:1409))
        (PORT d[4] (1120:1120:1120) (1110:1110:1110))
        (PORT d[5] (1410:1410:1410) (1394:1394:1394))
        (PORT d[6] (1051:1051:1051) (1045:1045:1045))
        (PORT d[7] (1070:1070:1070) (1047:1047:1047))
        (PORT d[8] (1321:1321:1321) (1294:1294:1294))
        (PORT d[9] (1410:1410:1410) (1369:1369:1369))
        (PORT d[10] (1323:1323:1323) (1302:1302:1302))
        (PORT d[11] (1348:1348:1348) (1326:1326:1326))
        (PORT d[12] (1126:1126:1126) (1105:1105:1105))
        (PORT d[13] (1363:1363:1363) (1338:1338:1338))
        (PORT d[14] (1113:1113:1113) (1103:1103:1103))
        (PORT d[15] (1142:1142:1142) (1136:1136:1136))
        (PORT d[16] (1114:1114:1114) (1105:1105:1105))
        (PORT d[17] (1063:1063:1063) (1057:1057:1057))
        (PORT d[18] (1133:1133:1133) (1129:1129:1129))
        (PORT d[19] (1413:1413:1413) (1391:1391:1391))
        (PORT d[20] (1398:1398:1398) (1384:1384:1384))
        (PORT d[21] (1104:1104:1104) (1082:1082:1082))
        (PORT d[22] (1077:1077:1077) (1065:1065:1065))
        (PORT d[23] (1159:1159:1159) (1146:1146:1146))
        (PORT d[24] (1157:1157:1157) (1152:1152:1152))
        (PORT d[25] (1741:1741:1741) (1711:1711:1711))
        (PORT d[26] (1690:1690:1690) (1667:1667:1667))
        (PORT d[27] (1104:1104:1104) (1096:1096:1096))
        (PORT d[28] (1325:1325:1325) (1301:1301:1301))
        (PORT d[29] (1357:1357:1357) (1335:1335:1335))
        (PORT d[30] (1105:1105:1105) (1098:1098:1098))
        (PORT d[31] (1344:1344:1344) (1311:1311:1311))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1185:1185:1185))
        (PORT d[1] (1140:1140:1140) (1182:1182:1182))
        (PORT d[2] (1149:1149:1149) (1196:1196:1196))
        (PORT d[3] (1164:1164:1164) (1212:1212:1212))
        (PORT d[4] (1129:1129:1129) (1175:1175:1175))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2151:2151:2151))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1349:1349:1349))
        (PORT d[1] (1401:1401:1401) (1431:1431:1431))
        (PORT d[2] (1411:1411:1411) (1453:1453:1453))
        (PORT d[3] (1181:1181:1181) (1229:1229:1229))
        (PORT d[4] (1212:1212:1212) (1260:1260:1260))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_hi_imm16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1580:1580:1580))
        (PORT datab (1792:1792:1792) (1862:1862:1862))
        (PORT datac (1316:1316:1316) (1345:1345:1345))
        (PORT datad (1226:1226:1226) (1333:1333:1333))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_hi_imm16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1046:1046:1046))
        (PORT datac (1333:1333:1333) (1356:1356:1356))
        (PORT datad (1285:1285:1285) (1306:1306:1306))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_hi_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_hi\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (982:982:982))
        (PORT datab (648:648:648) (638:638:638))
        (PORT datac (514:514:514) (573:573:573))
        (PORT datad (1032:1032:1032) (1079:1079:1079))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1493:1493:1493) (1583:1583:1583))
        (PORT datab (1273:1273:1273) (1379:1379:1379))
        (PORT datac (1746:1746:1746) (1822:1822:1822))
        (PORT datad (1153:1153:1153) (1225:1225:1225))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_unsigned_lo_imm16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1497:1497:1497))
        (PORT datab (1480:1480:1480) (1545:1545:1545))
        (PORT datac (414:414:414) (423:423:423))
        (PORT datad (425:425:425) (436:436:436))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_unsigned_lo_imm16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1498:1498:1498))
        (PORT datab (478:478:478) (491:491:491))
        (PORT datac (1364:1364:1364) (1404:1404:1404))
        (PORT datad (405:405:405) (418:418:418))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_unsigned_lo_imm16\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1330:1330:1330))
        (PORT datab (1366:1366:1366) (1328:1328:1328))
        (PORT datac (1031:1031:1031) (1020:1020:1020))
        (PORT datad (813:813:813) (871:871:871))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_unsigned_lo_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_hi\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (397:397:397))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_arith_src2\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1289:1289:1289) (1291:1291:1291))
        (PORT datad (1262:1262:1262) (1267:1267:1267))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1386:1386:1386))
        (PORT d[1] (1337:1337:1337) (1310:1310:1310))
        (PORT d[2] (1487:1487:1487) (1474:1474:1474))
        (PORT d[3] (1132:1132:1132) (1120:1120:1120))
        (PORT d[4] (1735:1735:1735) (1699:1699:1699))
        (PORT d[5] (1073:1073:1073) (1072:1072:1072))
        (PORT d[6] (1056:1056:1056) (1051:1051:1051))
        (PORT d[7] (1098:1098:1098) (1089:1089:1089))
        (PORT d[8] (1307:1307:1307) (1282:1282:1282))
        (PORT d[9] (1408:1408:1408) (1378:1378:1378))
        (PORT d[10] (1357:1357:1357) (1316:1316:1316))
        (PORT d[11] (1381:1381:1381) (1358:1358:1358))
        (PORT d[12] (1090:1090:1090) (1080:1080:1080))
        (PORT d[13] (1369:1369:1369) (1345:1345:1345))
        (PORT d[14] (1127:1127:1127) (1119:1119:1119))
        (PORT d[15] (792:792:792) (790:790:790))
        (PORT d[16] (1089:1089:1089) (1078:1078:1078))
        (PORT d[17] (769:769:769) (768:768:768))
        (PORT d[18] (1077:1077:1077) (1069:1069:1069))
        (PORT d[19] (1378:1378:1378) (1360:1360:1360))
        (PORT d[20] (1111:1111:1111) (1104:1104:1104))
        (PORT d[21] (1153:1153:1153) (1147:1147:1147))
        (PORT d[22] (1139:1139:1139) (1128:1128:1128))
        (PORT d[23] (1165:1165:1165) (1152:1152:1152))
        (PORT d[24] (1110:1110:1110) (1103:1103:1103))
        (PORT d[25] (1089:1089:1089) (1072:1072:1072))
        (PORT d[26] (1062:1062:1062) (1060:1060:1060))
        (PORT d[27] (1098:1098:1098) (1090:1090:1090))
        (PORT d[28] (1350:1350:1350) (1325:1325:1325))
        (PORT d[29] (1310:1310:1310) (1287:1287:1287))
        (PORT d[30] (1106:1106:1106) (1099:1099:1099))
        (PORT d[31] (1368:1368:1368) (1346:1346:1346))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1708:1708:1708))
        (PORT d[1] (1347:1347:1347) (1363:1363:1363))
        (PORT d[2] (819:819:819) (874:874:874))
        (PORT d[3] (1436:1436:1436) (1471:1471:1471))
        (PORT d[4] (838:838:838) (883:883:883))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1544:1544:1544))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1438:1438:1438))
        (PORT d[1] (1334:1334:1334) (1357:1357:1357))
        (PORT d[2] (1409:1409:1409) (1434:1434:1434))
        (PORT d[3] (1444:1444:1444) (1473:1473:1473))
        (PORT d[4] (1374:1374:1374) (1394:1394:1394))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|CRC_SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[30\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (482:482:482))
        (PORT datab (1246:1246:1246) (1340:1340:1340))
        (PORT datac (814:814:814) (860:860:860))
        (PORT datad (367:367:367) (487:487:487))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[29\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (544:544:544))
        (PORT datab (1246:1246:1246) (1339:1339:1339))
        (PORT datac (813:813:813) (858:858:858))
        (PORT datad (424:424:424) (423:423:423))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[28\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1684:1684:1684) (1705:1705:1705))
        (PORT datab (674:674:674) (654:654:654))
        (PORT datad (849:849:849) (923:923:923))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (982:982:982))
        (PORT datab (1138:1138:1138) (1187:1187:1187))
        (PORT datac (1058:1058:1058) (1064:1064:1064))
        (PORT datad (854:854:854) (915:915:915))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT asdata (1718:1718:1718) (1731:1731:1731))
        (PORT clrn (2150:2150:2150) (2119:2119:2119))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_st_data\[18\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1229:1229:1229))
        (PORT datac (1371:1371:1371) (1329:1329:1329))
        (PORT datad (1544:1544:1544) (1471:1471:1471))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1125:1125:1125) (1167:1167:1167))
        (PORT datad (966:966:966) (995:995:995))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1213:1213:1213))
        (PORT datac (741:741:741) (794:794:794))
        (PORT datad (290:290:290) (368:368:368))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3085:3085:3085))
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT ena (6105:6105:6105) (6019:6019:6019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4161:4161:4161) (4243:4243:4243))
        (PORT d[1] (4727:4727:4727) (4778:4778:4778))
        (PORT d[2] (3744:3744:3744) (3752:3752:3752))
        (PORT d[3] (3707:3707:3707) (3838:3838:3838))
        (PORT d[4] (5845:5845:5845) (5876:5876:5876))
        (PORT d[5] (2809:2809:2809) (2849:2849:2849))
        (PORT d[6] (4402:4402:4402) (4396:4396:4396))
        (PORT d[7] (4715:4715:4715) (4666:4666:4666))
        (PORT d[8] (4901:4901:4901) (4963:4963:4963))
        (PORT d[9] (2603:2603:2603) (2676:2676:2676))
        (PORT d[10] (5279:5279:5279) (5322:5322:5322))
        (PORT d[11] (3893:3893:3893) (3955:3955:3955))
        (PORT d[12] (3621:3621:3621) (3763:3763:3763))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (PORT ena (6101:6101:6101) (6015:6015:6015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (3798:3798:3798))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (PORT ena (6101:6101:6101) (6015:6015:6015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4590:4590:4590) (4622:4622:4622))
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT ena (6105:6105:6105) (6019:6019:6019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT d[0] (6105:6105:6105) (6019:6019:6019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2386:2386:2386))
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (PORT ena (6114:6114:6114) (6034:6034:6034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5222:5222:5222) (5303:5303:5303))
        (PORT d[1] (2783:2783:2783) (2678:2678:2678))
        (PORT d[2] (3415:3415:3415) (3427:3427:3427))
        (PORT d[3] (4143:4143:4143) (4305:4305:4305))
        (PORT d[4] (2802:2802:2802) (2679:2679:2679))
        (PORT d[5] (3538:3538:3538) (3574:3574:3574))
        (PORT d[6] (5118:5118:5118) (5109:5109:5109))
        (PORT d[7] (4573:4573:4573) (4562:4562:4562))
        (PORT d[8] (5592:5592:5592) (5652:5652:5652))
        (PORT d[9] (2199:2199:2199) (2231:2231:2231))
        (PORT d[10] (2791:2791:2791) (2698:2698:2698))
        (PORT d[11] (3505:3505:3505) (3537:3537:3537))
        (PORT d[12] (2858:2858:2858) (2978:2978:2978))
        (PORT clk (2495:2495:2495) (2522:2522:2522))
        (PORT ena (6110:6110:6110) (6030:6030:6030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5838:5838:5838) (5895:5895:5895))
        (PORT clk (2495:2495:2495) (2522:2522:2522))
        (PORT ena (6110:6110:6110) (6030:6030:6030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4586:4586:4586) (4621:4621:4621))
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (PORT ena (6114:6114:6114) (6034:6034:6034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (PORT d[0] (6114:6114:6114) (6034:6034:6034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2372:2372:2372))
        (PORT clk (2505:2505:2505) (2534:2534:2534))
        (PORT ena (6098:6098:6098) (6016:6016:6016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5247:5247:5247) (5315:5315:5315))
        (PORT d[1] (5420:5420:5420) (5457:5457:5457))
        (PORT d[2] (3777:3777:3777) (3782:3782:3782))
        (PORT d[3] (4142:4142:4142) (4302:4302:4302))
        (PORT d[4] (5447:5447:5447) (5440:5440:5440))
        (PORT d[5] (3533:3533:3533) (3567:3567:3567))
        (PORT d[6] (5126:5126:5126) (5118:5118:5118))
        (PORT d[7] (4574:4574:4574) (4563:4563:4563))
        (PORT d[8] (5631:5631:5631) (5696:5696:5696))
        (PORT d[9] (3643:3643:3643) (3704:3704:3704))
        (PORT d[10] (3409:3409:3409) (3286:3286:3286))
        (PORT d[11] (3530:3530:3530) (3564:3564:3564))
        (PORT d[12] (3844:3844:3844) (3978:3978:3978))
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (PORT ena (6094:6094:6094) (6012:6012:6012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4203:4203:4203) (4245:4245:4245))
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (PORT ena (6094:6094:6094) (6012:6012:6012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4592:4592:4592) (4628:4628:4628))
        (PORT clk (2505:2505:2505) (2534:2534:2534))
        (PORT ena (6098:6098:6098) (6016:6016:6016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2534:2534:2534))
        (PORT d[0] (6098:6098:6098) (6016:6016:6016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3604:3604:3604) (3375:3375:3375))
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (PORT ena (6843:6843:6843) (6768:6768:6768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4158:4158:4158))
        (PORT d[1] (4624:4624:4624) (4607:4607:4607))
        (PORT d[2] (3310:3310:3310) (3299:3299:3299))
        (PORT d[3] (4579:4579:4579) (4479:4479:4479))
        (PORT d[4] (4832:4832:4832) (4678:4678:4678))
        (PORT d[5] (2865:2865:2865) (2937:2937:2937))
        (PORT d[6] (4133:4133:4133) (4219:4219:4219))
        (PORT d[7] (4120:4120:4120) (4033:4033:4033))
        (PORT d[8] (3652:3652:3652) (3739:3739:3739))
        (PORT d[9] (2629:2629:2629) (2703:2703:2703))
        (PORT d[10] (4664:4664:4664) (4563:4563:4563))
        (PORT d[11] (4492:4492:4492) (4556:4556:4556))
        (PORT d[12] (3183:3183:3183) (3329:3329:3329))
        (PORT clk (2507:2507:2507) (2537:2537:2537))
        (PORT ena (6839:6839:6839) (6764:6764:6764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4343:4343:4343) (4359:4359:4359))
        (PORT clk (2507:2507:2507) (2537:2537:2537))
        (PORT ena (6839:6839:6839) (6764:6764:6764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5015:5015:5015) (5095:5095:5095))
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (PORT ena (6843:6843:6843) (6768:6768:6768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (PORT d[0] (6843:6843:6843) (6768:6768:6768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2165:2165:2165))
        (PORT datab (2163:2163:2163) (2205:2205:2205))
        (PORT datac (2822:2822:2822) (2737:2737:2737))
        (PORT datad (4273:4273:4273) (4105:4105:4105))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2872:2872:2872) (2870:2870:2870))
        (PORT datab (2163:2163:2163) (2205:2205:2205))
        (PORT datac (2614:2614:2614) (2643:2643:2643))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4587:4587:4587) (4323:4323:4323))
        (PORT clk (2532:2532:2532) (2563:2563:2563))
        (PORT ena (6092:6092:6092) (6010:6010:6010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4420:4420:4420) (4489:4489:4489))
        (PORT d[1] (3867:3867:3867) (3822:3822:3822))
        (PORT d[2] (2992:2992:2992) (2992:2992:2992))
        (PORT d[3] (4673:4673:4673) (4594:4594:4594))
        (PORT d[4] (4967:4967:4967) (4816:4816:4816))
        (PORT d[5] (2406:2406:2406) (2434:2434:2434))
        (PORT d[6] (4472:4472:4472) (4553:4553:4553))
        (PORT d[7] (4395:4395:4395) (4319:4319:4319))
        (PORT d[8] (3586:3586:3586) (3663:3663:3663))
        (PORT d[9] (2989:2989:2989) (3063:3063:3063))
        (PORT d[10] (5021:5021:5021) (4918:4918:4918))
        (PORT d[11] (4785:4785:4785) (4843:4843:4843))
        (PORT d[12] (3953:3953:3953) (4087:4087:4087))
        (PORT clk (2528:2528:2528) (2559:2559:2559))
        (PORT ena (6088:6088:6088) (6006:6006:6006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3165:3165:3165))
        (PORT clk (2528:2528:2528) (2559:2559:2559))
        (PORT ena (6088:6088:6088) (6006:6006:6006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5342:5342:5342) (5410:5410:5410))
        (PORT clk (2532:2532:2532) (2563:2563:2563))
        (PORT ena (6092:6092:6092) (6010:6010:6010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2563:2563:2563))
        (PORT d[0] (6092:6092:6092) (6010:6010:6010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2610:2610:2610))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (7251:7251:7251) (7277:7277:7277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5897:5897:5897) (6028:6028:6028))
        (PORT d[1] (6251:6251:6251) (6415:6415:6415))
        (PORT d[2] (3630:3630:3630) (3772:3772:3772))
        (PORT d[3] (2601:2601:2601) (2716:2716:2716))
        (PORT d[4] (2783:2783:2783) (2766:2766:2766))
        (PORT d[5] (3276:3276:3276) (3395:3395:3395))
        (PORT d[6] (3439:3439:3439) (3467:3467:3467))
        (PORT d[7] (5186:5186:5186) (5342:5342:5342))
        (PORT d[8] (3131:3131:3131) (3157:3157:3157))
        (PORT d[9] (3900:3900:3900) (3991:3991:3991))
        (PORT d[10] (4281:4281:4281) (4309:4309:4309))
        (PORT d[11] (4720:4720:4720) (4882:4882:4882))
        (PORT d[12] (4299:4299:4299) (4340:4340:4340))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (PORT ena (7247:7247:7247) (7273:7273:7273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5725:5725:5725) (5761:5761:5761))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (PORT ena (7247:7247:7247) (7273:7273:7273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4533:4533:4533))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (7251:7251:7251) (7277:7277:7277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (7251:7251:7251) (7277:7277:7277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (2967:2967:2967))
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (PORT ena (7584:7584:7584) (7613:7613:7613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6232:6232:6232) (6358:6358:6358))
        (PORT d[1] (6582:6582:6582) (6740:6740:6740))
        (PORT d[2] (3981:3981:3981) (4122:4122:4122))
        (PORT d[3] (2720:2720:2720) (2861:2861:2861))
        (PORT d[4] (2449:2449:2449) (2439:2439:2439))
        (PORT d[5] (3635:3635:3635) (3753:3753:3753))
        (PORT d[6] (3788:3788:3788) (3816:3816:3816))
        (PORT d[7] (2439:2439:2439) (2425:2425:2425))
        (PORT d[8] (4577:4577:4577) (4583:4583:4583))
        (PORT d[9] (4235:4235:4235) (4322:4322:4322))
        (PORT d[10] (4595:4595:4595) (4622:4622:4622))
        (PORT d[11] (5057:5057:5057) (5216:5216:5216))
        (PORT d[12] (4610:4610:4610) (4646:4646:4646))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (PORT ena (7580:7580:7580) (7609:7609:7609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (3684:3684:3684))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (PORT ena (7580:7580:7580) (7609:7609:7609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4517:4517:4517) (4504:4504:4504))
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (PORT ena (7584:7584:7584) (7613:7613:7613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (PORT d[0] (7584:7584:7584) (7613:7613:7613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1831:1831:1831) (1880:1880:1880))
        (PORT datab (1993:1993:1993) (1957:1957:1957))
        (PORT datac (1772:1772:1772) (1810:1810:1810))
        (PORT datad (1823:1823:1823) (1830:1830:1830))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (2920:2920:2920))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT ena (7578:7578:7578) (7611:7611:7611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5864:5864:5864) (5991:5991:5991))
        (PORT d[1] (6584:6584:6584) (6740:6740:6740))
        (PORT d[2] (3618:3618:3618) (3762:3762:3762))
        (PORT d[3] (2722:2722:2722) (2861:2861:2861))
        (PORT d[4] (2466:2466:2466) (2458:2458:2458))
        (PORT d[5] (3581:3581:3581) (3692:3692:3692))
        (PORT d[6] (3787:3787:3787) (3810:3810:3810))
        (PORT d[7] (2790:2790:2790) (2765:2765:2765))
        (PORT d[8] (4202:4202:4202) (4211:4211:4211))
        (PORT d[9] (3900:3900:3900) (3992:3992:3992))
        (PORT d[10] (4240:4240:4240) (4273:4273:4273))
        (PORT d[11] (5056:5056:5056) (5214:5214:5214))
        (PORT d[12] (4269:4269:4269) (4305:4305:4305))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT ena (7574:7574:7574) (7607:7607:7607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (2936:2936:2936))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT ena (7574:7574:7574) (7607:7607:7607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4567:4567:4567) (4555:4555:4555))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT ena (7578:7578:7578) (7611:7611:7611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT d[0] (7578:7578:7578) (7611:7611:7611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1830:1830:1830) (1880:1880:1880))
        (PORT datab (3591:3591:3591) (3495:3495:3495))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1974:1974:1974) (1932:1932:1932))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[18\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1182:1182:1182))
        (PORT datab (1276:1276:1276) (1341:1341:1341))
        (PORT datac (213:213:213) (250:250:250))
        (PORT datad (1339:1339:1339) (1322:1322:1322))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[18\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (1309:1309:1309) (1309:1309:1309))
        (PORT datac (999:999:999) (984:984:984))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[18\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1534:1534:1534))
        (PORT datab (962:962:962) (949:949:949))
        (PORT datad (1080:1080:1080) (1086:1086:1086))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1743:1743:1743) (1703:1703:1703))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_hi\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (396:396:396))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1368:1368:1368) (1398:1398:1398))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT sload (1214:1214:1214) (1324:1324:1324))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[27\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (539:539:539))
        (PORT datab (1244:1244:1244) (1337:1337:1337))
        (PORT datac (807:807:807) (851:851:851))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[27\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (710:710:710))
        (PORT datab (1309:1309:1309) (1378:1378:1378))
        (PORT datad (1440:1440:1440) (1480:1480:1480))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1430:1430:1430) (1453:1453:1453))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT sclr (974:974:974) (1015:1015:1015))
        (PORT sload (987:987:987) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[26\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1523:1523:1523))
        (PORT datab (941:941:941) (892:892:892))
        (PORT datad (1268:1268:1268) (1343:1343:1343))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1489:1489:1489) (1536:1536:1536))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT sclr (974:974:974) (1015:1015:1015))
        (PORT sload (987:987:987) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[25\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1477:1477:1477))
        (PORT datab (1319:1319:1319) (1390:1390:1390))
        (PORT datad (1430:1430:1430) (1468:1468:1468))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2012:2012:2012) (2025:2025:2025))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT sclr (974:974:974) (1015:1015:1015))
        (PORT sload (987:987:987) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[24\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (810:810:810))
        (PORT datab (1083:1083:1083) (1129:1129:1129))
        (PORT datad (845:845:845) (919:919:919))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2004:2004:2004) (2011:2011:2011))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT sload (1214:1214:1214) (1324:1324:1324))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[24\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (764:764:764))
        (PORT datab (1244:1244:1244) (1337:1337:1337))
        (PORT datac (809:809:809) (853:853:853))
        (PORT datad (363:363:363) (482:482:482))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[23\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (742:742:742))
        (PORT datab (1245:1245:1245) (1339:1339:1339))
        (PORT datac (812:812:812) (857:857:857))
        (PORT datad (365:365:365) (485:485:485))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[22\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1702:1702:1702))
        (PORT datab (2171:2171:2171) (2080:2080:2080))
        (PORT datad (846:846:846) (920:920:920))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1713:1713:1713) (1729:1729:1729))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT sload (1214:1214:1214) (1324:1324:1324))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[22\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (802:802:802))
        (PORT datab (1246:1246:1246) (1339:1339:1339))
        (PORT datac (813:813:813) (857:857:857))
        (PORT datad (366:366:366) (485:485:485))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[21\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1703:1703:1703))
        (PORT datab (1743:1743:1743) (1707:1707:1707))
        (PORT datad (846:846:846) (921:921:921))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1544:1544:1544) (1578:1578:1578))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT sload (1214:1214:1214) (1324:1324:1324))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[21\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (741:741:741))
        (PORT datab (854:854:854) (892:892:892))
        (PORT datac (1197:1197:1197) (1296:1296:1296))
        (PORT datad (363:363:363) (482:482:482))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[20\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (544:544:544))
        (PORT datab (1246:1246:1246) (1340:1340:1340))
        (PORT datac (813:813:813) (858:858:858))
        (PORT datad (717:717:717) (703:703:703))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[20\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1704:1704:1704))
        (PORT datab (995:995:995) (977:977:977))
        (PORT datad (847:847:847) (921:921:921))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2354:2354:2354) (2349:2349:2349))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT sload (1214:1214:1214) (1324:1324:1324))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1008:1008:1008))
        (PORT datab (1314:1314:1314) (1384:1384:1384))
        (PORT datad (1436:1436:1436) (1475:1475:1475))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1572:1572:1572) (1632:1632:1632))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT sclr (974:974:974) (1015:1015:1015))
        (PORT sload (987:987:987) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[18\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1131:1131:1131))
        (PORT datab (723:723:723) (729:729:729))
        (PORT datad (1016:1016:1016) (977:977:977))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_exception\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1208:1208:1208))
        (PORT datab (1335:1335:1335) (1375:1375:1375))
        (PORT datac (1347:1347:1347) (1393:1393:1393))
        (PORT datad (1629:1629:1629) (1637:1637:1637))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_exception\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (451:451:451))
        (PORT datab (1240:1240:1240) (1210:1210:1210))
        (PORT datac (218:218:218) (258:258:258))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_exception\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_break\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (920:920:920))
        (PORT datac (947:947:947) (931:931:931))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_no_crst_nxt\[16\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1152:1152:1152))
        (PORT datab (352:352:352) (461:461:461))
        (PORT datac (599:599:599) (588:588:588))
        (PORT datad (980:980:980) (957:957:957))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_no_crst_nxt\[16\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (313:313:313))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (1067:1067:1067) (1106:1106:1106))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT ena (1565:1565:1565) (1599:1599:1599))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[17\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1406:1406:1406))
        (PORT datab (1397:1397:1397) (1417:1417:1417))
        (PORT datad (731:731:731) (716:716:716))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1400:1400:1400))
        (PORT datab (662:662:662) (641:641:641))
        (PORT datad (1142:1142:1142) (1209:1209:1209))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1381:1381:1381) (1362:1362:1362))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1655:1655:1655) (1692:1692:1692))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1396:1396:1396))
        (PORT datab (711:711:711) (688:688:688))
        (PORT datad (2033:2033:2033) (2103:2103:2103))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1357:1357:1357) (1334:1334:1334))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1655:1655:1655) (1692:1692:1692))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1274:1274:1274))
        (PORT datab (1313:1313:1313) (1382:1382:1382))
        (PORT datac (711:711:711) (692:692:692))
        (PORT datad (680:680:680) (677:677:677))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1123:1123:1123))
        (PORT datab (1111:1111:1111) (1155:1155:1155))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2557:2557:2557) (2570:2570:2570))
        (PORT datab (811:811:811) (860:860:860))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1146:1146:1146))
        (PORT datab (1102:1102:1102) (1144:1144:1144))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (826:826:826))
        (PORT datab (2342:2342:2342) (2325:2325:2325))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1175:1175:1175))
        (PORT datab (729:729:729) (771:771:771))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1706:1706:1706))
        (PORT datab (827:827:827) (895:895:895))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (885:885:885))
        (PORT datab (1017:1017:1017) (1060:1060:1060))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1671:1671:1671))
        (PORT datab (1116:1116:1116) (1163:1163:1163))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (874:874:874))
        (PORT datab (1475:1475:1475) (1501:1501:1501))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1142:1142:1142))
        (PORT datab (1443:1443:1443) (1480:1480:1480))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (780:780:780))
        (PORT datab (2084:2084:2084) (2073:2073:2073))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1156:1156:1156))
        (PORT datab (743:743:743) (790:790:790))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (906:906:906))
        (PORT datab (1819:1819:1819) (1841:1841:1841))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (855:855:855))
        (PORT datab (1215:1215:1215) (1275:1275:1275))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[4\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2234:2234:2234) (2254:2254:2254))
        (PORT datab (715:715:715) (729:729:729))
        (PORT datad (697:697:697) (701:701:701))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_status_reg_pie_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (807:807:807) (857:857:857))
        (PORT datad (1045:1045:1045) (1075:1075:1075))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (636:636:636) (663:663:663))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sclr (1446:1446:1446) (1542:1542:1542))
        (PORT sload (1452:1452:1452) (1493:1493:1493))
        (PORT ena (1537:1537:1537) (1547:1547:1547))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1274:1274:1274) (1330:1330:1330))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1062:1062:1062))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (540:540:540))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (402:402:402))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[11\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[13\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (403:403:403))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[14\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (601:601:601))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[15\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (620:620:620))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1084:1084:1084) (1086:1086:1086))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1655:1655:1655) (1692:1692:1692))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[17\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1530:1530:1530))
        (PORT datab (1311:1311:1311) (1380:1380:1380))
        (PORT datad (965:965:965) (931:931:931))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1692:1692:1692) (1694:1694:1694))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT sclr (974:974:974) (1015:1015:1015))
        (PORT sload (987:987:987) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[14\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1405:1405:1405))
        (PORT datab (1040:1040:1040) (1069:1069:1069))
        (PORT datad (1220:1220:1220) (1162:1162:1162))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1053:1053:1053) (1043:1043:1043))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1655:1655:1655) (1692:1692:1692))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (898:898:898))
        (PORT datab (1059:1059:1059) (1096:1096:1096))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1162:1162:1162))
        (PORT datab (1440:1440:1440) (1456:1456:1456))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2226:2226:2226) (2211:2211:2211))
        (PORT datab (1639:1639:1639) (1655:1655:1655))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2258:2258:2258) (2333:2333:2333))
        (PORT datab (812:812:812) (860:860:860))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1637:1637:1637))
        (PORT datab (1597:1597:1597) (1609:1609:1609))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[11\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1011:1011:1011))
        (PORT datab (1311:1311:1311) (1381:1381:1381))
        (PORT datac (1021:1021:1021) (1050:1050:1050))
        (PORT datad (680:680:680) (677:677:677))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[10\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1329:1329:1329))
        (PORT datab (1112:1112:1112) (1169:1169:1169))
        (PORT datac (1760:1760:1760) (1685:1685:1685))
        (PORT datad (795:795:795) (856:856:856))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1440:1440:1440))
        (PORT datab (1424:1424:1424) (1470:1470:1470))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1657:1657:1657))
        (PORT datab (1323:1323:1323) (1369:1369:1369))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1124:1124:1124))
        (PORT datab (1385:1385:1385) (1399:1399:1399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1162:1162:1162))
        (PORT datab (789:789:789) (840:840:840))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1138:1138:1138))
        (PORT datab (1840:1840:1840) (1867:1867:1867))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (838:838:838))
        (PORT datab (1609:1609:1609) (1661:1661:1661))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1093:1093:1093))
        (PORT datab (1285:1285:1285) (1299:1299:1299))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1316:1316:1316))
        (PORT datab (786:786:786) (850:850:850))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1623:1623:1623))
        (PORT datab (1030:1030:1030) (1047:1047:1047))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1556:1556:1556))
        (PORT datab (2507:2507:2507) (2567:2567:2567))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1660:1660:1660))
        (PORT datab (1586:1586:1586) (1607:1607:1607))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[15\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (1921:1921:1921))
        (PORT datab (1014:1014:1014) (1000:1000:1000))
        (PORT datad (938:938:938) (968:968:968))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1116:1116:1116) (1104:1104:1104))
        (PORT clrn (2176:2176:2176) (2146:2146:2146))
        (PORT sclr (2032:2032:2032) (2172:2172:2172))
        (PORT sload (1427:1427:1427) (1481:1481:1481))
        (PORT ena (1725:1725:1725) (1765:1765:1765))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[16\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (459:459:459) (518:518:518))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1007:1007:1007) (990:990:990))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT sload (1663:1663:1663) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (872:872:872))
        (PORT datab (1051:1051:1051) (1093:1093:1093))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1598:1598:1598))
        (PORT datab (1395:1395:1395) (1413:1413:1413))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1143:1143:1143))
        (PORT datab (1559:1559:1559) (1559:1559:1559))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1080:1080:1080))
        (PORT datab (1681:1681:1681) (1702:1702:1702))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1878:1878:1878) (1929:1929:1929))
        (PORT datab (1625:1625:1625) (1624:1624:1624))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (862:862:862))
        (PORT datab (1667:1667:1667) (1660:1660:1660))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1673:1673:1673))
        (PORT datab (1040:1040:1040) (1077:1077:1077))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1566:1566:1566))
        (PORT datab (820:820:820) (870:870:870))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2146:2146:2146) (2116:2116:2116))
        (PORT datab (864:864:864) (916:916:916))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1439:1439:1439))
        (PORT datab (1364:1364:1364) (1388:1388:1388))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1408:1408:1408))
        (PORT datab (1132:1132:1132) (1157:1157:1157))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1366:1366:1366))
        (PORT datab (2343:2343:2343) (2361:2361:2361))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (901:901:901))
        (PORT datab (1098:1098:1098) (1120:1120:1120))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1044:1044:1044))
        (PORT datab (968:968:968) (959:959:959))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1426:1426:1426))
        (PORT datab (842:842:842) (897:897:897))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2279:2279:2279) (2243:2243:2243))
        (PORT datab (1581:1581:1581) (1612:1612:1612))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1560:1560:1560))
        (PORT datab (1710:1710:1710) (1769:1769:1769))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1137:1137:1137))
        (PORT datab (1968:1968:1968) (1986:1986:1986))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1815:1815:1815) (1843:1843:1843))
        (PORT datab (1596:1596:1596) (1631:1631:1631))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1631:1631:1631))
        (PORT datab (1571:1571:1571) (1623:1623:1623))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1663:1663:1663))
        (PORT datab (1313:1313:1313) (1327:1327:1327))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1562:1562:1562))
        (PORT datab (2432:2432:2432) (2467:2467:2467))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2142:2142:2142) (2112:2112:2112))
        (PORT datab (787:787:787) (837:837:837))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1671:1671:1671))
        (PORT datab (777:777:777) (834:834:834))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1115:1115:1115))
        (PORT datab (1356:1356:1356) (1374:1374:1374))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1374:1374:1374))
        (PORT datab (1292:1292:1292) (1347:1347:1347))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1386:1386:1386))
        (PORT datab (1557:1557:1557) (1603:1603:1603))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1426:1426:1426))
        (PORT datab (1188:1188:1188) (1205:1205:1205))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[31\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1333:1333:1333))
        (PORT datab (2360:2360:2360) (2342:2342:2342))
        (PORT datac (859:859:859) (922:922:922))
        (PORT datad (1042:1042:1042) (1075:1075:1075))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_3\|stage_output\[26\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1167:1167:1167))
        (PORT datab (1140:1140:1140) (1165:1165:1165))
        (PORT datac (1077:1077:1077) (1121:1121:1121))
        (PORT datad (727:727:727) (769:769:769))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[26\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (814:814:814))
        (PORT datab (2012:2012:2012) (2027:2027:2027))
        (PORT datac (1076:1076:1076) (1120:1120:1120))
        (PORT datad (730:730:730) (772:772:772))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (884:884:884) (943:943:943))
        (PORT datad (1129:1129:1129) (1181:1181:1181))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1118:1118:1118))
        (PORT datab (1052:1052:1052) (1107:1107:1107))
        (PORT datac (1015:1015:1015) (1036:1036:1036))
        (PORT datad (1035:1035:1035) (1064:1064:1064))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_3\|stage_output\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (710:710:710))
        (PORT datab (1483:1483:1483) (1520:1520:1520))
        (PORT datac (1264:1264:1264) (1330:1330:1330))
        (PORT datad (1057:1057:1057) (1057:1057:1057))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_4\|stage_output\[12\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (974:974:974))
        (PORT datab (816:816:816) (824:824:824))
        (PORT datac (791:791:791) (817:817:817))
        (PORT datad (1045:1045:1045) (1066:1066:1066))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (862:862:862))
        (PORT datab (336:336:336) (432:432:432))
        (PORT datac (1201:1201:1201) (1166:1166:1166))
        (PORT datad (410:410:410) (434:434:434))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[23\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1406:1406:1406))
        (PORT datab (1131:1131:1131) (1189:1189:1189))
        (PORT datac (1008:1008:1008) (1048:1048:1048))
        (PORT datad (1076:1076:1076) (1128:1128:1128))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_1\|stage_output\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1030:1030:1030) (1076:1076:1076))
        (PORT datad (1025:1025:1025) (1057:1057:1057))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_2\|stage_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (461:461:461))
        (PORT datab (1491:1491:1491) (1525:1525:1525))
        (PORT datac (737:737:737) (760:760:760))
        (PORT datad (821:821:821) (833:833:833))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (591:591:591))
        (PORT datab (798:798:798) (854:854:854))
        (PORT datac (1023:1023:1023) (1074:1074:1074))
        (PORT datad (1033:1033:1033) (1061:1061:1061))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_5\|stage_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (977:977:977))
        (PORT datab (766:766:766) (773:773:773))
        (PORT datac (1058:1058:1058) (1098:1098:1098))
        (PORT datad (1339:1339:1339) (1364:1364:1364))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_5\|stage_output\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1120:1120:1120) (1176:1176:1176))
        (PORT datad (1078:1078:1078) (1131:1131:1131))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_6\|stage_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1355:1355:1355))
        (PORT datab (2854:2854:2854) (2828:2828:2828))
        (PORT datac (1264:1264:1264) (1330:1330:1330))
        (PORT datad (1451:1451:1451) (1480:1480:1480))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (436:436:436) (460:460:460))
        (PORT datac (986:986:986) (989:989:989))
        (PORT datad (1865:1865:1865) (1872:1872:1872))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_4\|stage_output\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (830:830:830))
        (PORT datab (1101:1101:1101) (1143:1143:1143))
        (PORT datac (1318:1318:1318) (1345:1345:1345))
        (PORT datad (1039:1039:1039) (1069:1069:1069))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_4\|stage_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1293:1293:1293))
        (PORT datab (1264:1264:1264) (1277:1277:1277))
        (PORT datac (731:731:731) (737:737:737))
        (PORT datad (316:316:316) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[10\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (846:846:846))
        (PORT datab (795:795:795) (806:806:806))
        (PORT datac (716:716:716) (719:719:719))
        (PORT datad (624:624:624) (618:618:618))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_1\|stage_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (479:479:479))
        (PORT datab (855:855:855) (914:914:914))
        (PORT datac (233:233:233) (268:268:268))
        (PORT datad (1075:1075:1075) (1124:1124:1124))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1035:1035:1035) (1027:1027:1027))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (804:804:804) (816:816:816))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block2\|bit_6\|stage_output\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1607:1607:1607))
        (PORT datab (1430:1430:1430) (1456:1456:1456))
        (PORT datac (798:798:798) (850:850:850))
        (PORT datad (448:448:448) (508:508:508))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block2\|bit_6\|stage_output\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (923:923:923))
        (PORT datab (1056:1056:1056) (1081:1081:1081))
        (PORT datac (1349:1349:1349) (1385:1385:1385))
        (PORT datad (1785:1785:1785) (1864:1864:1864))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block2\|bit_6\|stage_output\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1078:1078:1078) (1060:1060:1060))
        (PORT datac (1323:1323:1323) (1314:1314:1314))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (893:893:893))
        (PORT datab (1675:1675:1675) (1694:1694:1694))
        (PORT datac (977:977:977) (991:991:991))
        (PORT datad (1141:1141:1141) (1187:1187:1187))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_5\|stage_output\[26\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1416:1416:1416))
        (PORT datab (1093:1093:1093) (1134:1134:1134))
        (PORT datac (1404:1404:1404) (1445:1445:1445))
        (PORT datad (1055:1055:1055) (1096:1096:1096))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[0\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1035:1035:1035))
        (PORT datab (1024:1024:1024) (1006:1006:1006))
        (PORT datac (985:985:985) (969:969:969))
        (PORT datad (617:617:617) (613:613:613))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (426:426:426))
        (PORT datad (1892:1892:1892) (1886:1886:1886))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_0\|stage_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1406:1406:1406))
        (PORT datab (1075:1075:1075) (1103:1103:1103))
        (PORT datac (1258:1258:1258) (1340:1340:1340))
        (PORT datad (1031:1031:1031) (1072:1072:1072))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1181:1181:1181))
        (PORT datab (1129:1129:1129) (1187:1187:1187))
        (PORT datac (726:726:726) (739:739:739))
        (PORT datad (948:948:948) (930:930:930))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (839:839:839))
        (PORT datab (1067:1067:1067) (1098:1098:1098))
        (PORT datac (1234:1234:1234) (1201:1201:1201))
        (PORT datad (236:236:236) (263:263:263))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (844:844:844))
        (PORT datab (656:656:656) (658:658:658))
        (PORT datac (754:754:754) (770:770:770))
        (PORT datad (1475:1475:1475) (1496:1496:1496))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (1788:1788:1788) (1822:1822:1822))
        (PORT datac (385:385:385) (406:406:406))
        (PORT datad (728:728:728) (736:736:736))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[23\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1198:1198:1198))
        (PORT datac (1067:1067:1067) (1113:1113:1113))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[1\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1202:1202:1202))
        (PORT datab (1065:1065:1065) (1102:1102:1102))
        (PORT datac (1179:1179:1179) (1143:1143:1143))
        (PORT datad (1347:1347:1347) (1334:1334:1334))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datab (332:332:332) (427:427:427))
        (PORT datac (714:714:714) (729:729:729))
        (PORT datad (1011:1011:1011) (1021:1021:1021))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1548:1548:1548) (1506:1506:1506))
        (PORT datac (1508:1508:1508) (1564:1564:1564))
        (PORT datad (1965:1965:1965) (1951:1951:1951))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu_custom_instruction_master_multi_xconnect\|ci_slave_done\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2491:2491:2491) (2537:2537:2537))
        (PORT datab (1633:1633:1633) (1773:1773:1773))
        (PORT datac (1714:1714:1714) (1716:1716:1716))
        (PORT datad (1338:1338:1338) (1308:1308:1308))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_ci_multi_clk_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1387:1387:1387))
        (PORT datab (1375:1375:1375) (1420:1420:1420))
        (PORT datad (1007:1007:1007) (989:989:989))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_ci_multi_clk_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu_custom_instruction_master_multi_xconnect\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2496:2496:2496) (2543:2543:2543))
        (PORT datab (1627:1627:1627) (1766:1766:1766))
        (PORT datac (1716:1716:1716) (1717:1717:1717))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1568:1568:1568))
        (PORT datab (304:304:304) (393:393:393))
        (PORT datac (1330:1330:1330) (1304:1304:1304))
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2574:2574:2574) (2505:2505:2505))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_5\|stage_output\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (1393:1393:1393) (1414:1414:1414))
        (PORT datac (786:786:786) (796:796:796))
        (PORT datad (1066:1066:1066) (1070:1070:1070))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (796:796:796))
        (PORT datab (994:994:994) (982:982:982))
        (PORT datac (243:243:243) (281:281:281))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[12\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (801:801:801))
        (PORT datab (775:775:775) (780:780:780))
        (PORT datac (2270:2270:2270) (2290:2290:2290))
        (PORT datad (809:809:809) (865:865:865))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_2\|stage_output\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1408:1408:1408))
        (PORT datac (1257:1257:1257) (1339:1339:1339))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[12\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (997:997:997))
        (PORT datab (1050:1050:1050) (1072:1072:1072))
        (PORT datac (740:740:740) (790:790:790))
        (PORT datad (748:748:748) (760:760:760))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[12\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (990:990:990) (977:977:977))
        (PORT datac (1018:1018:1018) (1006:1006:1006))
        (PORT datad (1313:1313:1313) (1284:1284:1284))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_0\|stage_output\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (860:860:860))
        (PORT datab (1088:1088:1088) (1105:1105:1105))
        (PORT datac (805:805:805) (866:866:866))
        (PORT datad (763:763:763) (774:774:774))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_5\|stage_output\[16\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (462:462:462))
        (PORT datab (1491:1491:1491) (1526:1526:1526))
        (PORT datac (724:724:724) (725:725:725))
        (PORT datad (733:733:733) (746:746:746))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[23\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (950:950:950) (929:929:929))
        (PORT datac (786:786:786) (863:863:863))
        (PORT datad (1079:1079:1079) (1125:1125:1125))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_5\|stage_output\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1674:1674:1674) (1693:1693:1693))
        (PORT datad (743:743:743) (779:779:779))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block2\|bit_7\|stage_output\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (590:590:590))
        (PORT datad (796:796:796) (859:859:859))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_2\|stage_output\[0\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (469:469:469))
        (PORT datab (1054:1054:1054) (1093:1093:1093))
        (PORT datac (1033:1033:1033) (1078:1078:1078))
        (PORT datad (956:956:956) (950:950:950))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_5\|stage_output\[26\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (462:462:462))
        (PORT datac (753:753:753) (767:767:767))
        (PORT datad (1444:1444:1444) (1481:1481:1481))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[12\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (729:729:729))
        (PORT datab (785:785:785) (791:791:791))
        (PORT datac (740:740:740) (763:763:763))
        (PORT datad (1044:1044:1044) (1064:1064:1064))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block2\|bit_6\|stage_output\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1561:1561:1561) (1559:1559:1559))
        (PORT datad (452:452:452) (513:513:513))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2235:2235:2235) (2312:2312:2312))
        (PORT datac (461:461:461) (519:519:519))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1068:1068:1068))
        (PORT datab (1068:1068:1068) (1051:1051:1051))
        (PORT datac (2017:2017:2017) (2009:2009:2009))
        (PORT datad (928:928:928) (894:894:894))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[5\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1303:1303:1303))
        (PORT datab (740:740:740) (736:736:736))
        (PORT datac (694:694:694) (688:688:688))
        (PORT datad (661:661:661) (648:648:648))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (777:777:777) (798:798:798))
        (PORT datac (954:954:954) (943:943:943))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (1870:1870:1870) (1874:1874:1874))
        (PORT datac (1432:1432:1432) (1462:1462:1462))
        (PORT datad (720:720:720) (719:719:719))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (459:459:459))
        (PORT datab (1090:1090:1090) (1070:1070:1070))
        (PORT datac (376:376:376) (379:379:379))
        (PORT datad (1707:1707:1707) (1714:1714:1714))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1613:1613:1613))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (817:817:817) (868:868:868))
        (PORT datad (1629:1629:1629) (1615:1615:1615))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2580:2580:2580) (2517:2517:2517))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[11\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (841:841:841))
        (PORT datab (848:848:848) (856:856:856))
        (PORT datac (1033:1033:1033) (1063:1063:1063))
        (PORT datad (625:625:625) (619:619:619))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (445:445:445))
        (PORT datab (250:250:250) (292:292:292))
        (PORT datac (1002:1002:1002) (996:996:996))
        (PORT datad (1482:1482:1482) (1495:1495:1495))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[11\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1094:1094:1094))
        (PORT datab (1120:1120:1120) (1175:1175:1175))
        (PORT datac (1079:1079:1079) (1121:1121:1121))
        (PORT datad (1079:1079:1079) (1131:1131:1131))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[11\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (460:460:460))
        (PORT datab (928:928:928) (919:919:919))
        (PORT datac (998:998:998) (972:972:972))
        (PORT datad (1021:1021:1021) (1014:1014:1014))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[11\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (820:820:820))
        (PORT datab (1363:1363:1363) (1404:1404:1404))
        (PORT datac (604:604:604) (593:593:593))
        (PORT datad (788:788:788) (832:832:832))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[11\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (300:300:300))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (212:212:212) (248:248:248))
        (PORT datad (241:241:241) (272:272:272))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_4\|stage_output\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1024:1024:1024) (1075:1075:1075))
        (PORT datad (1034:1034:1034) (1063:1063:1063))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[8\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (724:724:724))
        (PORT datab (1119:1119:1119) (1131:1131:1131))
        (PORT datac (1657:1657:1657) (1635:1635:1635))
        (PORT datad (747:747:747) (763:763:763))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (665:665:665))
        (PORT datab (731:731:731) (708:708:708))
        (PORT datac (798:798:798) (856:856:856))
        (PORT datad (1717:1717:1717) (1724:1724:1724))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2109:2109:2109))
        (PORT datab (642:642:642) (641:641:641))
        (PORT datac (1681:1681:1681) (1692:1692:1692))
        (PORT datad (711:711:711) (712:712:712))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_2\|stage_output\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1109:1109:1109))
        (PORT datab (1041:1041:1041) (1065:1065:1065))
        (PORT datac (983:983:983) (977:977:977))
        (PORT datad (410:410:410) (422:422:422))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_2\|stage_output\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (900:900:900))
        (PORT datab (2310:2310:2310) (2291:2291:2291))
        (PORT datac (979:979:979) (952:952:952))
        (PORT datad (211:211:211) (240:240:240))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1038:1038:1038))
        (PORT datab (1011:1011:1011) (1004:1004:1004))
        (PORT datac (969:969:969) (950:950:950))
        (PORT datad (1303:1303:1303) (1267:1267:1267))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1046:1046:1046))
        (PORT datab (994:994:994) (982:982:982))
        (PORT datac (237:237:237) (274:274:274))
        (PORT datad (1312:1312:1312) (1284:1284:1284))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_5\|stage_output\[12\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1182:1182:1182))
        (PORT datab (1055:1055:1055) (1093:1093:1093))
        (PORT datac (1032:1032:1032) (1078:1078:1078))
        (PORT datad (1075:1075:1075) (1136:1136:1136))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_6\|stage_output\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1409:1409:1409))
        (PORT datac (1257:1257:1257) (1340:1340:1340))
        (PORT datad (1012:1012:1012) (990:990:990))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_6\|stage_output\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1295:1295:1295))
        (PORT datab (1135:1135:1135) (1172:1172:1172))
        (PORT datac (1176:1176:1176) (1196:1196:1196))
        (PORT datad (1817:1817:1817) (1759:1759:1759))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[12\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (981:981:981))
        (PORT datab (796:796:796) (809:809:809))
        (PORT datac (598:598:598) (585:585:585))
        (PORT datad (1817:1817:1817) (1759:1759:1759))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (2033:2033:2033) (2035:2035:2035))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1381:1381:1381))
        (PORT datab (1307:1307:1307) (1369:1369:1369))
        (PORT datac (745:745:745) (757:757:757))
        (PORT datad (375:375:375) (381:381:381))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2152:2152:2152))
        (PORT ena (2069:2069:2069) (2024:2024:2024))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_0\|stage_output\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datad (1394:1394:1394) (1437:1437:1437))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_3\|stage_output\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (891:891:891))
        (PORT datab (1351:1351:1351) (1379:1379:1379))
        (PORT datac (1065:1065:1065) (1106:1106:1106))
        (PORT datad (1708:1708:1708) (1720:1720:1720))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_3\|stage_output\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1561:1561:1561))
        (PORT datab (2300:2300:2300) (2269:2269:2269))
        (PORT datac (739:739:739) (788:788:788))
        (PORT datad (1038:1038:1038) (1068:1068:1068))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_3\|stage_output\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1139:1139:1139))
        (PORT datab (1705:1705:1705) (1708:1708:1708))
        (PORT datac (224:224:224) (255:255:255))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_3\|stage_output\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1116:1116:1116))
        (PORT datab (433:433:433) (453:453:453))
        (PORT datac (1230:1230:1230) (1195:1195:1195))
        (PORT datad (721:721:721) (724:724:724))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_5\|stage_output\[12\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (434:434:434))
        (PORT datab (784:784:784) (791:791:791))
        (PORT datac (1029:1029:1029) (1011:1011:1011))
        (PORT datad (1007:1007:1007) (994:994:994))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_5\|stage_output\[12\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1927:1927:1927) (1868:1868:1868))
        (PORT datab (1970:1970:1970) (1926:1926:1926))
        (PORT datac (289:289:289) (391:391:391))
        (PORT datad (766:766:766) (765:765:765))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (2032:2032:2032) (2034:2034:2034))
        (PORT datad (375:375:375) (383:383:383))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_6\|stage_output\[26\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (444:444:444))
        (PORT datab (1265:1265:1265) (1278:1278:1278))
        (PORT datac (1385:1385:1385) (1369:1369:1369))
        (PORT datad (748:748:748) (756:756:756))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_5\|stage_output\[12\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (992:992:992))
        (PORT datac (1189:1189:1189) (1252:1252:1252))
        (PORT datad (220:220:220) (251:251:251))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_6\|stage_output\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (328:328:328))
        (PORT datab (1061:1061:1061) (1036:1036:1036))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (1059:1059:1059) (1058:1058:1058))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[11\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (849:849:849) (857:857:857))
        (PORT datac (1032:1032:1032) (1062:1062:1062))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_5\|stage_output\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (669:669:669))
        (PORT datab (1523:1523:1523) (1532:1532:1532))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1474:1474:1474) (1495:1495:1495))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (920:920:920))
        (PORT datab (750:750:750) (759:759:759))
        (PORT datac (2225:2225:2225) (2180:2180:2180))
        (PORT datad (705:705:705) (705:705:705))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2367:2367:2367) (2319:2319:2319))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_5\|stage_output\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (910:910:910))
        (PORT datab (1021:1021:1021) (1061:1061:1061))
        (PORT datac (1577:1577:1577) (1570:1570:1570))
        (PORT datad (480:480:480) (543:543:543))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_5\|stage_output\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (792:792:792))
        (PORT datac (240:240:240) (279:279:279))
        (PORT datad (935:935:935) (923:923:923))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1215:1215:1215))
        (PORT datab (1009:1009:1009) (991:991:991))
        (PORT datac (739:739:739) (743:743:743))
        (PORT datad (1664:1664:1664) (1669:1669:1669))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1827:1827:1827))
        (PORT datab (623:623:623) (621:621:621))
        (PORT datac (375:375:375) (379:379:379))
        (PORT datad (900:900:900) (979:979:979))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2423:2423:2423) (2391:2391:2391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[12\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (694:694:694))
        (PORT datab (1117:1117:1117) (1129:1129:1129))
        (PORT datac (1440:1440:1440) (1435:1435:1435))
        (PORT datad (746:746:746) (762:762:762))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1577:1577:1577))
        (PORT datab (1741:1741:1741) (1757:1757:1757))
        (PORT datac (701:701:701) (726:726:726))
        (PORT datad (215:215:215) (244:244:244))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[12\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1127:1127:1127))
        (PORT datab (1394:1394:1394) (1427:1427:1427))
        (PORT datac (1184:1184:1184) (1159:1159:1159))
        (PORT datad (720:720:720) (727:727:727))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[12\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (658:658:658))
        (PORT datab (507:507:507) (565:565:565))
        (PORT datac (1048:1048:1048) (1066:1066:1066))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (684:684:684))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (371:371:371) (374:374:374))
        (PORT datad (1707:1707:1707) (1714:1714:1714))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (429:429:429))
        (PORT datab (947:947:947) (1022:1022:1022))
        (PORT datac (404:404:404) (411:411:411))
        (PORT datad (1765:1765:1765) (1775:1775:1775))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2423:2423:2423) (2391:2391:2391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_1\|stage_output\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (432:432:432))
        (PORT datab (1351:1351:1351) (1382:1382:1382))
        (PORT datac (1816:1816:1816) (1901:1901:1901))
        (PORT datad (1047:1047:1047) (1066:1066:1066))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[23\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1079:1079:1079))
        (PORT datab (1052:1052:1052) (1107:1107:1107))
        (PORT datac (812:812:812) (876:876:876))
        (PORT datad (1078:1078:1078) (1128:1128:1128))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_1\|stage_output\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1016:1016:1016))
        (PORT datab (750:750:750) (772:772:772))
        (PORT datac (1049:1049:1049) (1029:1029:1029))
        (PORT datad (365:365:365) (366:366:366))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (244:244:244) (284:284:284))
        (PORT datac (1180:1180:1180) (1155:1155:1155))
        (PORT datad (994:994:994) (978:978:978))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[10\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (976:976:976))
        (PORT datab (707:707:707) (719:719:719))
        (PORT datac (697:697:697) (699:699:699))
        (PORT datad (666:666:666) (653:653:653))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_2\|stage_output\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (910:910:910))
        (PORT datab (766:766:766) (783:783:783))
        (PORT datac (1335:1335:1335) (1313:1313:1313))
        (PORT datad (481:481:481) (543:543:543))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block2\|bit_7\|stage_output\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (869:869:869))
        (PORT datab (831:831:831) (885:885:885))
        (PORT datac (1060:1060:1060) (1095:1095:1095))
        (PORT datad (1399:1399:1399) (1417:1417:1417))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block2\|bit_7\|stage_output\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (906:906:906))
        (PORT datac (1595:1595:1595) (1594:1594:1594))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block2\|bit_7\|stage_output\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (488:488:488))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datac (747:747:747) (755:755:755))
        (PORT datad (953:953:953) (953:953:953))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[26\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (832:832:832))
        (PORT datab (1046:1046:1046) (1019:1019:1019))
        (PORT datac (811:811:811) (861:861:861))
        (PORT datad (795:795:795) (859:859:859))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[10\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (767:767:767))
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (1635:1635:1635) (1654:1654:1654))
        (PORT datad (698:698:698) (703:703:703))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datab (473:473:473) (478:478:478))
        (PORT datac (1188:1188:1188) (1167:1167:1167))
        (PORT datad (621:621:621) (607:607:607))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[10\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1072:1072:1072))
        (PORT datab (1083:1083:1083) (1116:1116:1116))
        (PORT datac (1069:1069:1069) (1078:1078:1078))
        (PORT datad (1032:1032:1032) (1029:1029:1029))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1789:1789:1789) (1823:1823:1823))
        (PORT datac (1509:1509:1509) (1565:1565:1565))
        (PORT datad (968:968:968) (964:964:964))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1611:1611:1611))
        (PORT datab (748:748:748) (752:752:752))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1967:1967:1967) (1954:1954:1954))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2574:2574:2574) (2505:2505:2505))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1124:1124:1124))
        (PORT datab (1400:1400:1400) (1434:1434:1434))
        (PORT datac (1631:1631:1631) (1650:1650:1650))
        (PORT datad (739:739:739) (774:774:774))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[16\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1120:1120:1120))
        (PORT datab (680:680:680) (671:671:671))
        (PORT datac (981:981:981) (975:975:975))
        (PORT datad (703:703:703) (706:706:706))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[16\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1602:1602:1602))
        (PORT datab (1022:1022:1022) (1062:1062:1062))
        (PORT datac (1577:1577:1577) (1569:1569:1569))
        (PORT datad (454:454:454) (514:514:514))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[16\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (761:761:761))
        (PORT datab (1214:1214:1214) (1190:1190:1190))
        (PORT datac (407:407:407) (414:414:414))
        (PORT datad (995:995:995) (978:978:978))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (692:692:692))
        (PORT datab (1741:1741:1741) (1756:1756:1756))
        (PORT datac (1439:1439:1439) (1434:1434:1434))
        (PORT datad (1025:1025:1025) (1066:1066:1066))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (468:468:468))
        (PORT datab (1090:1090:1090) (1070:1070:1070))
        (PORT datac (369:369:369) (380:380:380))
        (PORT datad (1707:1707:1707) (1714:1714:1714))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1829:1829:1829))
        (PORT datab (947:947:947) (1021:1021:1021))
        (PORT datac (1508:1508:1508) (1461:1461:1461))
        (PORT datad (1623:1623:1623) (1584:1584:1584))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2423:2423:2423) (2391:2391:2391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[23\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (787:787:787) (863:863:863))
        (PORT datad (1078:1078:1078) (1123:1123:1123))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1057:1057:1057))
        (PORT datab (756:756:756) (774:774:774))
        (PORT datac (1510:1510:1510) (1566:1566:1566))
        (PORT datad (1067:1067:1067) (1072:1072:1072))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[1\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1926:1926:1926))
        (PORT datab (1075:1075:1075) (1116:1116:1116))
        (PORT datac (985:985:985) (988:988:988))
        (PORT datad (1022:1022:1022) (1054:1054:1054))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (449:449:449))
        (PORT datab (1788:1788:1788) (1823:1823:1823))
        (PORT datac (1509:1509:1509) (1565:1565:1565))
        (PORT datad (705:705:705) (708:708:708))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2011:2011:2011) (1995:1995:1995))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2574:2574:2574) (2505:2505:2505))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (460:460:460))
        (PORT datab (1063:1063:1063) (1081:1081:1081))
        (PORT datac (683:683:683) (676:676:676))
        (PORT datad (1000:1000:1000) (969:969:969))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (841:841:841))
        (PORT datab (703:703:703) (695:695:695))
        (PORT datac (603:603:603) (592:592:592))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (315:315:315))
        (PORT datac (699:699:699) (701:701:701))
        (PORT datad (663:663:663) (649:649:649))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[8\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1229:1229:1229))
        (PORT datab (883:883:883) (942:942:942))
        (PORT datac (1282:1282:1282) (1289:1289:1289))
        (PORT datad (780:780:780) (830:830:830))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[8\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (464:464:464))
        (PORT datab (1877:1877:1877) (1815:1815:1815))
        (PORT datac (405:405:405) (412:412:412))
        (PORT datad (717:717:717) (721:721:721))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[8\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (739:739:739))
        (PORT datab (729:729:729) (716:716:716))
        (PORT datac (649:649:649) (641:641:641))
        (PORT datad (701:701:701) (706:706:706))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (698:698:698) (746:746:746))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (1708:1708:1708) (1715:1715:1715))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (909:909:909))
        (PORT datab (943:943:943) (1016:1016:1016))
        (PORT datac (716:716:716) (725:725:725))
        (PORT datad (1767:1767:1767) (1778:1778:1778))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2423:2423:2423) (2391:2391:2391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_5\|stage_output\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (909:909:909))
        (PORT datab (1039:1039:1039) (1063:1063:1063))
        (PORT datac (1031:1031:1031) (1069:1069:1069))
        (PORT datad (1838:1838:1838) (1807:1807:1807))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_5\|stage_output\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1183:1183:1183))
        (PORT datab (1594:1594:1594) (1567:1567:1567))
        (PORT datac (1574:1574:1574) (1541:1541:1541))
        (PORT datad (1073:1073:1073) (1133:1133:1133))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (793:793:793))
        (PORT datab (991:991:991) (978:978:978))
        (PORT datac (241:241:241) (279:279:279))
        (PORT datad (936:936:936) (924:924:924))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_6\|stage_output\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1121:1121:1121) (1121:1121:1121))
        (PORT datad (1826:1826:1826) (1833:1833:1833))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1432:1432:1432) (1462:1462:1462))
        (PORT datad (244:244:244) (275:275:275))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1295:1295:1295))
        (PORT datab (1495:1495:1495) (1450:1450:1450))
        (PORT datac (1015:1015:1015) (1003:1003:1003))
        (PORT datad (220:220:220) (252:252:252))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2094:2094:2094) (2114:2114:2114))
        (PORT datab (1712:1712:1712) (1721:1721:1721))
        (PORT datac (934:934:934) (914:914:914))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_4\|stage_output\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1070:1070:1070))
        (PORT datab (715:715:715) (726:726:726))
        (PORT datac (1058:1058:1058) (1085:1085:1085))
        (PORT datad (1045:1045:1045) (1066:1066:1066))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_0\|stage_output\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (629:629:629))
        (PORT datab (1634:1634:1634) (1590:1590:1590))
        (PORT datac (688:688:688) (680:680:680))
        (PORT datad (1023:1023:1023) (1014:1014:1014))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[12\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1115:1115:1115))
        (PORT datab (768:768:768) (801:801:801))
        (PORT datac (863:863:863) (921:921:921))
        (PORT datad (1457:1457:1457) (1487:1487:1487))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block2\|bit_3\|stage_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (431:431:431))
        (PORT datab (1353:1353:1353) (1384:1384:1384))
        (PORT datac (1256:1256:1256) (1227:1227:1227))
        (PORT datad (956:956:956) (944:944:944))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_3\|stage_output\[16\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (471:471:471))
        (PORT datac (727:727:727) (733:733:733))
        (PORT datad (728:728:728) (736:736:736))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_4\|stage_output\[16\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (668:668:668))
        (PORT datab (779:779:779) (802:802:802))
        (PORT datac (1251:1251:1251) (1222:1222:1222))
        (PORT datad (1131:1131:1131) (1184:1184:1184))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block2\|bit_0\|stage_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (292:292:292))
        (PORT datad (1785:1785:1785) (1864:1864:1864))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_3\|stage_output\[26\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1366:1366:1366))
        (PORT datab (983:983:983) (992:992:992))
        (PORT datac (600:600:600) (586:586:586))
        (PORT datad (482:482:482) (545:545:545))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[26\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (765:765:765))
        (PORT datab (752:752:752) (761:761:761))
        (PORT datac (1216:1216:1216) (1170:1170:1170))
        (PORT datad (1296:1296:1296) (1318:1318:1318))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_4\|stage_output\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (814:814:814))
        (PORT datab (242:242:242) (279:279:279))
        (PORT datac (598:598:598) (583:583:583))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (417:417:417))
        (PORT datab (679:679:679) (671:671:671))
        (PORT datac (1504:1504:1504) (1545:1545:1545))
        (PORT datad (1580:1580:1580) (1536:1536:1536))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1006:1006:1006))
        (PORT datab (1713:1713:1713) (1723:1723:1723))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (1858:1858:1858) (1899:1899:1899))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[26\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (445:445:445))
        (PORT datac (1184:1184:1184) (1247:1247:1247))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_4\|stage_output\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (738:738:738))
        (PORT datab (1068:1068:1068) (1051:1051:1051))
        (PORT datac (796:796:796) (854:854:854))
        (PORT datad (1602:1602:1602) (1599:1599:1599))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_4\|stage_output\[0\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1386:1386:1386))
        (PORT datab (995:995:995) (987:987:987))
        (PORT datac (1034:1034:1034) (1028:1028:1028))
        (PORT datad (1332:1332:1332) (1360:1360:1360))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_4\|stage_output\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1075:1075:1075))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (997:997:997) (972:972:972))
        (PORT datad (728:728:728) (732:732:732))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[11\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (732:732:732))
        (PORT datac (1278:1278:1278) (1260:1260:1260))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_4\|stage_output\[12\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1095:1095:1095))
        (PORT datab (782:782:782) (805:805:805))
        (PORT datac (816:816:816) (871:871:871))
        (PORT datad (718:718:718) (717:717:717))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_4\|stage_output\[12\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datab (730:730:730) (746:746:746))
        (PORT datac (744:744:744) (754:754:754))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_4\|stage_output\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1533:1533:1533))
        (PORT datab (1046:1046:1046) (1026:1026:1026))
        (PORT datac (717:717:717) (717:717:717))
        (PORT datad (1283:1283:1283) (1269:1269:1269))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (286:286:286))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1431:1431:1431) (1461:1461:1461))
        (PORT datad (940:940:940) (928:928:928))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2001:2001:2001) (1976:1976:1976))
        (PORT datab (994:994:994) (964:964:964))
        (PORT datac (915:915:915) (887:887:887))
        (PORT datad (1812:1812:1812) (1835:1835:1835))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2396:2396:2396) (2352:2352:2352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[23\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (821:821:821))
        (PORT datab (1484:1484:1484) (1521:1521:1521))
        (PORT datac (1267:1267:1267) (1334:1334:1334))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_2\|stage_output\[26\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (798:798:798))
        (PORT datab (1079:1079:1079) (1061:1061:1061))
        (PORT datac (1399:1399:1399) (1382:1382:1382))
        (PORT datad (698:698:698) (706:706:706))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[7\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2219:2219:2219) (2220:2220:2220))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_2\|stage_output\[26\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1601:1601:1601))
        (PORT datab (1067:1067:1067) (1050:1050:1050))
        (PORT datac (1032:1032:1032) (1030:1030:1030))
        (PORT datad (703:703:703) (715:715:715))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_2\|stage_output\[26\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (245:245:245) (283:283:283))
        (PORT datac (404:404:404) (411:411:411))
        (PORT datad (590:590:590) (581:581:581))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (989:989:989))
        (PORT datab (707:707:707) (702:702:702))
        (PORT datac (1033:1033:1033) (1063:1063:1063))
        (PORT datad (1756:1756:1756) (1782:1782:1782))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1014:1014:1014))
        (PORT datab (2013:2013:2013) (1997:1997:1997))
        (PORT datac (1511:1511:1511) (1567:1567:1567))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2574:2574:2574) (2505:2505:2505))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_0\|stage_output\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1051:1051:1051) (1106:1106:1106))
        (PORT datac (1014:1014:1014) (1035:1035:1035))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1428:1428:1428))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (234:234:234) (268:268:268))
        (PORT datad (1079:1079:1079) (1128:1128:1128))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block2\|bit_1\|stage_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (717:717:717) (725:725:725))
        (PORT datad (1296:1296:1296) (1317:1317:1317))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_3\|stage_output\[26\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (814:814:814))
        (PORT datab (853:853:853) (865:865:865))
        (PORT datac (728:728:728) (734:734:734))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (966:966:966))
        (PORT datab (1746:1746:1746) (1767:1767:1767))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (596:596:596) (582:582:582))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (430:430:430))
        (PORT datab (1706:1706:1706) (1702:1702:1702))
        (PORT datac (720:720:720) (727:727:727))
        (PORT datad (1816:1816:1816) (1853:1853:1853))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (PORT ena (2361:2361:2361) (2320:2320:2320))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[23\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1418:1418:1418))
        (PORT datab (1075:1075:1075) (1116:1116:1116))
        (PORT datac (1062:1062:1062) (1102:1102:1102))
        (PORT datad (1019:1019:1019) (1051:1051:1051))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_1\|stage_output\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (432:432:432))
        (PORT datab (1066:1066:1066) (1053:1053:1053))
        (PORT datac (1313:1313:1313) (1282:1282:1282))
        (PORT datad (1892:1892:1892) (1886:1886:1886))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_1\|stage_output\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1020:1020:1020))
        (PORT datab (738:738:738) (757:757:757))
        (PORT datac (1183:1183:1183) (1158:1158:1158))
        (PORT datad (774:774:774) (787:787:787))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_5\|stage_output\[26\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1039:1039:1039))
        (PORT datab (1011:1011:1011) (1004:1004:1004))
        (PORT datac (969:969:969) (950:950:950))
        (PORT datad (724:724:724) (731:731:731))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_5\|stage_output\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (843:843:843))
        (PORT datab (719:719:719) (734:734:734))
        (PORT datac (1538:1538:1538) (1484:1484:1484))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1250:1250:1250))
        (PORT datab (720:720:720) (751:751:751))
        (PORT datac (670:670:670) (690:690:690))
        (PORT datad (1664:1664:1664) (1669:1669:1669))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_5\|stage_output\[26\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (999:999:999))
        (PORT datab (743:743:743) (763:763:763))
        (PORT datac (1346:1346:1346) (1327:1327:1327))
        (PORT datad (305:305:305) (392:392:392))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1828:1828:1828))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (898:898:898) (976:976:976))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2423:2423:2423) (2391:2391:2391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_3\|stage_output\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (763:763:763) (818:818:818))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[16\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1387:1387:1387))
        (PORT datab (1754:1754:1754) (1729:1729:1729))
        (PORT datac (1034:1034:1034) (1028:1028:1028))
        (PORT datad (1333:1333:1333) (1361:1361:1361))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[16\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1068:1068:1068))
        (PORT datab (1262:1262:1262) (1221:1221:1221))
        (PORT datac (1243:1243:1243) (1199:1199:1199))
        (PORT datad (376:376:376) (383:383:383))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[16\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (288:288:288))
        (PORT datac (1051:1051:1051) (1031:1031:1031))
        (PORT datad (1072:1072:1072) (1069:1069:1069))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[16\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1009:1009:1009))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (679:679:679))
        (PORT datab (244:244:244) (284:284:284))
        (PORT datac (212:212:212) (250:250:250))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[10\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (968:968:968))
        (PORT datab (730:730:730) (734:734:734))
        (PORT datac (1190:1190:1190) (1169:1169:1169))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[16\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (324:324:324))
        (PORT datab (1028:1028:1028) (1063:1063:1063))
        (PORT datac (1035:1035:1035) (1029:1029:1029))
        (PORT datad (1709:1709:1709) (1687:1687:1687))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (750:750:750))
        (PORT datab (1762:1762:1762) (1766:1766:1766))
        (PORT datac (623:623:623) (609:609:609))
        (PORT datad (606:606:606) (582:582:582))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1057:1057:1057))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1828:1828:1828) (1866:1866:1866))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (2400:2400:2400) (2360:2360:2360))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2331:2331:2331) (2357:2357:2357))
        (PORT datad (825:825:825) (883:883:883))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[23\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1036:1036:1036))
        (PORT datab (1111:1111:1111) (1165:1165:1165))
        (PORT datac (786:786:786) (862:862:862))
        (PORT datad (999:999:999) (968:968:968))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[23\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (481:481:481))
        (PORT datab (845:845:845) (900:900:900))
        (PORT datac (1176:1176:1176) (1140:1140:1140))
        (PORT datad (770:770:770) (782:782:782))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[23\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (566:566:566))
        (PORT datab (793:793:793) (805:805:805))
        (PORT datac (1440:1440:1440) (1435:1435:1435))
        (PORT datad (674:674:674) (674:674:674))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[26\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2144:2144:2144) (2230:2230:2230))
        (PORT datab (1160:1160:1160) (1222:1222:1222))
        (PORT datac (989:989:989) (972:972:972))
        (PORT datad (748:748:748) (762:762:762))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[23\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1047:1047:1047))
        (PORT datab (951:951:951) (942:942:942))
        (PORT datac (752:752:752) (758:758:758))
        (PORT datad (733:733:733) (740:740:740))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block2\|bit_2\|stage_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (766:766:766))
        (PORT datad (1398:1398:1398) (1441:1441:1441))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1036:1036:1036) (1028:1028:1028))
        (PORT datac (753:753:753) (768:768:768))
        (PORT datad (221:221:221) (254:254:254))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[23\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1377:1377:1377))
        (PORT datab (1359:1359:1359) (1337:1337:1337))
        (PORT datac (940:940:940) (916:916:916))
        (PORT datad (757:757:757) (761:761:761))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1792:1792:1792) (1814:1814:1814))
        (PORT datab (728:728:728) (744:744:744))
        (PORT datac (209:209:209) (243:243:243))
        (PORT datad (739:739:739) (740:740:740))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1943:1943:1943) (1887:1887:1887))
        (PORT datab (2046:2046:2046) (2028:2028:2028))
        (PORT datac (1459:1459:1459) (1498:1498:1498))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2184:2184:2184) (2153:2153:2153))
        (PORT ena (1999:1999:1999) (1945:1945:1945))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_4\|stage_output\[26\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1195:1195:1195))
        (PORT datab (1096:1096:1096) (1143:1143:1143))
        (PORT datac (1063:1063:1063) (1090:1090:1090))
        (PORT datad (1129:1129:1129) (1172:1172:1172))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_4\|stage_output\[26\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (482:482:482))
        (PORT datab (1089:1089:1089) (1107:1107:1107))
        (PORT datac (1548:1548:1548) (1529:1529:1529))
        (PORT datad (1009:1009:1009) (993:993:993))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (767:767:767))
        (PORT datac (1268:1268:1268) (1335:1335:1335))
        (PORT datad (1343:1343:1343) (1331:1331:1331))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (886:886:886))
        (PORT datab (771:771:771) (797:797:797))
        (PORT datac (1709:1709:1709) (1727:1727:1727))
        (PORT datad (318:318:318) (415:415:415))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_4\|stage_output\[26\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1398:1398:1398) (1432:1432:1432))
        (PORT datad (1041:1041:1041) (1074:1074:1074))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_4\|stage_output\[26\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (739:739:739) (759:759:759))
        (PORT datac (753:753:753) (751:751:751))
        (PORT datad (620:620:620) (616:616:616))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (800:800:800))
        (PORT datab (989:989:989) (973:973:973))
        (PORT datac (1709:1709:1709) (1727:1727:1727))
        (PORT datad (991:991:991) (981:981:981))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (417:417:417))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1270:1270:1270) (1337:1337:1337))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2152:2152:2152))
        (PORT ena (2069:2069:2069) (2024:2024:2024))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[12\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1387:1387:1387))
        (PORT datab (1482:1482:1482) (1519:1519:1519))
        (PORT datac (1263:1263:1263) (1329:1329:1329))
        (PORT datad (1330:1330:1330) (1357:1357:1357))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_6\|stage_output\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1183:1183:1183))
        (PORT datab (1062:1062:1062) (1041:1041:1041))
        (PORT datac (1025:1025:1025) (1022:1022:1022))
        (PORT datad (1080:1080:1080) (1142:1142:1142))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1049:1049:1049))
        (PORT datab (1007:1007:1007) (984:984:984))
        (PORT datac (677:677:677) (671:671:671))
        (PORT datad (747:747:747) (749:749:749))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (427:427:427))
        (PORT datab (1067:1067:1067) (1086:1086:1086))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1682:1682:1682) (1694:1694:1694))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1049:1049:1049))
        (PORT datab (266:266:266) (303:303:303))
        (PORT datac (1033:1033:1033) (1063:1063:1063))
        (PORT datad (1482:1482:1482) (1495:1495:1495))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (921:921:921))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2228:2228:2228) (2183:2183:2183))
        (PORT datad (717:717:717) (719:719:719))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2367:2367:2367) (2319:2319:2319))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_5\|stage_output\[23\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (927:927:927))
        (PORT datab (834:834:834) (889:889:889))
        (PORT datac (1350:1350:1350) (1386:1386:1386))
        (PORT datad (1398:1398:1398) (1416:1416:1416))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_5\|stage_output\[23\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (562:562:562))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1400:1400:1400) (1384:1384:1384))
        (PORT datad (736:736:736) (749:749:749))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_5\|stage_output\[23\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1037:1037:1037))
        (PORT datab (715:715:715) (703:703:703))
        (PORT datac (972:972:972) (948:948:948))
        (PORT datad (717:717:717) (719:719:719))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_5\|stage_output\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1140:1140:1140))
        (PORT datab (657:657:657) (657:657:657))
        (PORT datac (787:787:787) (864:864:864))
        (PORT datad (1313:1313:1313) (1323:1323:1323))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (994:994:994) (999:999:999))
        (PORT datad (1682:1682:1682) (1695:1695:1695))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (921:921:921))
        (PORT datab (405:405:405) (422:422:422))
        (PORT datac (2226:2226:2226) (2181:2181:2181))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2367:2367:2367) (2319:2319:2319))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_6\|stage_output\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1482:1482:1482) (1519:1519:1519))
        (PORT datac (1262:1262:1262) (1328:1328:1328))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_3\|stage_output\[16\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (709:709:709))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (1055:1055:1055) (1067:1067:1067))
        (PORT datad (1056:1056:1056) (1055:1055:1055))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block2\|bit_5\|stage_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (302:302:302))
        (PORT datac (1639:1639:1639) (1658:1658:1658))
        (PORT datad (696:696:696) (700:700:700))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_3\|stage_output\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (765:765:765))
        (PORT datab (1545:1545:1545) (1503:1503:1503))
        (PORT datac (814:814:814) (831:831:831))
        (PORT datad (1311:1311:1311) (1291:1291:1291))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (622:622:622) (619:619:619))
        (PORT datac (1706:1706:1706) (1733:1733:1733))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1417:1417:1417))
        (PORT datab (1545:1545:1545) (1580:1580:1580))
        (PORT datac (403:403:403) (410:410:410))
        (PORT datad (669:669:669) (697:697:697))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (736:736:736))
        (PORT datab (1711:1711:1711) (1721:1721:1721))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1860:1860:1860) (1901:1901:1901))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_3\|stage_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1144:1144:1144))
        (PORT datab (753:753:753) (795:795:795))
        (PORT datac (240:240:240) (282:282:282))
        (PORT datad (1013:1013:1013) (991:991:991))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[11\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1258:1258:1258) (1230:1230:1230))
        (PORT datad (1476:1476:1476) (1497:1497:1497))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (843:843:843))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (1006:1006:1006) (998:998:998))
        (PORT datad (625:625:625) (619:619:619))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_2\|stage_output\[16\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1003:1003:1003))
        (PORT datab (1125:1125:1125) (1185:1185:1185))
        (PORT datac (780:780:780) (792:792:792))
        (PORT datad (997:997:997) (981:981:981))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_2\|stage_output\[16\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1123:1123:1123))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (227:227:227) (259:259:259))
        (PORT datad (968:968:968) (956:956:956))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1389:1389:1389))
        (PORT datab (1853:1853:1853) (1904:1904:1904))
        (PORT datac (1328:1328:1328) (1325:1325:1325))
        (PORT datad (1330:1330:1330) (1357:1357:1357))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (791:791:791))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (1711:1711:1711) (1729:1729:1729))
        (PORT datad (922:922:922) (912:912:912))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_2\|stage_output\[16\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (861:861:861))
        (PORT datab (1144:1144:1144) (1177:1177:1177))
        (PORT datac (739:739:739) (761:761:761))
        (PORT datad (1008:1008:1008) (992:992:992))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (775:775:775) (779:779:779))
        (PORT datac (1267:1267:1267) (1334:1334:1334))
        (PORT datad (1342:1342:1342) (1330:1330:1330))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2152:2152:2152))
        (PORT ena (2069:2069:2069) (2024:2024:2024))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_2\|stage_output\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (462:462:462))
        (PORT datad (1444:1444:1444) (1481:1481:1481))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[26\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1196:1196:1196))
        (PORT datab (1097:1097:1097) (1144:1144:1144))
        (PORT datac (1076:1076:1076) (1120:1120:1120))
        (PORT datad (730:730:730) (773:773:773))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[26\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1132:1132:1132))
        (PORT datab (1109:1109:1109) (1163:1163:1163))
        (PORT datac (788:788:788) (864:864:864))
        (PORT datad (1306:1306:1306) (1315:1315:1315))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[26\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1034:1034:1034))
        (PORT datab (1019:1019:1019) (1045:1045:1045))
        (PORT datac (999:999:999) (987:987:987))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (822:822:822))
        (PORT datab (643:643:643) (641:641:641))
        (PORT datac (640:640:640) (631:631:631))
        (PORT datad (1014:1014:1014) (997:997:997))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (299:299:299))
        (PORT datab (1545:1545:1545) (1580:1580:1580))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1858:1858:1858) (1899:1899:1899))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (964:964:964))
        (PORT datab (1718:1718:1718) (1728:1728:1728))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1854:1854:1854) (1894:1894:1894))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[10\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1412:1412:1412))
        (PORT datab (1129:1129:1129) (1187:1187:1187))
        (PORT datac (1042:1042:1042) (1090:1090:1090))
        (PORT datad (1076:1076:1076) (1127:1127:1127))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1555:1555:1555))
        (PORT datab (1089:1089:1089) (1093:1093:1093))
        (PORT datac (786:786:786) (862:862:862))
        (PORT datad (1079:1079:1079) (1125:1125:1125))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[8\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1271:1271:1271))
        (PORT datab (1039:1039:1039) (1032:1032:1032))
        (PORT datac (754:754:754) (770:770:770))
        (PORT datad (1475:1475:1475) (1496:1496:1496))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (778:778:778) (777:777:777))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (846:846:846))
        (PORT datab (268:268:268) (307:307:307))
        (PORT datac (1537:1537:1537) (1484:1484:1484))
        (PORT datad (1006:1006:1006) (993:993:993))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2065:2065:2065) (2101:2101:2101))
        (PORT datab (396:396:396) (410:410:410))
        (PORT datac (1462:1462:1462) (1502:1502:1502))
        (PORT datad (1738:1738:1738) (1762:1762:1762))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (762:762:762))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1466:1466:1466) (1506:1506:1506))
        (PORT datad (1997:1997:1997) (1982:1982:1982))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2184:2184:2184) (2153:2153:2153))
        (PORT ena (1999:1999:1999) (1945:1945:1945))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[0\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (813:813:813))
        (PORT datab (2335:2335:2335) (2361:2361:2361))
        (PORT datac (964:964:964) (953:953:953))
        (PORT datad (825:825:825) (883:883:883))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[22\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (433:433:433))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1034:1034:1034) (1025:1025:1025))
        (PORT datad (1244:1244:1244) (1219:1219:1219))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[22\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (801:801:801))
        (PORT datab (768:768:768) (775:775:775))
        (PORT datac (715:715:715) (720:720:720))
        (PORT datad (1209:1209:1209) (1175:1175:1175))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1791:1791:1791) (1813:1813:1813))
        (PORT datab (835:835:835) (888:888:888))
        (PORT datac (821:821:821) (870:870:870))
        (PORT datad (1195:1195:1195) (1246:1246:1246))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1790:1790:1790) (1812:1812:1812))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (211:211:211) (246:246:246))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (2042:2042:2042) (2025:2025:2025))
        (PORT datac (1464:1464:1464) (1505:1505:1505))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2184:2184:2184) (2153:2153:2153))
        (PORT ena (1999:1999:1999) (1945:1945:1945))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (811:811:811) (875:875:875))
        (PORT datad (1080:1080:1080) (1130:1130:1130))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_5\|stage_output\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (482:482:482))
        (PORT datab (815:815:815) (823:823:823))
        (PORT datac (739:739:739) (762:762:762))
        (PORT datad (1346:1346:1346) (1332:1332:1332))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1083:1083:1083) (1115:1115:1115))
        (PORT datac (715:715:715) (730:730:730))
        (PORT datad (302:302:302) (390:390:390))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_5\|stage_output\[16\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (434:434:434))
        (PORT datab (1096:1096:1096) (1114:1114:1114))
        (PORT datac (1029:1029:1029) (1011:1011:1011))
        (PORT datad (778:778:778) (795:795:795))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_5\|stage_output\[16\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1526:1526:1526))
        (PORT datab (728:728:728) (715:715:715))
        (PORT datac (756:756:756) (775:775:775))
        (PORT datad (1817:1817:1817) (1759:1759:1759))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (960:960:960))
        (PORT datab (1071:1071:1071) (1104:1104:1104))
        (PORT datac (2031:2031:2031) (2033:2033:2033))
        (PORT datad (820:820:820) (835:835:835))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (2033:2033:2033) (2035:2035:2035))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1828:1828:1828))
        (PORT datab (948:948:948) (1023:1023:1023))
        (PORT datac (1004:1004:1004) (979:979:979))
        (PORT datad (684:684:684) (686:686:686))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2423:2423:2423) (2391:2391:2391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_3\|stage_output\[16\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (705:705:705))
        (PORT datab (743:743:743) (745:745:745))
        (PORT datac (1636:1636:1636) (1655:1655:1655))
        (PORT datad (758:758:758) (766:766:766))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (778:778:778))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (607:607:607) (595:595:595))
        (PORT datad (227:227:227) (249:249:249))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1080:1080:1080))
        (PORT datab (1763:1763:1763) (1767:1767:1767))
        (PORT datac (619:619:619) (601:601:601))
        (PORT datad (365:365:365) (365:365:365))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[26\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (962:962:962))
        (PORT datab (1024:1024:1024) (1034:1034:1034))
        (PORT datac (683:683:683) (699:699:699))
        (PORT datad (683:683:683) (686:686:686))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1860:1860:1860) (1906:1906:1906))
        (PORT datac (1007:1007:1007) (1014:1014:1014))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (2400:2400:2400) (2360:2360:2360))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1183:1183:1183))
        (PORT datab (1098:1098:1098) (1137:1137:1137))
        (PORT datac (1404:1404:1404) (1446:1446:1446))
        (PORT datad (1074:1074:1074) (1135:1135:1135))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1643:1643:1643))
        (PORT datab (1117:1117:1117) (1129:1129:1129))
        (PORT datac (980:980:980) (973:973:973))
        (PORT datad (674:674:674) (673:673:673))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1505:1505:1505))
        (PORT datab (737:737:737) (733:733:733))
        (PORT datac (950:950:950) (940:940:940))
        (PORT datad (668:668:668) (654:654:654))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (708:708:708))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1954:1954:1954) (1933:1933:1933))
        (PORT datad (1813:1813:1813) (1837:1837:1837))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2396:2396:2396) (2352:2352:2352))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[31\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1315:1315:1315) (1319:1319:1319))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1450:1450:1450) (1525:1525:1525))
        (PORT datad (274:274:274) (354:354:354))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (PORT ena (1474:1474:1474) (1445:1445:1445))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[31\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2009:2009:2009) (1992:1992:1992))
        (PORT datab (1135:1135:1135) (1182:1182:1182))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (1274:1274:1274) (1244:1244:1244))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[22\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1391:1391:1391))
        (PORT datab (1366:1366:1366) (1378:1378:1378))
        (PORT datad (1034:1034:1034) (1065:1065:1065))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[31\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1644:1644:1644))
        (PORT datab (513:513:513) (533:533:533))
        (PORT datac (651:651:651) (631:631:631))
        (PORT datad (421:421:421) (437:437:437))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[31\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (738:738:738))
        (PORT datab (705:705:705) (692:692:692))
        (PORT datac (775:775:775) (795:795:795))
        (PORT datad (729:729:729) (726:726:726))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[31\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1008:1008:1008))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (269:269:269) (360:360:360))
        (PORT datad (715:715:715) (732:732:732))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[31\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1463:1463:1463))
        (PORT datab (1192:1192:1192) (1256:1256:1256))
        (PORT datac (693:693:693) (702:702:702))
        (PORT datad (451:451:451) (491:491:491))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[30\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (973:973:973))
        (PORT datab (1083:1083:1083) (1128:1128:1128))
        (PORT datad (911:911:911) (850:850:850))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2055:2055:2055) (2080:2080:2080))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT sload (1214:1214:1214) (1324:1324:1324))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[30\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1020:1020:1020) (1042:1042:1042))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2687:2687:2687) (2653:2653:2653))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[30\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1943:1943:1943) (2048:2048:2048))
        (PORT datab (2848:2848:2848) (2834:2834:2834))
        (PORT datac (1325:1325:1325) (1299:1299:1299))
        (PORT datad (664:664:664) (695:695:695))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[30\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1384:1384:1384))
        (PORT datab (1108:1108:1108) (1169:1169:1169))
        (PORT datac (1130:1130:1130) (1179:1179:1179))
        (PORT datad (1525:1525:1525) (1563:1563:1563))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[30\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (1026:1026:1026) (1036:1036:1036))
        (PORT datad (1004:1004:1004) (1005:1005:1005))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[30\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (446:446:446))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1027:1027:1027) (1037:1037:1037))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[30\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (408:408:408))
        (PORT datab (746:746:746) (771:771:771))
        (PORT datac (983:983:983) (966:966:966))
        (PORT datad (692:692:692) (676:676:676))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_mem_byte_en\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (333:333:333))
        (PORT datab (851:851:851) (911:911:911))
        (PORT datac (453:453:453) (468:468:468))
        (PORT datad (1170:1170:1170) (1229:1229:1229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1343:1343:1343) (1369:1369:1369))
        (PORT datad (293:293:293) (374:374:374))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4844:4844:4844) (4861:4861:4861))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (6438:6438:6438) (6330:6330:6330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3336:3336:3336))
        (PORT d[1] (4345:4345:4345) (4330:4330:4330))
        (PORT d[2] (2943:2943:2943) (3047:3047:3047))
        (PORT d[3] (3406:3406:3406) (3518:3518:3518))
        (PORT d[4] (5244:5244:5244) (5167:5167:5167))
        (PORT d[5] (5386:5386:5386) (5375:5375:5375))
        (PORT d[6] (5163:5163:5163) (5123:5123:5123))
        (PORT d[7] (5198:5198:5198) (5107:5107:5107))
        (PORT d[8] (3958:3958:3958) (4069:4069:4069))
        (PORT d[9] (4413:4413:4413) (4457:4457:4457))
        (PORT d[10] (5769:5769:5769) (5939:5939:5939))
        (PORT d[11] (4961:4961:4961) (4925:4925:4925))
        (PORT d[12] (4211:4211:4211) (4333:4333:4333))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (6434:6434:6434) (6326:6326:6326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4232:4232:4232) (4263:4263:4263))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (6434:6434:6434) (6326:6326:6326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4476:4476:4476) (4465:4465:4465))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (6438:6438:6438) (6330:6330:6330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT d[0] (6438:6438:6438) (6330:6330:6330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4872:4872:4872) (4891:4891:4891))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (6708:6708:6708) (6615:6615:6615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3462:3462:3462))
        (PORT d[1] (3756:3756:3756) (3763:3763:3763))
        (PORT d[2] (2969:2969:2969) (3084:3084:3084))
        (PORT d[3] (3413:3413:3413) (3526:3526:3526))
        (PORT d[4] (5220:5220:5220) (5145:5145:5145))
        (PORT d[5] (5682:5682:5682) (5655:5655:5655))
        (PORT d[6] (5460:5460:5460) (5405:5405:5405))
        (PORT d[7] (4840:4840:4840) (4751:4751:4751))
        (PORT d[8] (3995:3995:3995) (4110:4110:4110))
        (PORT d[9] (4431:4431:4431) (4477:4477:4477))
        (PORT d[10] (5534:5534:5534) (5719:5719:5719))
        (PORT d[11] (4961:4961:4961) (4926:4926:4926))
        (PORT d[12] (3518:3518:3518) (3658:3658:3658))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT ena (6704:6704:6704) (6611:6611:6611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3548:3548:3548))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT ena (6704:6704:6704) (6611:6611:6611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4406:4406:4406) (4392:4392:4392))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (6708:6708:6708) (6615:6615:6615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT d[0] (6708:6708:6708) (6615:6615:6615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4464:4464:4464) (4485:4485:4485))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (7096:7096:7096) (6998:6998:6998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3257:3257:3257))
        (PORT d[1] (4519:4519:4519) (4519:4519:4519))
        (PORT d[2] (2632:2632:2632) (2762:2762:2762))
        (PORT d[3] (3919:3919:3919) (4117:4117:4117))
        (PORT d[4] (5222:5222:5222) (5142:5142:5142))
        (PORT d[5] (6101:6101:6101) (6085:6085:6085))
        (PORT d[6] (4794:4794:4794) (4759:4759:4759))
        (PORT d[7] (5572:5572:5572) (5482:5482:5482))
        (PORT d[8] (3973:3973:3973) (4093:4093:4093))
        (PORT d[9] (4722:4722:4722) (4765:4765:4765))
        (PORT d[10] (6157:6157:6157) (6335:6335:6335))
        (PORT d[11] (4625:4625:4625) (4593:4593:4593))
        (PORT d[12] (3529:3529:3529) (3665:3665:3665))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (7092:7092:7092) (6994:6994:6994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4599:4599:4599) (4695:4695:4695))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (7092:7092:7092) (6994:6994:6994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4846:4846:4846) (4834:4834:4834))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (7096:7096:7096) (6998:6998:6998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (7096:7096:7096) (6998:6998:6998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4435:4435:4435))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (6919:6919:6919) (6754:6754:6754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4418:4418:4418) (4511:4511:4511))
        (PORT d[1] (4327:4327:4327) (4397:4397:4397))
        (PORT d[2] (4082:4082:4082) (4236:4236:4236))
        (PORT d[3] (4676:4676:4676) (4880:4880:4880))
        (PORT d[4] (3751:3751:3751) (3694:3694:3694))
        (PORT d[5] (6492:6492:6492) (6520:6520:6520))
        (PORT d[6] (5664:5664:5664) (5834:5834:5834))
        (PORT d[7] (3768:3768:3768) (3744:3744:3744))
        (PORT d[8] (4304:4304:4304) (4431:4431:4431))
        (PORT d[9] (4733:4733:4733) (4809:4809:4809))
        (PORT d[10] (5921:5921:5921) (6142:6142:6142))
        (PORT d[11] (4953:4953:4953) (5048:5048:5048))
        (PORT d[12] (2739:2739:2739) (2828:2828:2828))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (6915:6915:6915) (6750:6750:6750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (3615:3615:3615))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (6915:6915:6915) (6750:6750:6750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3974:3974:3974) (3916:3916:3916))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (6919:6919:6919) (6754:6754:6754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (6919:6919:6919) (6754:6754:6754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2817:2817:2817) (2878:2878:2878))
        (PORT datab (2501:2501:2501) (2630:2630:2630))
        (PORT datac (1499:1499:1499) (1539:1539:1539))
        (PORT datad (1169:1169:1169) (1136:1136:1136))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1882:1882:1882) (1969:1969:1969))
        (PORT datab (2234:2234:2234) (2167:2167:2167))
        (PORT datac (2775:2775:2775) (2841:2841:2841))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2001:2001:2001) (1963:1963:1963))
        (PORT datab (3472:3472:3472) (3373:3373:3373))
        (PORT datac (2788:2788:2788) (2721:2721:2721))
        (PORT datad (863:863:863) (941:941:941))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1017:1017:1017))
        (PORT datab (846:846:846) (929:929:929))
        (PORT datac (249:249:249) (293:293:293))
        (PORT datad (1105:1105:1105) (1135:1135:1135))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT asdata (1785:1785:1785) (1829:1829:1829))
        (PORT clrn (2151:2151:2151) (2119:2119:2119))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1456:1456:1456))
        (PORT datab (376:376:376) (491:491:491))
        (PORT datad (1166:1166:1166) (1231:1231:1231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (646:646:646))
        (PORT datab (1063:1063:1063) (1073:1073:1073))
        (PORT datac (1443:1443:1443) (1484:1484:1484))
        (PORT datad (748:748:748) (765:765:765))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2128:2128:2128))
        (PORT ena (1720:1720:1720) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[30\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1882:1882:1882) (1941:1941:1941))
        (PORT datab (1117:1117:1117) (1169:1169:1169))
        (PORT datac (259:259:259) (343:343:343))
        (PORT datad (491:491:491) (513:513:513))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1705:1705:1705))
        (PORT datab (713:713:713) (690:690:690))
        (PORT datad (848:848:848) (923:923:923))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1986:1986:1986) (2016:2016:2016))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT sload (1214:1214:1214) (1324:1324:1324))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[29\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1220:1220:1220))
        (PORT datab (1120:1120:1120) (1178:1178:1178))
        (PORT datac (2304:2304:2304) (2328:2328:2328))
        (PORT datad (1322:1322:1322) (1324:1324:1324))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[29\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1023:1023:1023) (1053:1053:1053))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2375:2375:2375) (2335:2335:2335))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[29\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2496:2496:2496) (2543:2543:2543))
        (PORT datab (1628:1628:1628) (1768:1768:1768))
        (PORT datac (1716:1716:1716) (1717:1717:1717))
        (PORT datad (692:692:692) (715:715:715))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[29\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1281:1281:1281))
        (PORT datab (244:244:244) (282:282:282))
        (PORT datac (1219:1219:1219) (1249:1249:1249))
        (PORT datad (998:998:998) (997:997:997))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[29\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1282:1282:1282))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (377:377:377) (394:394:394))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[29\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (402:402:402))
        (PORT datab (750:750:750) (775:775:775))
        (PORT datac (986:986:986) (969:969:969))
        (PORT datad (628:628:628) (616:616:616))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3847:3847:3847) (3906:3906:3906))
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (PORT ena (4874:4874:4874) (4915:4915:4915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2738:2738:2738))
        (PORT d[1] (5419:5419:5419) (5501:5501:5501))
        (PORT d[2] (3299:3299:3299) (3373:3373:3373))
        (PORT d[3] (2991:2991:2991) (3085:3085:3085))
        (PORT d[4] (3143:3143:3143) (3082:3082:3082))
        (PORT d[5] (4188:4188:4188) (4100:4100:4100))
        (PORT d[6] (5258:5258:5258) (5322:5322:5322))
        (PORT d[7] (4329:4329:4329) (4423:4423:4423))
        (PORT d[8] (4626:4626:4626) (4695:4695:4695))
        (PORT d[9] (6121:6121:6121) (6090:6090:6090))
        (PORT d[10] (3449:3449:3449) (3396:3396:3396))
        (PORT d[11] (4471:4471:4471) (4643:4643:4643))
        (PORT d[12] (2864:2864:2864) (2980:2980:2980))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
        (PORT ena (4870:4870:4870) (4911:4911:4911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7286:7286:7286) (7381:7381:7381))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
        (PORT ena (4870:4870:4870) (4911:4911:4911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2803:2803:2803))
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (PORT ena (4874:4874:4874) (4915:4915:4915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (PORT d[0] (4874:4874:4874) (4915:4915:4915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3230:3230:3230))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT ena (6366:6366:6366) (6262:6262:6262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4406:4406:4406) (4473:4473:4473))
        (PORT d[1] (4616:4616:4616) (4667:4667:4667))
        (PORT d[2] (4430:4430:4430) (4560:4560:4560))
        (PORT d[3] (4010:4010:4010) (4249:4249:4249))
        (PORT d[4] (6511:6511:6511) (6558:6558:6558))
        (PORT d[5] (6312:6312:6312) (6417:6417:6417))
        (PORT d[6] (5568:5568:5568) (5702:5702:5702))
        (PORT d[7] (4355:4355:4355) (4282:4282:4282))
        (PORT d[8] (5081:5081:5081) (5198:5198:5198))
        (PORT d[9] (5242:5242:5242) (5315:5315:5315))
        (PORT d[10] (6335:6335:6335) (6561:6561:6561))
        (PORT d[11] (3836:3836:3836) (3901:3901:3901))
        (PORT d[12] (3298:3298:3298) (3455:3455:3455))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (6362:6362:6362) (6258:6258:6258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5298:5298:5298) (5449:5449:5449))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (6362:6362:6362) (6258:6258:6258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4958:4958:4958) (4920:4920:4920))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT ena (6366:6366:6366) (6262:6262:6262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT d[0] (6366:6366:6366) (6262:6262:6262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1547:1547:1547))
        (PORT datab (3706:3706:3706) (3901:3901:3901))
        (PORT datac (1753:1753:1753) (1759:1759:1759))
        (PORT datad (2143:2143:2143) (2226:2226:2226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4546:4546:4546) (4537:4537:4537))
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (PORT ena (2883:2883:2883) (2910:2910:2910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2656:2656:2656))
        (PORT d[1] (1319:1319:1319) (1307:1307:1307))
        (PORT d[2] (5002:5002:5002) (5134:5134:5134))
        (PORT d[3] (1518:1518:1518) (1526:1526:1526))
        (PORT d[4] (2308:2308:2308) (2274:2274:2274))
        (PORT d[5] (1402:1402:1402) (1382:1382:1382))
        (PORT d[6] (1345:1345:1345) (1342:1342:1342))
        (PORT d[7] (2099:2099:2099) (2088:2088:2088))
        (PORT d[8] (1309:1309:1309) (1288:1288:1288))
        (PORT d[9] (1392:1392:1392) (1371:1371:1371))
        (PORT d[10] (2332:2332:2332) (2304:2304:2304))
        (PORT d[11] (1773:1773:1773) (1773:1773:1773))
        (PORT d[12] (3463:3463:3463) (3551:3551:3551))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
        (PORT ena (2879:2879:2879) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1674:1674:1674))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
        (PORT ena (2879:2879:2879) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (3136:3136:3136))
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (PORT ena (2883:2883:2883) (2910:2910:2910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (PORT d[0] (2883:2883:2883) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3213:3213:3213))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT ena (6623:6623:6623) (6534:6534:6534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4391:4391:4391) (4456:4456:4456))
        (PORT d[1] (3869:3869:3869) (3916:3916:3916))
        (PORT d[2] (2949:2949:2949) (3102:3102:3102))
        (PORT d[3] (3696:3696:3696) (3931:3931:3931))
        (PORT d[4] (6199:6199:6199) (6254:6254:6254))
        (PORT d[5] (6335:6335:6335) (6443:6443:6443))
        (PORT d[6] (4923:4923:4923) (5087:5087:5087))
        (PORT d[7] (4340:4340:4340) (4265:4265:4265))
        (PORT d[8] (4732:4732:4732) (4857:4857:4857))
        (PORT d[9] (5241:5241:5241) (5314:5314:5314))
        (PORT d[10] (5962:5962:5962) (6189:6189:6189))
        (PORT d[11] (3541:3541:3541) (3609:3609:3609))
        (PORT d[12] (3289:3289:3289) (3445:3445:3445))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (PORT ena (6619:6619:6619) (6530:6530:6530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4029:4029:4029) (4032:4032:4032))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (PORT ena (6619:6619:6619) (6530:6530:6530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4945:4945:4945) (4906:4906:4906))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT ena (6623:6623:6623) (6534:6534:6534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (6623:6623:6623) (6534:6534:6534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1546:1546:1546))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1337:1337:1337) (1291:1291:1291))
        (PORT datad (2404:2404:2404) (2442:2442:2442))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1511:1511:1511))
        (PORT datab (260:260:260) (294:294:294))
        (PORT datac (1873:1873:1873) (1812:1812:1812))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1434:1434:1434) (1482:1482:1482))
        (PORT datad (263:263:263) (337:337:337))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[27\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1446:1446:1446) (1477:1477:1477))
        (PORT datab (1155:1155:1155) (1182:1182:1182))
        (PORT datac (1326:1326:1326) (1351:1351:1351))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1433:1433:1433) (1482:1482:1482))
        (PORT datad (267:267:267) (342:342:342))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1433:1433:1433) (1482:1482:1482))
        (PORT datad (266:266:266) (341:341:341))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1309:1309:1309))
        (PORT datab (353:353:353) (460:460:460))
        (PORT datad (318:318:318) (406:406:406))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[29\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (903:903:903))
        (PORT datab (1067:1067:1067) (1041:1041:1041))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1791:1791:1791) (1799:1799:1799))
        (PORT sload (1508:1508:1508) (1591:1591:1591))
        (PORT ena (1459:1459:1459) (1433:1433:1433))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[29\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1470:1470:1470))
        (PORT datab (1343:1343:1343) (1363:1363:1363))
        (PORT datad (999:999:999) (1025:1025:1025))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1434:1434:1434) (1482:1482:1482))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[30\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1448:1448:1448))
        (PORT datab (1133:1133:1133) (1177:1177:1177))
        (PORT datad (762:762:762) (813:813:813))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (263:263:263) (348:348:348))
        (PORT datad (1400:1400:1400) (1441:1441:1441))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[31\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1037:1037:1037))
        (PORT datab (1129:1129:1129) (1167:1167:1167))
        (PORT datac (1072:1072:1072) (1100:1100:1100))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (969:969:969))
        (PORT datac (1310:1310:1310) (1335:1335:1335))
        (PORT datad (821:821:821) (879:879:879))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_byteenable\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1098:1098:1098) (1154:1154:1154))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1093:1093:1093))
        (PORT d[1] (1084:1084:1084) (1051:1051:1051))
        (PORT d[2] (789:789:789) (773:773:773))
        (PORT d[3] (1077:1077:1077) (1055:1055:1055))
        (PORT d[4] (801:801:801) (783:783:783))
        (PORT d[5] (1142:1142:1142) (1103:1103:1103))
        (PORT d[6] (1062:1062:1062) (1040:1040:1040))
        (PORT d[7] (766:766:766) (749:749:749))
        (PORT d[9] (459:459:459) (461:461:461))
        (PORT d[10] (454:454:454) (452:452:452))
        (PORT d[11] (802:802:802) (783:783:783))
        (PORT d[12] (812:812:812) (808:808:808))
        (PORT d[13] (806:806:806) (785:785:785))
        (PORT d[14] (1062:1062:1062) (1043:1043:1043))
        (PORT d[15] (1705:1705:1705) (1646:1646:1646))
        (PORT d[16] (796:796:796) (783:783:783))
        (PORT clk (2533:2533:2533) (2565:2565:2565))
        (PORT ena (6321:6321:6321) (6287:6287:6287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1011:1011:1011))
        (PORT d[1] (802:802:802) (795:795:795))
        (PORT d[2] (806:806:806) (795:795:795))
        (PORT d[3] (1655:1655:1655) (1653:1653:1653))
        (PORT d[4] (1460:1460:1460) (1442:1442:1442))
        (PORT d[5] (1139:1139:1139) (1120:1120:1120))
        (PORT d[6] (1007:1007:1007) (978:978:978))
        (PORT d[7] (1027:1027:1027) (994:994:994))
        (PORT clk (2529:2529:2529) (2561:2561:2561))
        (PORT ena (6317:6317:6317) (6283:6283:6283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1207:1207:1207))
        (PORT clk (2529:2529:2529) (2561:2561:2561))
        (PORT ena (6317:6317:6317) (6283:6283:6283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1282:1282:1282))
        (PORT d[1] (1292:1292:1292) (1247:1247:1247))
        (PORT clk (2533:2533:2533) (2565:2565:2565))
        (PORT ena (6321:6321:6321) (6287:6287:6287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2565:2565:2565))
        (PORT d[0] (6321:6321:6321) (6287:6287:6287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|CRC_SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1102:1102:1102))
        (PORT datab (510:510:510) (562:562:562))
        (PORT datac (1372:1372:1372) (1403:1403:1403))
        (PORT datad (1035:1035:1035) (1049:1049:1049))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2012:2012:2012) (1953:1953:1953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[28\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1479:1479:1479))
        (PORT datab (1435:1435:1435) (1461:1461:1461))
        (PORT datad (456:456:456) (505:505:505))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1025:1025:1025))
        (PORT datab (846:846:846) (929:929:929))
        (PORT datac (249:249:249) (293:293:293))
        (PORT datad (1106:1106:1106) (1135:1135:1135))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT asdata (1840:1840:1840) (1907:1907:1907))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1457:1457:1457))
        (PORT datab (1122:1122:1122) (1156:1156:1156))
        (PORT datad (1172:1172:1172) (1238:1238:1238))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (771:771:771))
        (PORT datab (700:700:700) (713:713:713))
        (PORT datac (868:868:868) (951:951:951))
        (PORT datad (269:269:269) (308:308:308))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT ena (1922:1922:1922) (1944:1944:1944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[29\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1470:1470:1470))
        (PORT datab (1115:1115:1115) (1165:1165:1165))
        (PORT datac (259:259:259) (343:343:343))
        (PORT datad (478:478:478) (492:492:492))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[28\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1394:1394:1394))
        (PORT datab (857:857:857) (895:895:895))
        (PORT datac (399:399:399) (408:408:408))
        (PORT datad (364:364:364) (484:484:484))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[28\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1220:1220:1220))
        (PORT datab (1133:1133:1133) (1157:1157:1157))
        (PORT datac (1086:1086:1086) (1143:1143:1143))
        (PORT datad (1331:1331:1331) (1359:1359:1359))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[28\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (799:799:799) (857:857:857))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (2110:2110:2110) (2080:2080:2080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[28\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2498:2498:2498) (2546:2546:2546))
        (PORT datab (1626:1626:1626) (1765:1765:1765))
        (PORT datac (1053:1053:1053) (1068:1068:1068))
        (PORT datad (1781:1781:1781) (1751:1751:1751))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[28\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (712:712:712))
        (PORT datab (1035:1035:1035) (1024:1024:1024))
        (PORT datac (778:778:778) (798:798:798))
        (PORT datad (724:724:724) (726:726:726))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[28\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (725:725:725))
        (PORT datab (710:710:710) (695:695:695))
        (PORT datac (774:774:774) (793:793:793))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[28\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1011:1011:1011))
        (PORT datab (306:306:306) (396:396:396))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (718:718:718) (735:735:735))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1779:1779:1779))
        (PORT datab (514:514:514) (549:549:549))
        (PORT datac (1211:1211:1211) (1273:1273:1273))
        (PORT datad (1003:1003:1003) (991:991:991))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT asdata (2074:2074:2074) (2085:2085:2085))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (291:291:291))
        (PORT datab (1037:1037:1037) (1013:1013:1013))
        (PORT datad (1352:1352:1352) (1326:1326:1326))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (1006:1006:1006))
        (PORT datab (659:659:659) (666:666:666))
        (PORT datac (1017:1017:1017) (1057:1057:1057))
        (PORT datad (717:717:717) (721:721:721))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT ena (1922:1922:1922) (1944:1944:1944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[28\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1666:1666:1666))
        (PORT datab (1115:1115:1115) (1165:1165:1165))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (479:479:479) (493:493:493))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1884:1884:1884) (1807:1807:1807))
        (PORT clrn (2160:2160:2160) (2129:2129:2129))
        (PORT sload (1754:1754:1754) (1834:1834:1834))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (855:855:855))
        (PORT datac (1106:1106:1106) (1148:1148:1148))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[26\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1431:1431:1431) (1476:1476:1476))
        (PORT datac (1017:1017:1017) (1034:1034:1034))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (725:725:725))
        (PORT datab (1447:1447:1447) (1483:1483:1483))
        (PORT datac (1216:1216:1216) (1279:1279:1279))
        (PORT datad (958:958:958) (943:943:943))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT asdata (1499:1499:1499) (1529:1529:1529))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1374:1374:1374))
        (PORT datab (2239:2239:2239) (2202:2202:2202))
        (PORT datad (1290:1290:1290) (1308:1308:1308))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (1004:1004:1004))
        (PORT datab (924:924:924) (907:907:907))
        (PORT datac (1018:1018:1018) (1058:1058:1058))
        (PORT datad (718:718:718) (723:723:723))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT ena (1922:1922:1922) (1944:1944:1944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[27\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1221:1221:1221))
        (PORT datab (1364:1364:1364) (1387:1387:1387))
        (PORT datac (1086:1086:1086) (1143:1143:1143))
        (PORT datad (1372:1372:1372) (1393:1393:1393))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[27\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (377:377:377))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2375:2375:2375) (2335:2335:2335))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[27\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1758:1758:1758) (1769:1769:1769))
        (PORT datab (1626:1626:1626) (1765:1765:1765))
        (PORT datac (646:646:646) (679:679:679))
        (PORT datad (2789:2789:2789) (2797:2797:2797))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[27\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1050:1050:1050))
        (PORT datab (727:727:727) (715:715:715))
        (PORT datac (1159:1159:1159) (1170:1170:1170))
        (PORT datad (1277:1277:1277) (1300:1300:1300))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[27\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (914:914:914))
        (PORT datab (1328:1328:1328) (1349:1349:1349))
        (PORT datac (409:409:409) (423:423:423))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[27\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (566:566:566))
        (PORT datab (1076:1076:1076) (1072:1072:1072))
        (PORT datac (1030:1030:1030) (1056:1056:1056))
        (PORT datad (396:396:396) (397:397:397))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[27\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1119:1119:1119))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datac (1378:1378:1378) (1411:1411:1411))
        (PORT datad (480:480:480) (494:494:494))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[26\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (452:452:452))
        (PORT datab (1244:1244:1244) (1337:1337:1337))
        (PORT datac (808:808:808) (852:852:852))
        (PORT datad (362:362:362) (481:481:481))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[26\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (826:826:826) (876:876:876))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2430:2430:2430) (2398:2398:2398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[26\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2500:2500:2500) (2547:2547:2547))
        (PORT datab (1624:1624:1624) (1762:1762:1762))
        (PORT datac (1717:1717:1717) (1718:1718:1718))
        (PORT datad (1032:1032:1032) (1063:1063:1063))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[26\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1221:1221:1221))
        (PORT datab (1121:1121:1121) (1179:1179:1179))
        (PORT datac (826:826:826) (885:885:885))
        (PORT datad (2104:2104:2104) (2066:2066:2066))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[26\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (989:989:989))
        (PORT datab (736:736:736) (721:721:721))
        (PORT datac (996:996:996) (1006:1006:1006))
        (PORT datad (1275:1275:1275) (1298:1298:1298))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[26\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (654:654:654))
        (PORT datab (1327:1327:1327) (1347:1347:1347))
        (PORT datac (695:695:695) (698:698:698))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[26\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (416:416:416))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (1033:1033:1033) (1060:1060:1060))
        (PORT datad (1028:1028:1028) (1029:1029:1029))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (729:729:729))
        (PORT datab (1445:1445:1445) (1481:1481:1481))
        (PORT datac (1220:1220:1220) (1284:1284:1284))
        (PORT datad (987:987:987) (971:971:971))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT asdata (1729:1729:1729) (1748:1748:1748))
        (PORT clrn (2151:2151:2151) (2119:2119:2119))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1457:1457:1457))
        (PORT datab (373:373:373) (488:488:488))
        (PORT datad (1172:1172:1172) (1239:1239:1239))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1411:1411:1411) (1440:1440:1440))
        (PORT datac (746:746:746) (807:807:807))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3338:3338:3338))
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT ena (5212:5212:5212) (5259:5259:5259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2796:2796:2796))
        (PORT d[1] (5087:5087:5087) (5162:5162:5162))
        (PORT d[2] (2167:2167:2167) (2251:2251:2251))
        (PORT d[3] (2680:2680:2680) (2784:2784:2784))
        (PORT d[4] (3142:3142:3142) (3081:3081:3081))
        (PORT d[5] (7625:7625:7625) (7665:7665:7665))
        (PORT d[6] (5179:5179:5179) (5231:5231:5231))
        (PORT d[7] (4037:4037:4037) (4131:4131:4131))
        (PORT d[8] (4619:4619:4619) (4686:4686:4686))
        (PORT d[9] (5215:5215:5215) (5368:5368:5368))
        (PORT d[10] (3418:3418:3418) (3359:3359:3359))
        (PORT d[11] (4774:4774:4774) (4948:4948:4948))
        (PORT d[12] (2856:2856:2856) (2970:2970:2970))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (5208:5208:5208) (5255:5255:5255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6606:6606:6606) (6725:6725:6725))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (5208:5208:5208) (5255:5255:5255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (3025:3025:3025))
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT ena (5212:5212:5212) (5259:5259:5259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT d[0] (5212:5212:5212) (5259:5259:5259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3311:3311:3311))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT ena (3299:3299:3299) (3319:3319:3319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2287:2287:2287))
        (PORT d[1] (2058:2058:2058) (2027:2027:2027))
        (PORT d[2] (4669:4669:4669) (4808:4808:4808))
        (PORT d[3] (3434:3434:3434) (3570:3570:3570))
        (PORT d[4] (2321:2321:2321) (2286:2286:2286))
        (PORT d[5] (4309:4309:4309) (4417:4417:4417))
        (PORT d[6] (1352:1352:1352) (1347:1347:1347))
        (PORT d[7] (1359:1359:1359) (1361:1361:1361))
        (PORT d[8] (4785:4785:4785) (4780:4780:4780))
        (PORT d[9] (1674:1674:1674) (1651:1651:1651))
        (PORT d[10] (2319:2319:2319) (2286:2286:2286))
        (PORT d[11] (2047:2047:2047) (2032:2032:2032))
        (PORT d[12] (3513:3513:3513) (3605:3605:3605))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
        (PORT ena (3295:3295:3295) (3315:3315:3315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3027:3027:3027))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
        (PORT ena (3295:3295:3295) (3315:3315:3315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3241:3241:3241))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT ena (3299:3299:3299) (3319:3319:3319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (3299:3299:3299) (3319:3319:3319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2215:2215:2215) (2148:2148:2148))
        (PORT datab (1405:1405:1405) (1379:1379:1379))
        (PORT datac (2062:2062:2062) (2126:2126:2126))
        (PORT datad (2118:2118:2118) (2165:2165:2165))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3219:3219:3219))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT ena (6899:6899:6899) (6747:6747:6747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3673:3673:3673) (3761:3761:3761))
        (PORT d[1] (4614:4614:4614) (4664:4664:4664))
        (PORT d[2] (3377:3377:3377) (3560:3560:3560))
        (PORT d[3] (3921:3921:3921) (4125:4125:4125))
        (PORT d[4] (6881:6881:6881) (6975:6975:6975))
        (PORT d[5] (6175:6175:6175) (6202:6202:6202))
        (PORT d[6] (4969:4969:4969) (5132:5132:5132))
        (PORT d[7] (3726:3726:3726) (3688:3688:3688))
        (PORT d[8] (4268:4268:4268) (4316:4316:4316))
        (PORT d[9] (4722:4722:4722) (4794:4794:4794))
        (PORT d[10] (5947:5947:5947) (6171:6171:6171))
        (PORT d[11] (4245:4245:4245) (4347:4347:4347))
        (PORT d[12] (3009:3009:3009) (3096:3096:3096))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT ena (6895:6895:6895) (6743:6743:6743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4025:4025:4025) (4035:4035:4035))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT ena (6895:6895:6895) (6743:6743:6743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4007:4007:4007) (3940:3940:3940))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT ena (6899:6899:6899) (6747:6747:6747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT d[0] (6899:6899:6899) (6747:6747:6747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3566:3566:3566) (3654:3654:3654))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT ena (7131:7131:7131) (6994:6994:6994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4025:4025:4025) (4088:4088:4088))
        (PORT d[1] (3985:3985:3985) (4048:4048:4048))
        (PORT d[2] (3698:3698:3698) (3837:3837:3837))
        (PORT d[3] (3987:3987:3987) (4223:4223:4223))
        (PORT d[4] (6876:6876:6876) (6907:6907:6907))
        (PORT d[5] (6334:6334:6334) (6437:6437:6437))
        (PORT d[6] (4847:4847:4847) (5010:5010:5010))
        (PORT d[7] (4636:4636:4636) (4552:4552:4552))
        (PORT d[8] (4387:4387:4387) (4509:4509:4509))
        (PORT d[9] (4800:4800:4800) (4880:4880:4880))
        (PORT d[10] (5934:5934:5934) (6159:6159:6159))
        (PORT d[11] (4105:4105:4105) (4164:4164:4164))
        (PORT d[12] (3200:3200:3200) (3339:3339:3339))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (7127:7127:7127) (6990:6990:6990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5462:5462:5462) (5620:5620:5620))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (7127:7127:7127) (6990:6990:6990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4365:4365:4365))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT ena (7131:7131:7131) (6994:6994:6994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT d[0] (7131:7131:7131) (6994:6994:6994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2166:2166:2166) (2209:2209:2209))
        (PORT datac (3691:3691:3691) (3641:3641:3641))
        (PORT datad (3750:3750:3750) (3675:3675:3675))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (465:465:465))
        (PORT datab (1685:1685:1685) (1659:1659:1659))
        (PORT datac (1954:1954:1954) (1919:1919:1919))
        (PORT datad (857:857:857) (935:935:935))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (763:763:763))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1439:1439:1439) (1479:1479:1479))
        (PORT datad (744:744:744) (761:761:761))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2128:2128:2128))
        (PORT ena (1720:1720:1720) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[26\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1635:1635:1635))
        (PORT datab (1118:1118:1118) (1170:1170:1170))
        (PORT datac (718:718:718) (747:747:747))
        (PORT datad (496:496:496) (518:518:518))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[25\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (783:783:783))
        (PORT datab (1246:1246:1246) (1340:1340:1340))
        (PORT datac (815:815:815) (860:860:860))
        (PORT datad (367:367:367) (487:487:487))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[25\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (287:287:287) (389:389:389))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2184:2184:2184) (2153:2153:2153))
        (PORT ena (2106:2106:2106) (2084:2084:2084))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[25\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2489:2489:2489) (2533:2533:2533))
        (PORT datab (1240:1240:1240) (1278:1278:1278))
        (PORT datac (1593:1593:1593) (1729:1729:1729))
        (PORT datad (1779:1779:1779) (1748:1748:1748))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[25\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3045:3045:3045) (3080:3080:3080))
        (PORT datab (1121:1121:1121) (1167:1167:1167))
        (PORT datac (852:852:852) (926:926:926))
        (PORT datad (1307:1307:1307) (1322:1322:1322))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[25\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1005:1005:1005))
        (PORT datab (246:246:246) (285:285:285))
        (PORT datac (995:995:995) (1006:1006:1006))
        (PORT datad (1274:1274:1274) (1296:1296:1296))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[25\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (496:496:496))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (668:668:668) (650:650:650))
        (PORT datad (1276:1276:1276) (1299:1299:1299))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[25\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1107:1107:1107))
        (PORT datab (397:397:397) (411:411:411))
        (PORT datac (272:272:272) (365:365:365))
        (PORT datad (1029:1029:1029) (1030:1030:1030))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (719:719:719))
        (PORT datab (1450:1450:1450) (1487:1487:1487))
        (PORT datac (1210:1210:1210) (1272:1272:1272))
        (PORT datad (999:999:999) (978:978:978))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT asdata (1647:1647:1647) (1663:1663:1663))
        (PORT clrn (2151:2151:2151) (2119:2119:2119))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1456:1456:1456))
        (PORT datab (376:376:376) (490:490:490))
        (PORT datad (1166:1166:1166) (1231:1231:1231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1094:1094:1094))
        (PORT datad (261:261:261) (336:336:336))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2615:2615:2615))
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (PORT ena (3989:3989:3989) (4015:4015:4015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6097:6097:6097) (6179:6179:6179))
        (PORT d[1] (2554:2554:2554) (2508:2508:2508))
        (PORT d[2] (4424:4424:4424) (4572:4572:4572))
        (PORT d[3] (3084:3084:3084) (3239:3239:3239))
        (PORT d[4] (4152:4152:4152) (4101:4101:4101))
        (PORT d[5] (2344:2344:2344) (2321:2321:2321))
        (PORT d[6] (1807:1807:1807) (1798:1798:1798))
        (PORT d[7] (3109:3109:3109) (3094:3094:3094))
        (PORT d[8] (6102:6102:6102) (6223:6223:6223))
        (PORT d[9] (3709:3709:3709) (3687:3687:3687))
        (PORT d[10] (2020:2020:2020) (1995:1995:1995))
        (PORT d[11] (1774:1774:1774) (1769:1769:1769))
        (PORT d[12] (3070:3070:3070) (3127:3127:3127))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (PORT ena (3985:3985:3985) (4011:4011:4011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1732:1732:1732) (1664:1664:1664))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (PORT ena (3985:3985:3985) (4011:4011:4011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (1945:1945:1945))
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (PORT ena (3989:3989:3989) (4015:4015:4015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (PORT d[0] (3989:3989:3989) (4015:4015:4015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3127:3127:3127))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (7130:7130:7130) (7054:7054:7054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4378:4378:4378) (4453:4453:4453))
        (PORT d[1] (4666:4666:4666) (4697:4697:4697))
        (PORT d[2] (2927:2927:2927) (3030:3030:3030))
        (PORT d[3] (3118:3118:3118) (3273:3273:3273))
        (PORT d[4] (6760:6760:6760) (6618:6618:6618))
        (PORT d[5] (5150:5150:5150) (5016:5016:5016))
        (PORT d[6] (5954:5954:5954) (6126:6126:6126))
        (PORT d[7] (7191:7191:7191) (7068:7068:7068))
        (PORT d[8] (4636:4636:4636) (4750:4750:4750))
        (PORT d[9] (4856:4856:4856) (4936:4936:4936))
        (PORT d[10] (5563:5563:5563) (5565:5565:5565))
        (PORT d[11] (4254:4254:4254) (4331:4331:4331))
        (PORT d[12] (4652:4652:4652) (4773:4773:4773))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT ena (7126:7126:7126) (7050:7050:7050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4194:4194:4194))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT ena (7126:7126:7126) (7050:7050:7050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3119:3119:3119))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (7130:7130:7130) (7054:7054:7054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT d[0] (7130:7130:7130) (7054:7054:7054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1549:1549:1549))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT ena (2920:2920:2920) (2941:2941:2941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (993:993:993))
        (PORT d[1] (1906:1906:1906) (1880:1880:1880))
        (PORT d[2] (1039:1039:1039) (1026:1026:1026))
        (PORT d[3] (1131:1131:1131) (1144:1144:1144))
        (PORT d[4] (2676:2676:2676) (2626:2626:2626))
        (PORT d[5] (1060:1060:1060) (1050:1050:1050))
        (PORT d[6] (1701:1701:1701) (1689:1689:1689))
        (PORT d[7] (2447:2447:2447) (2430:2430:2430))
        (PORT d[8] (959:959:959) (948:948:948))
        (PORT d[9] (2311:2311:2311) (2274:2274:2274))
        (PORT d[10] (2301:2301:2301) (2269:2269:2269))
        (PORT d[11] (2098:2098:2098) (2089:2089:2089))
        (PORT d[12] (3817:3817:3817) (3902:3902:3902))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT ena (2916:2916:2916) (2937:2937:2937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1713:1713:1713))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT ena (2916:2916:2916) (2937:2937:2937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3485:3485:3485))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT ena (2920:2920:2920) (2941:2941:2941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT d[0] (2920:2920:2920) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2112:2112:2112) (2169:2169:2169))
        (PORT datab (2166:2166:2166) (2208:2208:2208))
        (PORT datac (2857:2857:2857) (2797:2797:2797))
        (PORT datad (1022:1022:1022) (990:990:990))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2579:2579:2579))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (4437:4437:4437) (4483:4483:4483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (4079:4079:4079))
        (PORT d[1] (3944:3944:3944) (3990:3990:3990))
        (PORT d[2] (2881:2881:2881) (2965:2965:2965))
        (PORT d[3] (2200:2200:2200) (2245:2245:2245))
        (PORT d[4] (5663:5663:5663) (5604:5604:5604))
        (PORT d[5] (3869:3869:3869) (3782:3782:3782))
        (PORT d[6] (5467:5467:5467) (5427:5427:5427))
        (PORT d[7] (4431:4431:4431) (4525:4525:4525))
        (PORT d[8] (2382:2382:2382) (2333:2333:2333))
        (PORT d[9] (5720:5720:5720) (5691:5691:5691))
        (PORT d[10] (4201:4201:4201) (4146:4146:4146))
        (PORT d[11] (4798:4798:4798) (4966:4966:4966))
        (PORT d[12] (3557:3557:3557) (3662:3662:3662))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (4433:4433:4433) (4479:4479:4479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3716:3716:3716))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (4433:4433:4433) (4479:4479:4479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3436:3436:3436))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (4437:4437:4437) (4483:4483:4483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT d[0] (4437:4437:4437) (4483:4483:4483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2114:2114:2114) (2172:2172:2172))
        (PORT datab (1415:1415:1415) (1391:1391:1391))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1498:1498:1498) (1428:1428:1428))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2001:2001:2001) (1963:1963:1963))
        (PORT datab (893:893:893) (979:979:979))
        (PORT datac (600:600:600) (586:586:586))
        (PORT datad (373:373:373) (375:375:375))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1216:1216:1216))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1435:1435:1435) (1474:1474:1474))
        (PORT datad (740:740:740) (756:756:756))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2128:2128:2128))
        (PORT ena (1720:1720:1720) (1708:1708:1708))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[25\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1653:1653:1653))
        (PORT datab (1117:1117:1117) (1169:1169:1169))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (494:494:494) (516:516:516))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2127:2127:2127) (2112:2112:2112))
        (PORT clrn (2160:2160:2160) (2129:2129:2129))
        (PORT sload (1754:1754:1754) (1834:1834:1834))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1106:1106:1106) (1158:1158:1158))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (895:895:895))
        (PORT datab (779:779:779) (846:846:846))
        (PORT datac (703:703:703) (713:713:713))
        (PORT datad (1068:1068:1068) (1057:1057:1057))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1704:1704:1704) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[25\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1135:1135:1135))
        (PORT datab (777:777:777) (837:837:837))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (717:717:717))
        (PORT datab (1406:1406:1406) (1376:1376:1376))
        (PORT datac (1208:1208:1208) (1269:1269:1269))
        (PORT datad (1699:1699:1699) (1728:1728:1728))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT asdata (1804:1804:1804) (1834:1834:1834))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[7\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (974:974:974))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (258:258:258) (293:293:293))
        (PORT datad (420:420:420) (470:470:470))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1743:1743:1743) (1703:1703:1703))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal140\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1359:1359:1359))
        (PORT datac (1080:1080:1080) (1117:1117:1117))
        (PORT datad (2642:2642:2642) (2680:2680:2680))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (410:410:410))
        (PORT datab (1323:1323:1323) (1279:1279:1279))
        (PORT datac (1331:1331:1331) (1306:1306:1306))
        (PORT datad (269:269:269) (349:349:349))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[7\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (900:900:900))
        (PORT datab (749:749:749) (772:772:772))
        (PORT datac (1261:1261:1261) (1245:1245:1245))
        (PORT datad (2261:2261:2261) (2244:2244:2244))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[7\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1106:1106:1106))
        (PORT datab (1042:1042:1042) (1068:1068:1068))
        (PORT datac (982:982:982) (976:976:976))
        (PORT datad (1296:1296:1296) (1267:1267:1267))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_7\|stage_output\[7\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1236:1236:1236))
        (PORT datab (1878:1878:1878) (1816:1816:1816))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (299:299:299))
        (PORT datab (1787:1787:1787) (1821:1821:1821))
        (PORT datac (695:695:695) (698:698:698))
        (PORT datad (1036:1036:1036) (1035:1035:1035))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[7\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1072:1072:1072))
        (PORT datab (715:715:715) (725:725:725))
        (PORT datac (740:740:740) (763:763:763))
        (PORT datad (1031:1031:1031) (1027:1027:1027))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (991:991:991))
        (PORT datab (331:331:331) (427:427:427))
        (PORT datac (1048:1048:1048) (1068:1068:1068))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1829:1829:1829))
        (PORT datab (946:946:946) (1020:1020:1020))
        (PORT datac (973:973:973) (949:949:949))
        (PORT datad (971:971:971) (940:940:940))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2423:2423:2423) (2391:2391:2391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[24\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (726:726:726) (757:757:757))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (1790:1790:1790) (1781:1781:1781))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[24\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2489:2489:2489) (2533:2533:2533))
        (PORT datab (1638:1638:1638) (1780:1780:1780))
        (PORT datac (1714:1714:1714) (1715:1715:1715))
        (PORT datad (444:444:444) (489:489:489))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[24\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (682:682:682))
        (PORT datab (1061:1061:1061) (1073:1073:1073))
        (PORT datac (400:400:400) (404:404:404))
        (PORT datad (1003:1003:1003) (1005:1005:1005))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[24\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1660:1660:1660))
        (PORT datab (1317:1317:1317) (1331:1331:1331))
        (PORT datac (1130:1130:1130) (1179:1179:1179))
        (PORT datad (1077:1077:1077) (1129:1129:1129))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[24\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (1023:1023:1023))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1025:1025:1025) (1035:1035:1035))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[24\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1229:1229:1229))
        (PORT datab (305:305:305) (396:396:396))
        (PORT datac (1028:1028:1028) (1054:1054:1054))
        (PORT datad (667:667:667) (669:669:669))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1033:1033:1033))
        (PORT datab (518:518:518) (555:555:555))
        (PORT datac (1216:1216:1216) (1278:1278:1278))
        (PORT datad (1691:1691:1691) (1718:1718:1718))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT asdata (2361:2361:2361) (2410:2410:2410))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (1435:1435:1435) (1469:1469:1469))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3207:3207:3207))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
        (PORT ena (7682:7682:7682) (7490:7490:7490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4815:4815:4815) (4926:4926:4926))
        (PORT d[1] (5010:5010:5010) (5086:5086:5086))
        (PORT d[2] (4196:4196:4196) (4378:4378:4378))
        (PORT d[3] (4393:4393:4393) (4647:4647:4647))
        (PORT d[4] (5423:5423:5423) (5412:5412:5412))
        (PORT d[5] (6945:6945:6945) (7025:7025:7025))
        (PORT d[6] (5278:5278:5278) (5396:5396:5396))
        (PORT d[7] (5652:5652:5652) (5589:5589:5589))
        (PORT d[8] (5407:5407:5407) (5557:5557:5557))
        (PORT d[9] (4966:4966:4966) (5111:5111:5111))
        (PORT d[10] (7341:7341:7341) (7583:7583:7583))
        (PORT d[11] (3515:3515:3515) (3579:3579:3579))
        (PORT d[12] (3650:3650:3650) (3849:3849:3849))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (7678:7678:7678) (7486:7486:7486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5382:5382:5382) (5431:5431:5431))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (7678:7678:7678) (7486:7486:7486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (4490:4490:4490))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
        (PORT ena (7682:7682:7682) (7490:7490:7490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2541:2541:2541))
        (PORT d[0] (7682:7682:7682) (7490:7490:7490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3196:3196:3196))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT ena (7672:7672:7672) (7480:7480:7480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4809:4809:4809) (4917:4917:4917))
        (PORT d[1] (4682:4682:4682) (4775:4775:4775))
        (PORT d[2] (3524:3524:3524) (3737:3737:3737))
        (PORT d[3] (4093:4093:4093) (4357:4357:4357))
        (PORT d[4] (5451:5451:5451) (5438:5438:5438))
        (PORT d[5] (6626:6626:6626) (6706:6706:6706))
        (PORT d[6] (5244:5244:5244) (5360:5360:5360))
        (PORT d[7] (5646:5646:5646) (5583:5583:5583))
        (PORT d[8] (5368:5368:5368) (5514:5514:5514))
        (PORT d[9] (4957:4957:4957) (5101:5101:5101))
        (PORT d[10] (7034:7034:7034) (7287:7287:7287))
        (PORT d[11] (3532:3532:3532) (3602:3602:3602))
        (PORT d[12] (3703:3703:3703) (3907:3907:3907))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (7668:7668:7668) (7476:7476:7476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4476:4476:4476))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (7668:7668:7668) (7476:7476:7476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4443:4443:4443) (4430:4430:4430))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT ena (7672:7672:7672) (7480:7480:7480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (7672:7672:7672) (7480:7480:7480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2929:2929:2929) (2935:2935:2935))
        (PORT datab (2691:2691:2691) (2886:2886:2886))
        (PORT datac (1789:1789:1789) (1730:1730:1730))
        (PORT datad (1750:1750:1750) (1795:1795:1795))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3295:3295:3295))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT ena (7147:7147:7147) (6999:6999:6999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4764:4764:4764) (4833:4833:4833))
        (PORT d[1] (4306:4306:4306) (4368:4368:4368))
        (PORT d[2] (4796:4796:4796) (4934:4934:4934))
        (PORT d[3] (4329:4329:4329) (4560:4560:4560))
        (PORT d[4] (6532:6532:6532) (6581:6581:6581))
        (PORT d[5] (6681:6681:6681) (6781:6781:6781))
        (PORT d[6] (5246:5246:5246) (5402:5402:5402))
        (PORT d[7] (4744:4744:4744) (4670:4670:4670))
        (PORT d[8] (5505:5505:5505) (5629:5629:5629))
        (PORT d[9] (4787:4787:4787) (4871:4871:4871))
        (PORT d[10] (5909:5909:5909) (6129:6129:6129))
        (PORT d[11] (3888:3888:3888) (3958:3958:3958))
        (PORT d[12] (3676:3676:3676) (3825:3825:3825))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (7143:7143:7143) (6995:6995:6995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (3074:3074:3074))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (7143:7143:7143) (6995:6995:6995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4746:4746:4746) (4733:4733:4733))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT ena (7147:7147:7147) (6999:6999:6999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT d[0] (7147:7147:7147) (6999:6999:6999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3505:3505:3505))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT ena (7990:7990:7990) (7803:7803:7803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4888:4888:4888) (5005:5005:5005))
        (PORT d[1] (5026:5026:5026) (5115:5115:5115))
        (PORT d[2] (3888:3888:3888) (4096:4096:4096))
        (PORT d[3] (4420:4420:4420) (4674:4674:4674))
        (PORT d[4] (5467:5467:5467) (5439:5439:5439))
        (PORT d[5] (6930:6930:6930) (7007:7007:7007))
        (PORT d[6] (5235:5235:5235) (5356:5356:5356))
        (PORT d[7] (5668:5668:5668) (5613:5613:5613))
        (PORT d[8] (5402:5402:5402) (5557:5557:5557))
        (PORT d[9] (5300:5300:5300) (5438:5438:5438))
        (PORT d[10] (7379:7379:7379) (7626:7626:7626))
        (PORT d[11] (3535:3535:3535) (3607:3607:3607))
        (PORT d[12] (3640:3640:3640) (3849:3849:3849))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT ena (7986:7986:7986) (7799:7799:7799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (3761:3761:3761))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT ena (7986:7986:7986) (7799:7799:7799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4497:4497:4497) (4490:4490:4490))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT ena (7990:7990:7990) (7803:7803:7803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT d[0] (7990:7990:7990) (7803:7803:7803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (2688:2688:2688) (2883:2883:2883))
        (PORT datac (1057:1057:1057) (1058:1058:1058))
        (PORT datad (1736:1736:1736) (1747:1747:1747))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3604:3604:3604) (3606:3606:3606))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT ena (6810:6810:6810) (6656:6656:6656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4391:4391:4391) (4483:4483:4483))
        (PORT d[1] (4346:4346:4346) (4418:4418:4418))
        (PORT d[2] (3350:3350:3350) (3535:3535:3535))
        (PORT d[3] (4661:4661:4661) (4857:4857:4857))
        (PORT d[4] (6980:6980:6980) (7085:7085:7085))
        (PORT d[5] (6131:6131:6131) (6166:6166:6166))
        (PORT d[6] (5679:5679:5679) (5856:5856:5856))
        (PORT d[7] (3729:3729:3729) (3700:3700:3700))
        (PORT d[8] (4166:4166:4166) (4211:4211:4211))
        (PORT d[9] (4399:4399:4399) (4486:4486:4486))
        (PORT d[10] (6554:6554:6554) (6767:6767:6767))
        (PORT d[11] (4976:4976:4976) (5072:5072:5072))
        (PORT d[12] (3773:3773:3773) (3855:3855:3855))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (6806:6806:6806) (6652:6652:6652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5735:5735:5735) (5927:5927:5927))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (6806:6806:6806) (6652:6652:6652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (3943:3943:3943))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT ena (6810:6810:6810) (6656:6656:6656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT d[0] (6810:6810:6810) (6656:6656:6656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (2827:2827:2827))
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT ena (7309:7309:7309) (7120:7120:7120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4470:4470:4470) (4578:4578:4578))
        (PORT d[1] (4659:4659:4659) (4736:4736:4736))
        (PORT d[2] (3490:3490:3490) (3700:3700:3700))
        (PORT d[3] (4045:4045:4045) (4300:4300:4300))
        (PORT d[4] (6114:6114:6114) (6091:6091:6091))
        (PORT d[5] (6606:6606:6606) (6684:6684:6684))
        (PORT d[6] (4934:4934:4934) (5060:5060:5060))
        (PORT d[7] (5352:5352:5352) (5299:5299:5299))
        (PORT d[8] (5030:5030:5030) (5181:5181:5181))
        (PORT d[9] (4799:4799:4799) (4927:4927:4927))
        (PORT d[10] (7012:7012:7012) (7255:7255:7255))
        (PORT d[11] (3540:3540:3540) (3611:3611:3611))
        (PORT d[12] (3684:3684:3684) (3886:3886:3886))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT ena (7305:7305:7305) (7116:7116:7116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (3874:3874:3874))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT ena (7305:7305:7305) (7116:7116:7116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4143:4143:4143) (4138:4138:4138))
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT ena (7309:7309:7309) (7120:7120:7120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT d[0] (7309:7309:7309) (7120:7120:7120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1948:1948:1948) (1880:1880:1880))
        (PORT datab (2692:2692:2692) (2887:2887:2887))
        (PORT datac (2891:2891:2891) (2887:2887:2887))
        (PORT datad (2298:2298:2298) (2292:2292:2292))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3581:3581:3581))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT ena (7166:7166:7166) (7023:7023:7023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (4919:4919:4919))
        (PORT d[1] (4378:4378:4378) (4445:4445:4445))
        (PORT d[2] (4779:4779:4779) (4916:4916:4916))
        (PORT d[3] (4393:4393:4393) (4634:4634:4634))
        (PORT d[4] (5861:5861:5861) (5882:5882:5882))
        (PORT d[5] (6643:6643:6643) (6746:6746:6746))
        (PORT d[6] (5855:5855:5855) (5990:5990:5990))
        (PORT d[7] (4726:4726:4726) (4651:4651:4651))
        (PORT d[8] (5515:5515:5515) (5641:5641:5641))
        (PORT d[9] (5132:5132:5132) (5208:5208:5208))
        (PORT d[10] (6220:6220:6220) (6424:6424:6424))
        (PORT d[11] (4276:4276:4276) (4346:4346:4346))
        (PORT d[12] (3622:3622:3622) (3773:3773:3773))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (7162:7162:7162) (7019:7019:7019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (4297:4297:4297))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (7162:7162:7162) (7019:7019:7019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4754:4754:4754) (4742:4742:4742))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT ena (7166:7166:7166) (7023:7023:7023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT d[0] (7166:7166:7166) (7023:7023:7023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3227:3227:3227) (3179:3179:3179))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (7653:7653:7653) (7464:7464:7464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4601:4601:4601))
        (PORT d[1] (4694:4694:4694) (4785:4785:4785))
        (PORT d[2] (3702:3702:3702) (3883:3883:3883))
        (PORT d[3] (4058:4058:4058) (4303:4303:4303))
        (PORT d[4] (6110:6110:6110) (6073:6073:6073))
        (PORT d[5] (6588:6588:6588) (6664:6664:6664))
        (PORT d[6] (4903:4903:4903) (5026:5026:5026))
        (PORT d[7] (5321:5321:5321) (5265:5265:5265))
        (PORT d[8] (5062:5062:5062) (5218:5218:5218))
        (PORT d[9] (4911:4911:4911) (5048:5048:5048))
        (PORT d[10] (6987:6987:6987) (7228:7228:7228))
        (PORT d[11] (3539:3539:3539) (3610:3610:3610))
        (PORT d[12] (3698:3698:3698) (3900:3900:3900))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
        (PORT ena (7649:7649:7649) (7460:7460:7460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5294:5294:5294) (5397:5397:5397))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
        (PORT ena (7649:7649:7649) (7460:7460:7460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4139:4139:4139))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (7653:7653:7653) (7464:7464:7464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT d[0] (7653:7653:7653) (7464:7464:7464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2926:2926:2926) (2932:2932:2932))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (975:975:975) (954:954:954))
        (PORT datad (2102:2102:2102) (2164:2164:2164))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2101:2101:2101) (2161:2161:2161))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (720:720:720))
        (PORT datab (1019:1019:1019) (1015:1015:1015))
        (PORT datad (1615:1615:1615) (1627:1627:1627))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data_nxt\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (995:995:995))
        (PORT datab (1249:1249:1249) (1271:1271:1271))
        (PORT datac (1023:1023:1023) (1063:1063:1063))
        (PORT datad (722:722:722) (727:727:727))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte3_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT ena (1922:1922:1922) (1944:1944:1944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[24\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1460:1460:1460))
        (PORT datab (1115:1115:1115) (1165:1165:1165))
        (PORT datac (263:263:263) (347:347:347))
        (PORT datad (482:482:482) (496:496:496))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[23\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1704:1704:1704))
        (PORT datab (779:779:779) (765:765:765))
        (PORT datad (847:847:847) (922:922:922))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1883:1883:1883) (1906:1906:1906))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT sload (1214:1214:1214) (1324:1324:1324))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[23\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2375:2375:2375) (2335:2335:2335))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[23\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1106:1106:1106))
        (PORT datab (2098:2098:2098) (2108:2108:2108))
        (PORT datac (1464:1464:1464) (1568:1568:1568))
        (PORT datad (1653:1653:1653) (1634:1634:1634))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[23\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1148:1148:1148))
        (PORT datab (1397:1397:1397) (1397:1397:1397))
        (PORT datac (854:854:854) (929:929:929))
        (PORT datad (1072:1072:1072) (1121:1121:1121))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[23\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1051:1051:1051))
        (PORT datab (780:780:780) (777:777:777))
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (1279:1279:1279) (1303:1303:1303))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[23\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1454:1454:1454))
        (PORT datab (1323:1323:1323) (1342:1342:1342))
        (PORT datac (915:915:915) (954:954:954))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[23\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1098:1098:1098))
        (PORT datab (396:396:396) (410:410:410))
        (PORT datac (283:283:283) (370:370:370))
        (PORT datad (1026:1026:1026) (1026:1026:1026))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[23\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1191:1191:1191))
        (PORT datab (316:316:316) (367:367:367))
        (PORT datac (472:472:472) (530:530:530))
        (PORT datad (1349:1349:1349) (1386:1386:1386))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1674:1674:1674) (1617:1617:1617))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (PORT sload (1877:1877:1877) (2003:2003:2003))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (349:349:349))
        (PORT datad (1379:1379:1379) (1418:1418:1418))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[24\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1673:1673:1673) (1668:1668:1668))
        (PORT datab (776:776:776) (836:836:836))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (949:949:949))
        (PORT datab (1121:1121:1121) (1128:1128:1128))
        (PORT datac (986:986:986) (975:975:975))
        (PORT datad (1036:1036:1036) (1065:1065:1065))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1488:1488:1488) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1524:1524:1524))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (693:693:693))
        (PORT datab (705:705:705) (699:699:699))
        (PORT datad (1101:1101:1101) (1138:1138:1138))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1791:1791:1791) (1798:1798:1798))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1168:1168:1168) (1218:1218:1218))
        (PORT sload (1761:1761:1761) (1818:1818:1818))
        (PORT ena (1695:1695:1695) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1430:1430:1430) (1474:1474:1474))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (477:477:477) (526:526:526))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1102:1102:1102))
        (PORT datab (780:780:780) (848:848:848))
        (PORT datac (727:727:727) (729:729:729))
        (PORT datad (1068:1068:1068) (1056:1056:1056))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1704:1704:1704) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1172:1172:1172) (1212:1212:1212))
        (PORT datac (252:252:252) (332:332:332))
        (PORT datad (261:261:261) (336:336:336))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1068:1068:1068))
        (PORT datab (988:988:988) (958:958:958))
        (PORT datac (423:423:423) (483:483:483))
        (PORT datad (720:720:720) (736:736:736))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2169:2169:2169))
        (PORT asdata (1056:1056:1056) (1082:1082:1082))
        (PORT ena (1787:1787:1787) (1765:1765:1765))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1347:1347:1347))
        (PORT datab (777:777:777) (843:843:843))
        (PORT datac (450:450:450) (456:456:456))
        (PORT datad (1069:1069:1069) (1057:1057:1057))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1704:1704:1704) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[22\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (1039:1039:1039) (1070:1070:1070))
        (PORT datac (1427:1427:1427) (1473:1473:1473))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (945:945:945))
        (PORT datab (847:847:847) (929:929:929))
        (PORT datac (254:254:254) (299:299:299))
        (PORT datad (1108:1108:1108) (1138:1138:1138))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT asdata (2528:2528:2528) (2579:2579:2579))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (410:410:410))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1992:1992:1992) (1978:1978:1978))
        (PORT clrn (2120:2120:2120) (2092:2092:2092))
        (PORT sload (2144:2144:2144) (2245:2245:2245))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1357:1357:1357))
        (PORT datab (1376:1376:1376) (1364:1364:1364))
        (PORT datad (1671:1671:1671) (1681:1681:1681))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2349:2349:2349) (2329:2329:2329))
        (PORT datab (744:744:744) (742:742:742))
        (PORT datad (310:310:310) (398:398:398))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1519:1519:1519))
        (PORT datab (1508:1508:1508) (1466:1466:1466))
        (PORT datad (741:741:741) (756:756:756))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (670:670:670) (750:750:750))
        (PORT clrn (2156:2156:2156) (2128:2128:2128))
        (PORT sload (1697:1697:1697) (1728:1728:1728))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[22\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1073:1073:1073) (1096:1096:1096))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2153:2153:2153))
        (PORT ena (2269:2269:2269) (2252:2252:2252))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[22\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1504:1504:1504) (1615:1615:1615))
        (PORT datab (2101:2101:2101) (2111:2111:2111))
        (PORT datac (253:253:253) (332:332:332))
        (PORT datad (1656:1656:1656) (1638:1638:1638))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[22\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1160:1160:1160))
        (PORT datab (889:889:889) (964:964:964))
        (PORT datac (1314:1314:1314) (1329:1329:1329))
        (PORT datad (1072:1072:1072) (1120:1120:1120))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[22\]\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1284:1284:1284))
        (PORT datab (923:923:923) (961:961:961))
        (PORT datac (999:999:999) (1010:1010:1010))
        (PORT datad (1283:1283:1283) (1308:1308:1308))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[22\]\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (710:710:710))
        (PORT datab (247:247:247) (287:287:287))
        (PORT datac (445:445:445) (465:465:465))
        (PORT datad (1283:1283:1283) (1308:1308:1308))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[22\]\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (409:409:409))
        (PORT datab (1076:1076:1076) (1071:1071:1071))
        (PORT datac (1029:1029:1029) (1055:1055:1055))
        (PORT datad (389:389:389) (388:388:388))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[22\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (1118:1118:1118) (1170:1170:1170))
        (PORT datac (1922:1922:1922) (1902:1902:1902))
        (PORT datad (494:494:494) (516:516:516))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_st_data\[21\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1053:1053:1053))
        (PORT datab (1420:1420:1420) (1462:1462:1462))
        (PORT datad (1288:1288:1288) (1240:1240:1240))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1173:1173:1173) (1235:1235:1235))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (3024:3024:3024))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT ena (5687:5687:5687) (5639:5639:5639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (3071:3071:3071))
        (PORT d[1] (3534:3534:3534) (3469:3469:3469))
        (PORT d[2] (5275:5275:5275) (5486:5486:5486))
        (PORT d[3] (5960:5960:5960) (6212:6212:6212))
        (PORT d[4] (5458:5458:5458) (5453:5453:5453))
        (PORT d[5] (2474:2474:2474) (2480:2480:2480))
        (PORT d[6] (6709:6709:6709) (6826:6826:6826))
        (PORT d[7] (7051:7051:7051) (6993:6993:6993))
        (PORT d[8] (6782:6782:6782) (6925:6925:6925))
        (PORT d[9] (6334:6334:6334) (6469:6469:6469))
        (PORT d[10] (4806:4806:4806) (4671:4671:4671))
        (PORT d[11] (4592:4592:4592) (4667:4667:4667))
        (PORT d[12] (3250:3250:3250) (3410:3410:3410))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT ena (5683:5683:5683) (5635:5635:5635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (1984:1984:1984))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT ena (5683:5683:5683) (5635:5635:5635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3606:3606:3606))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT ena (5687:5687:5687) (5639:5639:5639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT d[0] (5687:5687:5687) (5639:5639:5639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2230:2230:2230))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT ena (5652:5652:5652) (5605:5605:5605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (3625:3625:3625))
        (PORT d[1] (3880:3880:3880) (3813:3813:3813))
        (PORT d[2] (5309:5309:5309) (5522:5522:5522))
        (PORT d[3] (5884:5884:5884) (6136:6136:6136))
        (PORT d[4] (5451:5451:5451) (5445:5445:5445))
        (PORT d[5] (2465:2465:2465) (2470:2470:2470))
        (PORT d[6] (6972:6972:6972) (7083:7083:7083))
        (PORT d[7] (7374:7374:7374) (7315:7315:7315))
        (PORT d[8] (3600:3600:3600) (3648:3648:3648))
        (PORT d[9] (6701:6701:6701) (6827:6827:6827))
        (PORT d[10] (4504:4504:4504) (4375:4375:4375))
        (PORT d[11] (4934:4934:4934) (5004:5004:5004))
        (PORT d[12] (3254:3254:3254) (3415:3415:3415))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (PORT ena (5648:5648:5648) (5601:5601:5601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2484:2484:2484))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (PORT ena (5648:5648:5648) (5601:5601:5601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3551:3551:3551))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT ena (5652:5652:5652) (5605:5605:5605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (5652:5652:5652) (5605:5605:5605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3191:3191:3191))
        (PORT clk (2562:2562:2562) (2594:2594:2594))
        (PORT ena (7186:7186:7186) (7100:7100:7100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6634:6634:6634) (6706:6706:6706))
        (PORT d[1] (3276:3276:3276) (3209:3209:3209))
        (PORT d[2] (3794:3794:3794) (3979:3979:3979))
        (PORT d[3] (1817:1817:1817) (1800:1800:1800))
        (PORT d[4] (3192:3192:3192) (3151:3151:3151))
        (PORT d[5] (2336:2336:2336) (2282:2282:2282))
        (PORT d[6] (4823:4823:4823) (4940:4940:4940))
        (PORT d[7] (6458:6458:6458) (6378:6378:6378))
        (PORT d[8] (7278:7278:7278) (7401:7401:7401))
        (PORT d[9] (6831:6831:6831) (6898:6898:6898))
        (PORT d[10] (2384:2384:2384) (2327:2327:2327))
        (PORT d[11] (4284:4284:4284) (4322:4322:4322))
        (PORT d[12] (5417:5417:5417) (5562:5562:5562))
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (PORT ena (7182:7182:7182) (7096:7096:7096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4325:4325:4325) (4333:4333:4333))
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (PORT ena (7182:7182:7182) (7096:7096:7096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5291:5291:5291) (5196:5196:5196))
        (PORT clk (2562:2562:2562) (2594:2594:2594))
        (PORT ena (7186:7186:7186) (7100:7100:7100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2594:2594:2594))
        (PORT d[0] (7186:7186:7186) (7100:7100:7100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1592:1592:1592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1592:1592:1592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3444:3444:3444))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT ena (6734:6734:6734) (6654:6654:6654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4053:4053:4053) (4133:4133:4133))
        (PORT d[1] (4686:4686:4686) (4718:4718:4718))
        (PORT d[2] (2913:2913:2913) (3014:3014:3014))
        (PORT d[3] (3076:3076:3076) (3228:3228:3228))
        (PORT d[4] (6734:6734:6734) (6590:6590:6590))
        (PORT d[5] (5108:5108:5108) (4970:4970:4970))
        (PORT d[6] (5896:5896:5896) (6063:6063:6063))
        (PORT d[7] (7133:7133:7133) (7006:7006:7006))
        (PORT d[8] (4667:4667:4667) (4782:4782:4782))
        (PORT d[9] (4849:4849:4849) (4930:4930:4930))
        (PORT d[10] (5777:5777:5777) (5943:5943:5943))
        (PORT d[11] (4247:4247:4247) (4322:4322:4322))
        (PORT d[12] (4240:4240:4240) (4367:4367:4367))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (PORT ena (6730:6730:6730) (6650:6650:6650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4503:4503:4503) (4471:4471:4471))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (PORT ena (6730:6730:6730) (6650:6650:6650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4111:4111:4111) (4170:4170:4170))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT ena (6734:6734:6734) (6654:6654:6654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT d[0] (6734:6734:6734) (6654:6654:6654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3074:3074:3074) (3309:3309:3309))
        (PORT datab (2746:2746:2746) (2752:2752:2752))
        (PORT datac (936:936:936) (915:915:915))
        (PORT datad (2963:2963:2963) (2974:2974:2974))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3071:3071:3071) (3306:3306:3306))
        (PORT datab (2115:2115:2115) (2055:2055:2055))
        (PORT datac (1616:1616:1616) (1620:1620:1620))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2812:2812:2812))
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (PORT ena (6113:6113:6113) (6024:6024:6024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5864:5864:5864) (5933:5933:5933))
        (PORT d[1] (5373:5373:5373) (5437:5437:5437))
        (PORT d[2] (5848:5848:5848) (5985:5985:5985))
        (PORT d[3] (5298:5298:5298) (5516:5516:5516))
        (PORT d[4] (6113:6113:6113) (6128:6128:6128))
        (PORT d[5] (7739:7739:7739) (7836:7836:7836))
        (PORT d[6] (4555:4555:4555) (4687:4687:4687))
        (PORT d[7] (5758:5758:5758) (5680:5680:5680))
        (PORT d[8] (6610:6610:6610) (6730:6730:6730))
        (PORT d[9] (6102:6102:6102) (6165:6165:6165))
        (PORT d[10] (6865:6865:6865) (7064:7064:7064))
        (PORT d[11] (3156:3156:3156) (3192:3192:3192))
        (PORT d[12] (4709:4709:4709) (4855:4855:4855))
        (PORT clk (2563:2563:2563) (2586:2586:2586))
        (PORT ena (6109:6109:6109) (6020:6020:6020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5137:5137:5137) (5246:5246:5246))
        (PORT clk (2563:2563:2563) (2586:2586:2586))
        (PORT ena (6109:6109:6109) (6020:6020:6020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4607:4607:4607) (4518:4518:4518))
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (PORT ena (6113:6113:6113) (6024:6024:6024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (PORT d[0] (6113:6113:6113) (6024:6024:6024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2736:2736:2736))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT ena (7888:7888:7888) (7808:7808:7808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3076:3076:3076))
        (PORT d[1] (3795:3795:3795) (3799:3799:3799))
        (PORT d[2] (2588:2588:2588) (2667:2667:2667))
        (PORT d[3] (4710:4710:4710) (4939:4939:4939))
        (PORT d[4] (4542:4542:4542) (4479:4479:4479))
        (PORT d[5] (5052:5052:5052) (5018:5018:5018))
        (PORT d[6] (4440:4440:4440) (4401:4401:4401))
        (PORT d[7] (7019:7019:7019) (6916:6916:6916))
        (PORT d[8] (3567:3567:3567) (3647:3647:3647))
        (PORT d[9] (4302:4302:4302) (4278:4278:4278))
        (PORT d[10] (7543:7543:7543) (7708:7708:7708))
        (PORT d[11] (4335:4335:4335) (4308:4308:4308))
        (PORT d[12] (4566:4566:4566) (4692:4692:4692))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT ena (7884:7884:7884) (7804:7804:7804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4266:4266:4266))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT ena (7884:7884:7884) (7804:7804:7804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3108:3108:3108))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT ena (7888:7888:7888) (7808:7808:7808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT d[0] (7888:7888:7888) (7808:7808:7808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1796:1796:1796))
        (PORT datab (3801:3801:3801) (4015:4015:4015))
        (PORT datac (986:986:986) (976:976:976))
        (PORT datad (2435:2435:2435) (2323:2323:2323))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2397:2397:2397))
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (PORT ena (9063:9063:9063) (8874:8874:8874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6273:6273:6273) (6366:6366:6366))
        (PORT d[1] (6066:6066:6066) (6141:6141:6141))
        (PORT d[2] (5251:5251:5251) (5439:5439:5439))
        (PORT d[3] (5571:5571:5571) (5827:5827:5827))
        (PORT d[4] (5097:5097:5097) (5054:5054:5054))
        (PORT d[5] (8013:8013:8013) (8094:8094:8094))
        (PORT d[6] (6321:6321:6321) (6439:6439:6439))
        (PORT d[7] (6694:6694:6694) (6640:6640:6640))
        (PORT d[8] (6449:6449:6449) (6598:6598:6598))
        (PORT d[9] (6310:6310:6310) (6444:6444:6444))
        (PORT d[10] (8427:8427:8427) (8669:8669:8669))
        (PORT d[11] (4642:4642:4642) (4718:4718:4718))
        (PORT d[12] (3304:3304:3304) (3468:3468:3468))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (PORT ena (9059:9059:9059) (8870:8870:8870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4399:4399:4399) (4451:4451:4451))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (PORT ena (9059:9059:9059) (8870:8870:8870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3558:3558:3558))
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (PORT ena (9063:9063:9063) (8874:8874:8874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (PORT d[0] (9063:9063:9063) (8874:8874:8874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3208:3208:3208))
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (PORT ena (6844:6844:6844) (6753:6753:6753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6264:6264:6264) (6339:6339:6339))
        (PORT d[1] (3256:3256:3256) (3187:3187:3187))
        (PORT d[2] (3438:3438:3438) (3628:3628:3628))
        (PORT d[3] (1807:1807:1807) (1791:1791:1791))
        (PORT d[4] (6109:6109:6109) (6071:6071:6071))
        (PORT d[5] (2058:2058:2058) (2013:2013:2013))
        (PORT d[6] (4530:4530:4530) (4656:4656:4656))
        (PORT d[7] (6102:6102:6102) (6026:6026:6026))
        (PORT d[8] (6936:6936:6936) (7060:7060:7060))
        (PORT d[9] (6490:6490:6490) (6557:6557:6557))
        (PORT d[10] (2017:2017:2017) (1968:1968:1968))
        (PORT d[11] (3900:3900:3900) (3943:3943:3943))
        (PORT d[12] (5040:5040:5040) (5190:5190:5190))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
        (PORT ena (6840:6840:6840) (6749:6749:6749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4587:4587:4587) (4667:4667:4667))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
        (PORT ena (6840:6840:6840) (6749:6749:6749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4968:4968:4968) (4880:4880:4880))
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (PORT ena (6844:6844:6844) (6753:6753:6753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (PORT d[0] (6844:6844:6844) (6753:6753:6753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1796:1796:1796))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1953:1953:1953) (1889:1889:1889))
        (PORT datad (995:995:995) (970:970:970))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2317:2317:2317) (2260:2260:2260))
        (PORT datab (2676:2676:2676) (2674:2674:2674))
        (PORT datac (211:211:211) (246:246:246))
        (PORT datad (1280:1280:1280) (1251:1251:1251))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (1202:1202:1202) (1182:1182:1182))
        (PORT datad (1358:1358:1358) (1405:1405:1405))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[5\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (1003:1003:1003))
        (PORT datab (996:996:996) (971:971:971))
        (PORT datad (266:266:266) (305:305:305))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (669:669:669) (748:748:748))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT sload (1933:1933:1933) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[21\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1868:1868:1868) (1852:1852:1852))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[21\]\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1726:1726:1726))
        (PORT datab (1592:1592:1592) (1702:1702:1702))
        (PORT datac (2107:2107:2107) (2126:2126:2126))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[21\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1121:1121:1121))
        (PORT datab (1076:1076:1076) (1116:1116:1116))
        (PORT datac (860:860:860) (923:923:923))
        (PORT datad (1270:1270:1270) (1279:1279:1279))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[21\]\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (964:964:964))
        (PORT datab (514:514:514) (535:535:535))
        (PORT datac (398:398:398) (402:402:402))
        (PORT datad (424:424:424) (440:440:440))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[21\]\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (708:708:708))
        (PORT datab (513:513:513) (534:534:534))
        (PORT datac (589:589:589) (583:583:583))
        (PORT datad (645:645:645) (633:633:633))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[21\]\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (767:767:767))
        (PORT datab (1074:1074:1074) (1069:1069:1069))
        (PORT datac (1026:1026:1026) (1051:1051:1051))
        (PORT datad (273:273:273) (353:353:353))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[21\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (1115:1115:1115) (1165:1165:1165))
        (PORT datac (1336:1336:1336) (1366:1366:1366))
        (PORT datad (480:480:480) (493:493:493))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_st_data\[20\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (949:949:949) (928:928:928))
        (PORT datac (1238:1238:1238) (1187:1187:1187))
        (PORT datad (1162:1162:1162) (1231:1231:1231))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (263:263:263) (348:348:348))
        (PORT datad (1377:1377:1377) (1416:1416:1416))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[20\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1282:1282:1282))
        (PORT datab (1714:1714:1714) (1738:1738:1738))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1310:1310:1310))
        (PORT datab (355:355:355) (463:463:463))
        (PORT datac (1035:1035:1035) (1072:1072:1072))
        (PORT datad (315:315:315) (402:402:402))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (987:987:987))
        (PORT datab (736:736:736) (746:746:746))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (842:842:842))
        (PORT datad (995:995:995) (960:960:960))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2171:2171:2171))
        (PORT asdata (899:899:899) (946:946:946))
        (PORT ena (1528:1528:1528) (1552:1552:1552))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1492:1492:1492))
        (PORT datab (1123:1123:1123) (1161:1161:1161))
        (PORT datac (738:738:738) (784:784:784))
        (PORT datad (1740:1740:1740) (1740:1740:1740))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1199:1199:1199))
        (PORT datab (789:789:789) (848:848:848))
        (PORT datac (1117:1117:1117) (1164:1164:1164))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1402:1402:1402))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1090:1090:1090) (1109:1109:1109))
        (PORT datad (430:430:430) (485:485:485))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1480:1480:1480) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (516:516:516))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1528:1528:1528) (1552:1552:1552))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1705:1705:1705) (1706:1706:1706))
        (PORT sload (2117:2117:2117) (2152:2152:2152))
        (PORT ena (1747:1747:1747) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (716:716:716) (768:768:768))
        (PORT datad (966:966:966) (996:996:996))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[18\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (1428:1428:1428) (1474:1474:1474))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1168:1168:1168))
        (PORT datab (904:904:904) (962:962:962))
        (PORT datac (1052:1052:1052) (1056:1056:1056))
        (PORT datad (983:983:983) (963:963:963))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT asdata (839:839:839) (887:887:887))
        (PORT clrn (2150:2150:2150) (2121:2121:2121))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (260:260:260) (343:343:343))
        (PORT datad (1437:1437:1437) (1470:1470:1470))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (3014:3014:3014))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (6120:6120:6120) (6035:6035:6035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4539:4539:4539) (4622:4622:4622))
        (PORT d[1] (4767:4767:4767) (4814:4814:4814))
        (PORT d[2] (3740:3740:3740) (3749:3749:3749))
        (PORT d[3] (3790:3790:3790) (3937:3937:3937))
        (PORT d[4] (6101:6101:6101) (6107:6107:6107))
        (PORT d[5] (3193:3193:3193) (3231:3231:3231))
        (PORT d[6] (4719:4719:4719) (4703:4703:4703))
        (PORT d[7] (4735:4735:4735) (4685:4685:4685))
        (PORT d[8] (3872:3872:3872) (3935:3935:3935))
        (PORT d[9] (2962:2962:2962) (3034:3034:3034))
        (PORT d[10] (5683:5683:5683) (5712:5712:5712))
        (PORT d[11] (3450:3450:3450) (3514:3514:3514))
        (PORT d[12] (3498:3498:3498) (3639:3639:3639))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (PORT ena (6116:6116:6116) (6031:6031:6031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5786:5786:5786) (5510:5510:5510))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (PORT ena (6116:6116:6116) (6031:6031:6031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4544:4544:4544) (4579:4579:4579))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (6120:6120:6120) (6035:6035:6035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT d[0] (6120:6120:6120) (6035:6035:6035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3480:3480:3480))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (7337:7337:7337) (7253:7253:7253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5197:5197:5197) (5278:5278:5278))
        (PORT d[1] (5836:5836:5836) (5942:5942:5942))
        (PORT d[2] (3990:3990:3990) (4115:4115:4115))
        (PORT d[3] (3644:3644:3644) (3776:3776:3776))
        (PORT d[4] (3233:3233:3233) (3196:3196:3196))
        (PORT d[5] (3530:3530:3530) (3599:3599:3599))
        (PORT d[6] (3749:3749:3749) (3772:3772:3772))
        (PORT d[7] (4655:4655:4655) (4694:4694:4694))
        (PORT d[8] (5422:5422:5422) (5551:5551:5551))
        (PORT d[9] (3026:3026:3026) (3145:3145:3145))
        (PORT d[10] (4328:4328:4328) (4358:4358:4358))
        (PORT d[11] (5230:5230:5230) (5309:5309:5309))
        (PORT d[12] (3471:3471:3471) (3546:3546:3546))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (7333:7333:7333) (7249:7249:7249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5102:5102:5102) (5155:5155:5155))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (7333:7333:7333) (7249:7249:7249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4822:4822:4822) (4825:4825:4825))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (7337:7337:7337) (7253:7253:7253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT d[0] (7337:7337:7337) (7253:7253:7253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3049:3049:3049))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (6416:6416:6416) (6313:6313:6313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4174:4174:4174) (4241:4241:4241))
        (PORT d[1] (5044:5044:5044) (5100:5100:5100))
        (PORT d[2] (3059:3059:3059) (3072:3072:3072))
        (PORT d[3] (3763:3763:3763) (3906:3906:3906))
        (PORT d[4] (5854:5854:5854) (5881:5881:5881))
        (PORT d[5] (2836:2836:2836) (2873:2873:2873))
        (PORT d[6] (4045:4045:4045) (4038:4038:4038))
        (PORT d[7] (4369:4369:4369) (4322:4322:4322))
        (PORT d[8] (4535:4535:4535) (4595:4595:4595))
        (PORT d[9] (2900:2900:2900) (2962:2962:2962))
        (PORT d[10] (4937:4937:4937) (4984:4984:4984))
        (PORT d[11] (3871:3871:3871) (3931:3931:3931))
        (PORT d[12] (3584:3584:3584) (3723:3723:3723))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (PORT ena (6412:6412:6412) (6309:6309:6309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5047:5047:5047) (5086:5086:5086))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (PORT ena (6412:6412:6412) (6309:6309:6309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4563:4563:4563) (4593:4593:4593))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (6416:6416:6416) (6313:6313:6313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (6416:6416:6416) (6313:6313:6313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1869:1869:1869) (1887:1887:1887))
        (PORT datab (3078:3078:3078) (3302:3302:3302))
        (PORT datac (1709:1709:1709) (1749:1749:1749))
        (PORT datad (2386:2386:2386) (2396:2396:2396))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4768:4768:4768) (4804:4804:4804))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (PORT ena (6707:6707:6707) (6671:6671:6671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1648:1648:1648))
        (PORT d[1] (1770:1770:1770) (1735:1735:1735))
        (PORT d[2] (2313:2313:2313) (2245:2245:2245))
        (PORT d[3] (4691:4691:4691) (4816:4816:4816))
        (PORT d[4] (1819:1819:1819) (1795:1795:1795))
        (PORT d[5] (4584:4584:4584) (4648:4648:4648))
        (PORT d[6] (1930:1930:1930) (1886:1886:1886))
        (PORT d[7] (2237:2237:2237) (2189:2189:2189))
        (PORT d[8] (4792:4792:4792) (4925:4925:4925))
        (PORT d[9] (1808:1808:1808) (1787:1787:1787))
        (PORT d[10] (1966:1966:1966) (1921:1921:1921))
        (PORT d[11] (2004:2004:2004) (1954:1954:1954))
        (PORT d[12] (2658:2658:2658) (2703:2703:2703))
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (PORT ena (6703:6703:6703) (6667:6667:6667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2155:2155:2155))
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (PORT ena (6703:6703:6703) (6667:6667:6667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (1865:1865:1865))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (PORT ena (6707:6707:6707) (6671:6671:6671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (PORT d[0] (6707:6707:6707) (6671:6671:6671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2131:2131:2131) (2193:2193:2193))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3042:3042:3042) (3266:3266:3266))
        (PORT datad (1281:1281:1281) (1246:1246:1246))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4473:4473:4473) (4513:4513:4513))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (7014:7014:7014) (6986:6986:6986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5876:5876:5876) (5962:5962:5962))
        (PORT d[1] (2644:2644:2644) (2576:2576:2576))
        (PORT d[2] (4694:4694:4694) (4815:4815:4815))
        (PORT d[3] (4397:4397:4397) (4517:4517:4517))
        (PORT d[4] (2149:2149:2149) (2120:2120:2120))
        (PORT d[5] (4252:4252:4252) (4321:4321:4321))
        (PORT d[6] (2300:2300:2300) (2250:2250:2250))
        (PORT d[7] (2882:2882:2882) (2811:2811:2811))
        (PORT d[8] (4508:4508:4508) (4648:4648:4648))
        (PORT d[9] (2771:2771:2771) (2725:2725:2725))
        (PORT d[10] (2326:2326:2326) (2275:2275:2275))
        (PORT d[11] (5909:5909:5909) (5980:5980:5980))
        (PORT d[12] (2705:2705:2705) (2748:2748:2748))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (7010:7010:7010) (6982:6982:6982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4173:4173:4173) (4219:4219:4219))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (7010:7010:7010) (6982:6982:6982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2373:2373:2373))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (7014:7014:7014) (6986:6986:6986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (7014:7014:7014) (6986:6986:6986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3055:3055:3055))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT ena (6463:6463:6463) (6353:6353:6353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4174:4174:4174) (4255:4255:4255))
        (PORT d[1] (4741:4741:4741) (4782:4782:4782))
        (PORT d[2] (3402:3402:3402) (3401:3401:3401))
        (PORT d[3] (3430:3430:3430) (3586:3586:3586))
        (PORT d[4] (6207:6207:6207) (6233:6233:6233))
        (PORT d[5] (2790:2790:2790) (2820:2820:2820))
        (PORT d[6] (3664:3664:3664) (3662:3662:3662))
        (PORT d[7] (4414:4414:4414) (4373:4373:4373))
        (PORT d[8] (4573:4573:4573) (4637:4637:4637))
        (PORT d[9] (2912:2912:2912) (2969:2969:2969))
        (PORT d[10] (5311:5311:5311) (5343:5343:5343))
        (PORT d[11] (3896:3896:3896) (3956:3956:3956))
        (PORT d[12] (3223:3223:3223) (3370:3370:3370))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT ena (6459:6459:6459) (6349:6349:6349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4361:4361:4361) (4408:4408:4408))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT ena (6459:6459:6459) (6349:6349:6349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4584:4584:4584) (4615:4615:4615))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT ena (6463:6463:6463) (6353:6353:6353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT d[0] (6463:6463:6463) (6353:6353:6353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1359:1359:1359))
        (PORT datab (3083:3083:3083) (3307:3307:3307))
        (PORT datac (1707:1707:1707) (1746:1746:1746))
        (PORT datad (2612:2612:2612) (2647:2647:2647))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (2955:2955:2955))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (PORT ena (6502:6502:6502) (6435:6435:6435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4433:4433:4433) (4535:4535:4535))
        (PORT d[1] (4607:4607:4607) (4588:4588:4588))
        (PORT d[2] (3573:3573:3573) (3543:3543:3543))
        (PORT d[3] (4586:4586:4586) (4487:4487:4487))
        (PORT d[4] (4851:4851:4851) (4696:4696:4696))
        (PORT d[5] (2822:2822:2822) (2894:2894:2894))
        (PORT d[6] (4465:4465:4465) (4546:4546:4546))
        (PORT d[7] (4070:4070:4070) (4000:4000:4000))
        (PORT d[8] (3670:3670:3670) (3757:3757:3757))
        (PORT d[9] (2638:2638:2638) (2712:2712:2712))
        (PORT d[10] (4358:4358:4358) (4262:4262:4262))
        (PORT d[11] (4462:4462:4462) (4525:4525:4525))
        (PORT d[12] (3592:3592:3592) (3731:3731:3731))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (PORT ena (6498:6498:6498) (6431:6431:6431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5097:5097:5097) (5127:5127:5127))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (PORT ena (6498:6498:6498) (6431:6431:6431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5369:5369:5369) (5438:5438:5438))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (PORT ena (6502:6502:6502) (6435:6435:6435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (PORT d[0] (6502:6502:6502) (6435:6435:6435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3811:3811:3811) (3865:3865:3865))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT ena (7730:7730:7730) (7645:7645:7645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5538:5538:5538) (5630:5630:5630))
        (PORT d[1] (6184:6184:6184) (6285:6285:6285))
        (PORT d[2] (4007:4007:4007) (4144:4144:4144))
        (PORT d[3] (4010:4010:4010) (4141:4141:4141))
        (PORT d[4] (2872:2872:2872) (2837:2837:2837))
        (PORT d[5] (3899:3899:3899) (3965:3965:3965))
        (PORT d[6] (2956:2956:2956) (2894:2894:2894))
        (PORT d[7] (5027:5027:5027) (5059:5059:5059))
        (PORT d[8] (4066:4066:4066) (4201:4201:4201))
        (PORT d[9] (3377:3377:3377) (3490:3490:3490))
        (PORT d[10] (4312:4312:4312) (4349:4349:4349))
        (PORT d[11] (5576:5576:5576) (5651:5651:5651))
        (PORT d[12] (3867:3867:3867) (3945:3945:3945))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (7726:7726:7726) (7641:7641:7641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5261:5261:5261) (5399:5399:5399))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (7726:7726:7726) (7641:7641:7641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5185:5185:5185) (5186:5186:5186))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT ena (7730:7730:7730) (7645:7645:7645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT d[0] (7730:7730:7730) (7645:7645:7645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1793:1793:1793))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2486:2486:2486) (2483:2483:2483))
        (PORT datad (1884:1884:1884) (1836:1836:1836))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[20\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (2048:2048:2048) (2070:2070:2070))
        (PORT datac (2471:2471:2471) (2390:2390:2390))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[20\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1709:1709:1709) (1678:1678:1678))
        (PORT datac (1891:1891:1891) (1845:1845:1845))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2121:2121:2121))
        (PORT ena (2012:2012:2012) (1951:1951:1951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[14\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1711:1711:1711))
        (PORT datab (1645:1645:1645) (1668:1668:1668))
        (PORT datac (1161:1161:1161) (1215:1215:1215))
        (PORT datad (1578:1578:1578) (1537:1537:1537))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1671:1671:1671))
        (PORT datab (1312:1312:1312) (1299:1299:1299))
        (PORT datad (742:742:742) (742:742:742))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (794:794:794) (797:797:797))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (2015:2015:2015) (2143:2143:2143))
        (PORT sload (1127:1127:1127) (1162:1162:1162))
        (PORT ena (1504:1504:1504) (1509:1509:1509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1704:1704:1704))
        (PORT datab (1195:1195:1195) (1258:1258:1258))
        (PORT datac (1119:1119:1119) (1152:1152:1152))
        (PORT datad (1157:1157:1157) (1214:1214:1214))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2326:2326:2326))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT ena (7171:7171:7171) (7071:7071:7071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3974:3974:3974) (4008:4008:4008))
        (PORT d[1] (5234:5234:5234) (5226:5226:5226))
        (PORT d[2] (3307:3307:3307) (3436:3436:3436))
        (PORT d[3] (4372:4372:4372) (4593:4593:4593))
        (PORT d[4] (5151:5151:5151) (5051:5051:5051))
        (PORT d[5] (5718:5718:5718) (5698:5698:5698))
        (PORT d[6] (4050:4050:4050) (4008:4008:4008))
        (PORT d[7] (4769:4769:4769) (4715:4715:4715))
        (PORT d[8] (4650:4650:4650) (4760:4760:4760))
        (PORT d[9] (5423:5423:5423) (5454:5454:5454))
        (PORT d[10] (6845:6845:6845) (7017:7017:7017))
        (PORT d[11] (4249:4249:4249) (4214:4214:4214))
        (PORT d[12] (3877:3877:3877) (4014:4014:4014))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (PORT ena (7167:7167:7167) (7067:7067:7067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3500:3500:3500))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (PORT ena (7167:7167:7167) (7067:7067:7067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (3070:3070:3070))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT ena (7171:7171:7171) (7071:7071:7071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT d[0] (7171:7171:7171) (7071:7071:7071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2536:2536:2536))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
        (PORT ena (7289:7289:7289) (7123:7123:7123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (5142:5142:5142))
        (PORT d[1] (4684:4684:4684) (4753:4753:4753))
        (PORT d[2] (2970:2970:2970) (3127:3127:3127))
        (PORT d[3] (5318:5318:5318) (5517:5517:5517))
        (PORT d[4] (3407:3407:3407) (3357:3357:3357))
        (PORT d[5] (6809:6809:6809) (6838:6838:6838))
        (PORT d[6] (2874:2874:2874) (2859:2859:2859))
        (PORT d[7] (2758:2758:2758) (2740:2740:2740))
        (PORT d[8] (4654:4654:4654) (4781:4781:4781))
        (PORT d[9] (2966:2966:2966) (2930:2930:2930))
        (PORT d[10] (6210:6210:6210) (6423:6423:6423))
        (PORT d[11] (2907:2907:2907) (2913:2913:2913))
        (PORT d[12] (4126:4126:4126) (4209:4209:4209))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT ena (7285:7285:7285) (7119:7119:7119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4605:4605:4605) (4648:4648:4648))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT ena (7285:7285:7285) (7119:7119:7119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4733:4733:4733) (4915:4915:4915))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
        (PORT ena (7289:7289:7289) (7123:7123:7123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2561:2561:2561))
        (PORT d[0] (7289:7289:7289) (7123:7123:7123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2277:2277:2277))
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (PORT ena (7500:7500:7500) (7401:7401:7401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3095:3095:3095))
        (PORT d[1] (3491:3491:3491) (3501:3501:3501))
        (PORT d[2] (2209:2209:2209) (2281:2281:2281))
        (PORT d[3] (4726:4726:4726) (4949:4949:4949))
        (PORT d[4] (4199:4199:4199) (4135:4135:4135))
        (PORT d[5] (5042:5042:5042) (5007:5007:5007))
        (PORT d[6] (4092:4092:4092) (4065:4065:4065))
        (PORT d[7] (6644:6644:6644) (6551:6551:6551))
        (PORT d[8] (3572:3572:3572) (3644:3644:3644))
        (PORT d[9] (3666:3666:3666) (3669:3669:3669))
        (PORT d[10] (7504:7504:7504) (7668:7668:7668))
        (PORT d[11] (4024:4024:4024) (4006:4006:4006))
        (PORT d[12] (4506:4506:4506) (4630:4630:4630))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (PORT ena (7496:7496:7496) (7397:7397:7397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (3959:3959:3959))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (PORT ena (7496:7496:7496) (7397:7397:7397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3376:3376:3376))
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (PORT ena (7500:7500:7500) (7401:7401:7401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (PORT d[0] (7500:7500:7500) (7401:7401:7401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2769:2769:2769))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT ena (6760:6760:6760) (6678:6678:6678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4054:4054:4054) (4128:4128:4128))
        (PORT d[1] (4304:4304:4304) (4335:4335:4335))
        (PORT d[2] (2599:2599:2599) (2700:2700:2700))
        (PORT d[3] (2726:2726:2726) (2881:2881:2881))
        (PORT d[4] (6726:6726:6726) (6581:6581:6581))
        (PORT d[5] (4793:4793:4793) (4655:4655:4655))
        (PORT d[6] (5979:5979:5979) (6156:6156:6156))
        (PORT d[7] (7151:7151:7151) (7025:7025:7025))
        (PORT d[8] (4296:4296:4296) (4415:4415:4415))
        (PORT d[9] (4527:4527:4527) (4620:4620:4620))
        (PORT d[10] (5771:5771:5771) (5934:5934:5934))
        (PORT d[11] (4213:4213:4213) (4286:4286:4286))
        (PORT d[12] (4265:4265:4265) (4392:4392:4392))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (6756:6756:6756) (6674:6674:6674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (3765:3765:3765))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (6756:6756:6756) (6674:6674:6674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (3054:3054:3054))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT ena (6760:6760:6760) (6678:6678:6678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT d[0] (6760:6760:6760) (6678:6678:6678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1431:1431:1431))
        (PORT datab (2138:2138:2138) (2244:2244:2244))
        (PORT datac (2317:2317:2317) (2320:2320:2320))
        (PORT datad (1682:1682:1682) (1691:1691:1691))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2180:2180:2180) (2223:2223:2223))
        (PORT datab (2546:2546:2546) (2478:2478:2478))
        (PORT datac (1321:1321:1321) (1382:1382:1382))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2779:2779:2779))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT ena (6705:6705:6705) (6627:6627:6627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4120:4120:4120))
        (PORT d[1] (4310:4310:4310) (4339:4339:4339))
        (PORT d[2] (2889:2889:2889) (2998:2998:2998))
        (PORT d[3] (3112:3112:3112) (3256:3256:3256))
        (PORT d[4] (6395:6395:6395) (6250:6250:6250))
        (PORT d[5] (4739:4739:4739) (4594:4594:4594))
        (PORT d[6] (5590:5590:5590) (5765:5765:5765))
        (PORT d[7] (6833:6833:6833) (6710:6710:6710))
        (PORT d[8] (4333:4333:4333) (4454:4454:4454))
        (PORT d[9] (4517:4517:4517) (4609:4609:4609))
        (PORT d[10] (6068:6068:6068) (6228:6228:6228))
        (PORT d[11] (3568:3568:3568) (3657:3657:3657))
        (PORT d[12] (4254:4254:4254) (4377:4377:4377))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT ena (6701:6701:6701) (6623:6623:6623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3521:3521:3521))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT ena (6701:6701:6701) (6623:6623:6623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2789:2789:2789))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT ena (6705:6705:6705) (6627:6627:6627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT d[0] (6705:6705:6705) (6627:6627:6627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2322:2322:2322))
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (PORT ena (4790:4790:4790) (4837:4837:4837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3777:3777:3777))
        (PORT d[1] (4493:4493:4493) (4476:4476:4476))
        (PORT d[2] (2495:2495:2495) (2555:2555:2555))
        (PORT d[3] (5364:5364:5364) (5579:5579:5579))
        (PORT d[4] (4972:4972:4972) (4910:4910:4910))
        (PORT d[5] (3168:3168:3168) (3084:3084:3084))
        (PORT d[6] (4832:4832:4832) (4799:4799:4799))
        (PORT d[7] (3371:3371:3371) (3427:3427:3427))
        (PORT d[8] (3949:3949:3949) (4031:4031:4031))
        (PORT d[9] (5043:5043:5043) (5017:5017:5017))
        (PORT d[10] (5802:5802:5802) (5957:5957:5957))
        (PORT d[11] (4721:4721:4721) (4699:4699:4699))
        (PORT d[12] (5186:5186:5186) (5309:5309:5309))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT ena (4786:4786:4786) (4833:4833:4833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3516:3516:3516))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT ena (4786:4786:4786) (4833:4833:4833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2550:2550:2550))
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (PORT ena (4790:4790:4790) (4837:4837:4837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (PORT d[0] (4790:4790:4790) (4837:4837:4837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2335:2335:2335))
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (PORT ena (6780:6780:6780) (6676:6676:6676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (4043:4043:4043))
        (PORT d[1] (4461:4461:4461) (4467:4467:4467))
        (PORT d[2] (3323:3323:3323) (3446:3446:3446))
        (PORT d[3] (3996:3996:3996) (4222:4222:4222))
        (PORT d[4] (4200:4200:4200) (4136:4136:4136))
        (PORT d[5] (5742:5742:5742) (5726:5726:5726))
        (PORT d[6] (4039:4039:4039) (3998:3998:3998))
        (PORT d[7] (4503:4503:4503) (4456:4456:4456))
        (PORT d[8] (4649:4649:4649) (4760:4760:4760))
        (PORT d[9] (5464:5464:5464) (5497:5497:5497))
        (PORT d[10] (6838:6838:6838) (7009:7009:7009))
        (PORT d[11] (4296:4296:4296) (4259:4259:4259))
        (PORT d[12] (3845:3845:3845) (3974:3974:3974))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (PORT ena (6776:6776:6776) (6672:6672:6672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4075:4075:4075))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (PORT ena (6776:6776:6776) (6672:6672:6672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3666:3666:3666) (3777:3777:3777))
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (PORT ena (6780:6780:6780) (6676:6676:6676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (PORT d[0] (6780:6780:6780) (6676:6676:6676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1594:1594:1594))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT ena (3249:3249:3249) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1409:1409:1409))
        (PORT d[1] (2412:2412:2412) (2374:2374:2374))
        (PORT d[2] (5046:5046:5046) (5189:5189:5189))
        (PORT d[3] (4261:4261:4261) (4415:4415:4415))
        (PORT d[4] (2684:2684:2684) (2641:2641:2641))
        (PORT d[5] (1418:1418:1418) (1398:1398:1398))
        (PORT d[6] (2050:2050:2050) (2030:2030:2030))
        (PORT d[7] (1027:1027:1027) (1032:1032:1032))
        (PORT d[8] (4123:4123:4123) (4120:4120:4120))
        (PORT d[9] (2324:2324:2324) (2287:2287:2287))
        (PORT d[10] (2295:2295:2295) (2263:2263:2263))
        (PORT d[11] (1031:1031:1031) (1032:1032:1032))
        (PORT d[12] (4135:4135:4135) (4214:4214:4214))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (PORT ena (3245:3245:3245) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1350:1350:1350))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (PORT ena (3245:3245:3245) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2526:2526:2526))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT ena (3249:3249:3249) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT d[0] (3249:3249:3249) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1429:1429:1429))
        (PORT datab (2136:2136:2136) (2242:2242:2242))
        (PORT datac (1925:1925:1925) (2003:2003:2003))
        (PORT datad (1219:1219:1219) (1171:1171:1171))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3181:3181:3181) (3032:3032:3032))
        (PORT datab (2135:2135:2135) (2242:2242:2242))
        (PORT datac (1799:1799:1799) (1813:1813:1813))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[8\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1323:1323:1323))
        (PORT datab (1420:1420:1420) (1480:1480:1480))
        (PORT datac (1396:1396:1396) (1455:1455:1455))
        (PORT datad (1281:1281:1281) (1233:1233:1233))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[8\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1379:1379:1379))
        (PORT datab (457:457:457) (518:518:518))
        (PORT datac (1417:1417:1417) (1420:1420:1420))
        (PORT datad (377:377:377) (370:370:370))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1750:1750:1750) (1721:1721:1721))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu_custom_instruction_master_multi_xconnect\|ci_master0_start\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1412:1412:1412))
        (PORT datab (819:819:819) (878:878:878))
        (PORT datac (974:974:974) (948:948:948))
        (PORT datad (1145:1145:1145) (1211:1211:1211))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|done_delay\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu_custom_instruction_master_multi_xconnect\|ci_slave_done\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2081:2081:2081) (2148:2148:2148))
        (PORT datac (1338:1338:1338) (1366:1366:1366))
        (PORT datad (252:252:252) (323:323:323))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1149:1149:1149))
        (PORT datab (1917:1917:1917) (1862:1862:1862))
        (PORT datac (739:739:739) (748:748:748))
        (PORT datad (1009:1009:1009) (1001:1001:1001))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[22\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1732:1732:1732))
        (PORT datab (1834:1834:1834) (1814:1814:1814))
        (PORT datac (1781:1781:1781) (1796:1796:1796))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[31\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datac (292:292:292) (381:381:381))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[20\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (286:286:286) (373:373:373))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (1790:1790:1790) (1781:1781:1781))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[20\]\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2491:2491:2491) (2535:2535:2535))
        (PORT datab (1635:1635:1635) (1776:1776:1776))
        (PORT datac (1714:1714:1714) (1715:1715:1715))
        (PORT datad (425:425:425) (466:466:466))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[20\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1122:1122:1122))
        (PORT datab (1332:1332:1332) (1338:1338:1338))
        (PORT datac (859:859:859) (923:923:923))
        (PORT datad (1306:1306:1306) (1312:1312:1312))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[20\]\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1020:1020:1020))
        (PORT datab (514:514:514) (534:534:534))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (424:424:424) (439:439:439))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[20\]\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (670:670:670) (672:672:672))
        (PORT datac (665:665:665) (663:663:663))
        (PORT datad (469:469:469) (492:492:492))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[20\]\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1103:1103:1103))
        (PORT datab (305:305:305) (395:395:395))
        (PORT datac (690:690:690) (690:690:690))
        (PORT datad (1028:1028:1028) (1028:1028:1028))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1815:1815:1815) (1814:1814:1814))
        (PORT clrn (2120:2120:2120) (2092:2092:2092))
        (PORT sload (2144:2144:2144) (2245:2245:2245))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1071:1071:1071) (1093:1093:1093))
        (PORT datad (978:978:978) (1003:1003:1003))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (2049:2049:2049) (2072:2072:2072))
        (PORT datac (2259:2259:2259) (2207:2207:2207))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1162:1162:1162))
        (PORT datab (407:407:407) (425:425:425))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1083:1083:1083) (1115:1115:1115))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (996:996:996))
        (PORT datab (1271:1271:1271) (1263:1263:1263))
        (PORT datad (270:270:270) (308:308:308))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (671:671:671) (750:750:750))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT sload (1933:1933:1933) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[20\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1666:1666:1666) (1680:1680:1680))
        (PORT datab (316:316:316) (367:367:367))
        (PORT datac (1707:1707:1707) (1741:1741:1741))
        (PORT datad (1103:1103:1103) (1138:1138:1138))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_st_data\[19\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1008:1008:1008))
        (PORT datab (1379:1379:1379) (1437:1437:1437))
        (PORT datac (712:712:712) (693:693:693))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1340:1340:1340) (1348:1348:1348))
        (PORT datad (1015:1015:1015) (1050:1050:1050))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4662:4662:4662) (4555:4555:4555))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (6341:6341:6341) (6279:6279:6279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4292:4292:4292) (4263:4263:4263))
        (PORT d[1] (4336:4336:4336) (4425:4425:4425))
        (PORT d[2] (2211:2211:2211) (2294:2294:2294))
        (PORT d[3] (2299:2299:2299) (2399:2399:2399))
        (PORT d[4] (3516:3516:3516) (3456:3456:3456))
        (PORT d[5] (6873:6873:6873) (6919:6919:6919))
        (PORT d[6] (4164:4164:4164) (4227:4227:4227))
        (PORT d[7] (4083:4083:4083) (4183:4183:4183))
        (PORT d[8] (3621:3621:3621) (3697:3697:3697))
        (PORT d[9] (6307:6307:6307) (6481:6481:6481))
        (PORT d[10] (4715:4715:4715) (4676:4676:4676))
        (PORT d[11] (4842:4842:4842) (5049:5049:5049))
        (PORT d[12] (2886:2886:2886) (3005:3005:3005))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (6337:6337:6337) (6275:6275:6275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (4128:4128:4128))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (6337:6337:6337) (6275:6275:6275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4712:4712:4712))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (6341:6341:6341) (6279:6279:6279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT d[0] (6341:6341:6341) (6279:6279:6279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2215:2215:2215))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT ena (7702:7702:7702) (7619:7619:7619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5525:5525:5525) (5617:5617:5617))
        (PORT d[1] (5146:5146:5146) (5242:5242:5242))
        (PORT d[2] (4336:4336:4336) (4465:4465:4465))
        (PORT d[3] (3999:3999:3999) (4130:4130:4130))
        (PORT d[4] (2864:2864:2864) (2828:2828:2828))
        (PORT d[5] (3887:3887:3887) (3954:3954:3954))
        (PORT d[6] (4108:4108:4108) (4128:4128:4128))
        (PORT d[7] (4983:4983:4983) (5013:5013:5013))
        (PORT d[8] (4109:4109:4109) (4249:4249:4249))
        (PORT d[9] (3362:3362:3362) (3476:3476:3476))
        (PORT d[10] (4667:4667:4667) (4698:4698:4698))
        (PORT d[11] (5577:5577:5577) (5652:5652:5652))
        (PORT d[12] (3837:3837:3837) (3910:3910:3910))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (PORT ena (7698:7698:7698) (7615:7615:7615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5277:5277:5277) (5414:5414:5414))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (PORT ena (7698:7698:7698) (7615:7615:7615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5128:5128:5128) (5126:5126:5126))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT ena (7702:7702:7702) (7619:7619:7619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT d[0] (7702:7702:7702) (7619:7619:7619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2568:2568:2568))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (8074:8074:8074) (7993:7993:7993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5886:5886:5886) (5973:5973:5973))
        (PORT d[1] (5535:5535:5535) (5613:5613:5613))
        (PORT d[2] (4349:4349:4349) (4483:4483:4483))
        (PORT d[3] (4337:4337:4337) (4465:4465:4465))
        (PORT d[4] (2477:2477:2477) (2441:2441:2441))
        (PORT d[5] (4255:4255:4255) (4322:4322:4322))
        (PORT d[6] (2631:2631:2631) (2577:2577:2577))
        (PORT d[7] (3242:3242:3242) (3165:3165:3165))
        (PORT d[8] (4112:4112:4112) (4251:4251:4251))
        (PORT d[9] (3713:3713:3713) (3822:3822:3822))
        (PORT d[10] (4634:4634:4634) (4665:4665:4665))
        (PORT d[11] (5935:5935:5935) (6007:6007:6007))
        (PORT d[12] (4224:4224:4224) (4298:4298:4298))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT ena (8070:8070:8070) (7989:7989:7989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3894:3894:3894))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT ena (8070:8070:8070) (7989:7989:7989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5531:5531:5531) (5527:5527:5527))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (8074:8074:8074) (7993:7993:7993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (8074:8074:8074) (7993:7993:7993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4307:4307:4307) (4204:4204:4204))
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (PORT ena (6302:6302:6302) (6243:6243:6243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3566:3566:3566))
        (PORT d[1] (5340:5340:5340) (5419:5419:5419))
        (PORT d[2] (3237:3237:3237) (3332:3332:3332))
        (PORT d[3] (2307:2307:2307) (2410:2410:2410))
        (PORT d[4] (4806:4806:4806) (4716:4716:4716))
        (PORT d[5] (6865:6865:6865) (6950:6950:6950))
        (PORT d[6] (3820:3820:3820) (3884:3884:3884))
        (PORT d[7] (4125:4125:4125) (4219:4219:4219))
        (PORT d[8] (3572:3572:3572) (3646:3646:3646))
        (PORT d[9] (5962:5962:5962) (6140:6140:6140))
        (PORT d[10] (4390:4390:4390) (4357:4357:4357))
        (PORT d[11] (4824:4824:4824) (5029:5029:5029))
        (PORT d[12] (2848:2848:2848) (2956:2956:2956))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (PORT ena (6298:6298:6298) (6239:6239:6239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5584:5584:5584) (5718:5718:5718))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (PORT ena (6298:6298:6298) (6239:6239:6239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4577:4577:4577) (4610:4610:4610))
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (PORT ena (6302:6302:6302) (6243:6243:6243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (PORT d[0] (6302:6302:6302) (6243:6243:6243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1789:1789:1789))
        (PORT datab (3084:3084:3084) (3308:3308:3308))
        (PORT datac (1680:1680:1680) (1639:1639:1639))
        (PORT datad (3178:3178:3178) (3247:3247:3247))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1790:1790:1790))
        (PORT datab (2173:2173:2173) (2207:2207:2207))
        (PORT datac (1624:1624:1624) (1583:1583:1583))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datab (2050:2050:2050) (2072:2072:2072))
        (PORT datac (2259:2259:2259) (2207:2207:2207))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2943:2943:2943) (2955:2955:2955))
        (PORT datad (1367:1367:1367) (1383:1383:1383))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1741:1741:1741))
        (PORT datab (981:981:981) (973:973:973))
        (PORT datac (1336:1336:1336) (1329:1329:1329))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (1008:1008:1008))
        (PORT datab (711:711:711) (709:709:709))
        (PORT datad (264:264:264) (302:302:302))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (667:667:667) (747:747:747))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT sload (1933:1933:1933) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[19\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (1997:1997:1997))
        (PORT datab (316:316:316) (367:367:367))
        (PORT datac (471:471:471) (528:528:528))
        (PORT datad (1103:1103:1103) (1137:1137:1137))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[18\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (981:981:981))
        (PORT datab (1079:1079:1079) (1124:1124:1124))
        (PORT datad (962:962:962) (933:933:933))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2601:2601:2601) (2692:2692:2692))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sclr (819:819:819) (885:885:885))
        (PORT sload (1214:1214:1214) (1324:1324:1324))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_arith_result\[18\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1335:1335:1335))
        (PORT datab (987:987:987) (967:967:967))
        (PORT datad (1889:1889:1889) (1888:1888:1888))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[18\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1344:1344:1344) (1344:1344:1344))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[18\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1727:1727:1727) (1728:1728:1728))
        (PORT datab (1592:1592:1592) (1703:1703:1703))
        (PORT datac (2109:2109:2109) (2128:2128:2128))
        (PORT datad (252:252:252) (323:323:323))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[18\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1725:1725:1725))
        (PORT datab (349:349:349) (456:456:456))
        (PORT datac (1375:1375:1375) (1386:1386:1386))
        (PORT datad (300:300:300) (382:382:382))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[18\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (739:739:739))
        (PORT datab (1537:1537:1537) (1549:1549:1549))
        (PORT datac (1396:1396:1396) (1398:1398:1398))
        (PORT datad (728:728:728) (728:728:728))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[18\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1677:1677:1677) (1648:1648:1648))
        (PORT datac (398:398:398) (401:401:401))
        (PORT datad (456:456:456) (512:512:512))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[18\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (905:905:905))
        (PORT datab (1542:1542:1542) (1555:1555:1555))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1651:1651:1651) (1620:1620:1620))
        (PORT datab (711:711:711) (725:725:725))
        (PORT datac (213:213:213) (249:249:249))
        (PORT datad (1229:1229:1229) (1297:1297:1297))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1110:1110:1110) (1132:1132:1132))
        (PORT clrn (2120:2120:2120) (2092:2092:2092))
        (PORT sload (2144:2144:2144) (2245:2245:2245))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1289:1289:1289))
        (PORT datab (1832:1832:1832) (1924:1924:1924))
        (PORT datac (1140:1140:1140) (1201:1201:1201))
        (PORT datad (340:340:340) (442:442:442))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1656:1656:1656))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (660:660:660) (653:653:653))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (758:758:758))
        (PORT datab (1768:1768:1768) (1771:1771:1771))
        (PORT datad (747:747:747) (764:764:764))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1128:1128:1128) (1152:1152:1152))
        (PORT clrn (2156:2156:2156) (2128:2128:2128))
        (PORT sload (1697:1697:1697) (1728:1728:1728))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[18\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1408:1408:1408))
        (PORT datab (1117:1117:1117) (1169:1169:1169))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (491:491:491) (512:512:512))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[11\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1430:1430:1430) (1466:1466:1466))
        (PORT datab (723:723:723) (728:728:728))
        (PORT datad (948:948:948) (911:911:911))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (828:828:828) (837:837:837))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT sload (1663:1663:1663) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1496:1496:1496))
        (PORT datab (1701:1701:1701) (1722:1722:1722))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (884:884:884))
        (PORT datab (1127:1127:1127) (1159:1159:1159))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1401:1401:1401))
        (PORT datab (1381:1381:1381) (1395:1395:1395))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (919:919:919))
        (PORT datab (1085:1085:1085) (1132:1132:1132))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1065:1065:1065))
        (PORT datab (1364:1364:1364) (1390:1390:1390))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (917:917:917))
        (PORT datab (777:777:777) (838:838:838))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[11\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1673:1673:1673))
        (PORT datab (1208:1208:1208) (1204:1204:1204))
        (PORT datad (1381:1381:1381) (1364:1364:1364))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (635:635:635) (662:662:662))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (2015:2015:2015) (2143:2143:2143))
        (PORT sload (1127:1127:1127) (1162:1162:1162))
        (PORT ena (1504:1504:1504) (1509:1509:1509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1710:1710:1710))
        (PORT datab (1191:1191:1191) (1253:1253:1253))
        (PORT datac (1113:1113:1113) (1151:1151:1151))
        (PORT datad (1160:1160:1160) (1218:1218:1218))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3328:3328:3328))
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (PORT ena (6851:6851:6851) (6775:6775:6775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4385:4385:4385) (4447:4447:4447))
        (PORT d[1] (4610:4610:4610) (4590:4590:4590))
        (PORT d[2] (3581:3581:3581) (3552:3552:3552))
        (PORT d[3] (4565:4565:4565) (4464:4464:4464))
        (PORT d[4] (4551:4551:4551) (4405:4405:4405))
        (PORT d[5] (2832:2832:2832) (2901:2901:2901))
        (PORT d[6] (4433:4433:4433) (4495:4495:4495))
        (PORT d[7] (4620:4620:4620) (4526:4526:4526))
        (PORT d[8] (3962:3962:3962) (4040:4040:4040))
        (PORT d[9] (2584:2584:2584) (2651:2651:2651))
        (PORT d[10] (4335:4335:4335) (4237:4237:4237))
        (PORT d[11] (4538:4538:4538) (4600:4600:4600))
        (PORT d[12] (3211:3211:3211) (3359:3359:3359))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT ena (6847:6847:6847) (6771:6771:6771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4021:4021:4021) (4061:4061:4061))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT ena (6847:6847:6847) (6771:6771:6771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5014:5014:5014) (5094:5094:5094))
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (PORT ena (6851:6851:6851) (6775:6775:6775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (PORT d[0] (6851:6851:6851) (6775:6775:6775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1447:1447:1447))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (7029:7029:7029) (7002:7002:7002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1615:1615:1615))
        (PORT d[1] (2646:2646:2646) (2576:2576:2576))
        (PORT d[2] (4369:4369:4369) (4503:4503:4503))
        (PORT d[3] (4386:4386:4386) (4519:4519:4519))
        (PORT d[4] (2088:2088:2088) (2056:2056:2056))
        (PORT d[5] (4253:4253:4253) (4322:4322:4322))
        (PORT d[6] (2239:2239:2239) (2192:2192:2192))
        (PORT d[7] (3240:3240:3240) (3166:3166:3166))
        (PORT d[8] (4458:4458:4458) (4594:4594:4594))
        (PORT d[9] (2770:2770:2770) (2724:2724:2724))
        (PORT d[10] (2352:2352:2352) (2302:2302:2302))
        (PORT d[11] (2574:2574:2574) (2503:2503:2503))
        (PORT d[12] (4528:4528:4528) (4596:4596:4596))
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (PORT ena (7025:7025:7025) (6998:6998:6998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4207:4207:4207) (4254:4254:4254))
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (PORT ena (7025:7025:7025) (6998:6998:6998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2400:2400:2400))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (7029:7029:7029) (7002:7002:7002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT d[0] (7029:7029:7029) (7002:7002:7002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2417:2417:2417) (2458:2458:2458))
        (PORT datab (3348:3348:3348) (3555:3555:3555))
        (PORT datac (1356:1356:1356) (1342:1342:1342))
        (PORT datad (1718:1718:1718) (1754:1754:1754))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2802:2802:2802))
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (PORT ena (6852:6852:6852) (6777:6777:6777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (4017:4017:4017))
        (PORT d[1] (4289:4289:4289) (4264:4264:4264))
        (PORT d[2] (3301:3301:3301) (3283:3283:3283))
        (PORT d[3] (4262:4262:4262) (4167:4167:4167))
        (PORT d[4] (4145:4145:4145) (3999:3999:3999))
        (PORT d[5] (2826:2826:2826) (2894:2894:2894))
        (PORT d[6] (4125:4125:4125) (4210:4210:4210))
        (PORT d[7] (3720:3720:3720) (3646:3646:3646))
        (PORT d[8] (3999:3999:3999) (4079:4079:4079))
        (PORT d[9] (2525:2525:2525) (2587:2587:2587))
        (PORT d[10] (4042:4042:4042) (3951:3951:3951))
        (PORT d[11] (3852:3852:3852) (3946:3946:3946))
        (PORT d[12] (3248:3248:3248) (3398:3398:3398))
        (PORT clk (2496:2496:2496) (2523:2523:2523))
        (PORT ena (6848:6848:6848) (6773:6773:6773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4789:4789:4789) (4826:4826:4826))
        (PORT clk (2496:2496:2496) (2523:2523:2523))
        (PORT ena (6848:6848:6848) (6773:6773:6773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4975:4975:4975) (5048:5048:5048))
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (PORT ena (6852:6852:6852) (6777:6777:6777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (PORT d[0] (6852:6852:6852) (6777:6777:6777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (1763:1763:1763))
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT ena (8027:8027:8027) (7935:7935:7935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5533:5533:5533) (5626:5626:5626))
        (PORT d[1] (5503:5503:5503) (5592:5592:5592))
        (PORT d[2] (4354:4354:4354) (4484:4484:4484))
        (PORT d[3] (4045:4045:4045) (4165:4165:4165))
        (PORT d[4] (2513:2513:2513) (2480:2480:2480))
        (PORT d[5] (3895:3895:3895) (3962:3962:3962))
        (PORT d[6] (4141:4141:4141) (4163:4163:4163))
        (PORT d[7] (3255:3255:3255) (3180:3180:3180))
        (PORT d[8] (4125:4125:4125) (4264:4264:4264))
        (PORT d[9] (3731:3731:3731) (3841:3841:3841))
        (PORT d[10] (4642:4642:4642) (4670:4670:4670))
        (PORT d[11] (5570:5570:5570) (5648:5648:5648))
        (PORT d[12] (4173:4173:4173) (4241:4241:4241))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (8023:8023:8023) (7931:7931:7931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5221:5221:5221) (5366:5366:5366))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (8023:8023:8023) (7931:7931:7931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5523:5523:5523) (5519:5519:5519))
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT ena (8027:8027:8027) (7935:7935:7935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT d[0] (8027:8027:8027) (7935:7935:7935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (1772:1772:1772) (1804:1804:1804))
        (PORT datac (2695:2695:2695) (2790:2790:2790))
        (PORT datad (1812:1812:1812) (1751:1751:1751))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3157:3157:3157))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT ena (6917:6917:6917) (6945:6945:6945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5228:5228:5228) (5367:5367:5367))
        (PORT d[1] (6263:6263:6263) (6413:6413:6413))
        (PORT d[2] (2918:2918:2918) (3057:3057:3057))
        (PORT d[3] (2977:2977:2977) (3122:3122:3122))
        (PORT d[4] (3169:3169:3169) (3155:3155:3155))
        (PORT d[5] (3705:3705:3705) (3822:3822:3822))
        (PORT d[6] (3398:3398:3398) (3417:3417:3417))
        (PORT d[7] (4516:4516:4516) (4678:4678:4678))
        (PORT d[8] (4206:4206:4206) (4204:4204:4204))
        (PORT d[9] (2922:2922:2922) (3030:3030:3030))
        (PORT d[10] (3880:3880:3880) (3908:3908:3908))
        (PORT d[11] (4390:4390:4390) (4545:4545:4545))
        (PORT d[12] (3877:3877:3877) (3907:3907:3907))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT ena (6913:6913:6913) (6941:6941:6941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5381:5381:5381) (5421:5421:5421))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT ena (6913:6913:6913) (6941:6941:6941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4772:4772:4772) (4770:4770:4770))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT ena (6917:6917:6917) (6945:6945:6945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2567:2567:2567))
        (PORT d[0] (6917:6917:6917) (6945:6945:6945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3120:3120:3120) (3039:3039:3039))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (PORT ena (6992:6992:6992) (6894:6894:6894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4798:4798:4798) (4890:4890:4890))
        (PORT d[1] (5479:5479:5479) (5585:5585:5585))
        (PORT d[2] (2853:2853:2853) (2988:2988:2988))
        (PORT d[3] (3284:3284:3284) (3415:3415:3415))
        (PORT d[4] (3594:3594:3594) (3556:3556:3556))
        (PORT d[5] (3543:3543:3543) (3609:3609:3609))
        (PORT d[6] (3183:3183:3183) (3140:3140:3140))
        (PORT d[7] (4209:4209:4209) (4230:4230:4230))
        (PORT d[8] (4775:4775:4775) (4916:4916:4916))
        (PORT d[9] (3898:3898:3898) (3980:3980:3980))
        (PORT d[10] (3914:3914:3914) (3944:3944:3944))
        (PORT d[11] (3996:3996:3996) (4104:4104:4104))
        (PORT d[12] (3181:3181:3181) (3263:3263:3263))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT ena (6988:6988:6988) (6890:6890:6890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5178:5178:5178) (5240:5240:5240))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT ena (6988:6988:6988) (6890:6890:6890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (4462:4462:4462))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (PORT ena (6992:6992:6992) (6894:6894:6894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (PORT d[0] (6992:6992:6992) (6894:6894:6894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2531:2531:2531) (2481:2481:2481))
        (PORT datab (1770:1770:1770) (1802:1802:1802))
        (PORT datac (3307:3307:3307) (3515:3515:3515))
        (PORT datad (2561:2561:2561) (2484:2484:2484))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (3151:3151:3151))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT ena (6938:6938:6938) (6964:6964:6964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5547:5547:5547) (5680:5680:5680))
        (PORT d[1] (6234:6234:6234) (6383:6383:6383))
        (PORT d[2] (3257:3257:3257) (3399:3399:3399))
        (PORT d[3] (2985:2985:2985) (3130:3130:3130))
        (PORT d[4] (3136:3136:3136) (3120:3120:3120))
        (PORT d[5] (3672:3672:3672) (3787:3787:3787))
        (PORT d[6] (3443:3443:3443) (3465:3465:3465))
        (PORT d[7] (4500:4500:4500) (4659:4659:4659))
        (PORT d[8] (4517:4517:4517) (4512:4512:4512))
        (PORT d[9] (3548:3548:3548) (3641:3641:3641))
        (PORT d[10] (3895:3895:3895) (3925:3925:3925))
        (PORT d[11] (4346:4346:4346) (4498:4498:4498))
        (PORT d[12] (3892:3892:3892) (3924:3924:3924))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT ena (6934:6934:6934) (6960:6960:6960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3305:3305:3305))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT ena (6934:6934:6934) (6960:6960:6960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5131:5131:5131) (5115:5115:5115))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT ena (6938:6938:6938) (6964:6964:6964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (6938:6938:6938) (6964:6964:6964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (2927:2927:2927))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (6059:6059:6059) (5989:5989:5989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4875:4875:4875) (4959:4959:4959))
        (PORT d[1] (5141:5141:5141) (5188:5188:5188))
        (PORT d[2] (3414:3414:3414) (3426:3426:3426))
        (PORT d[3] (4134:4134:4134) (4278:4278:4278))
        (PORT d[4] (3102:3102:3102) (2987:2987:2987))
        (PORT d[5] (3530:3530:3530) (3566:3566:3566))
        (PORT d[6] (5129:5129:5129) (5119:5119:5119))
        (PORT d[7] (4570:4570:4570) (4561:4561:4561))
        (PORT d[8] (5609:5609:5609) (5670:5670:5670))
        (PORT d[9] (3317:3317:3317) (3387:3387:3387))
        (PORT d[10] (3103:3103:3103) (2998:2998:2998))
        (PORT d[11] (3506:3506:3506) (3538:3538:3538))
        (PORT d[12] (2871:2871:2871) (2990:2990:2990))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (6055:6055:6055) (5985:5985:5985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2482:2482:2482))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (6055:6055:6055) (5985:5985:5985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3302:3302:3302) (3152:3152:3152))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (6059:6059:6059) (5989:5989:5989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT d[0] (6059:6059:6059) (5989:5989:5989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2527:2527:2527) (2556:2556:2556))
        (PORT datac (3306:3306:3306) (3514:3514:3514))
        (PORT datad (2285:2285:2285) (2214:2214:2214))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1691:1691:1691) (1676:1676:1676))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (1688:1688:1688) (1716:1716:1716))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1840:1840:1840) (1862:1862:1862))
        (PORT datab (1050:1050:1050) (1027:1027:1027))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1522:1522:1522))
        (PORT datab (1274:1274:1274) (1265:1265:1265))
        (PORT datad (743:743:743) (759:759:759))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (668:668:668) (747:747:747))
        (PORT clrn (2156:2156:2156) (2128:2128:2128))
        (PORT sload (1697:1697:1697) (1728:1728:1728))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[17\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (973:973:973))
        (PORT datab (1334:1334:1334) (1348:1348:1348))
        (PORT datac (1366:1366:1366) (1384:1384:1384))
        (PORT datad (1037:1037:1037) (1070:1070:1070))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[17\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1465:1465:1465))
        (PORT datab (260:260:260) (294:294:294))
        (PORT datad (786:786:786) (835:835:835))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[17\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1013:1013:1013) (999:999:999))
        (PORT datac (1449:1449:1449) (1495:1495:1495))
        (PORT datad (938:938:938) (967:967:967))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[17\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1311:1311:1311) (1326:1326:1326))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1724:1724:1724))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (2105:2105:2105) (2123:2123:2123))
        (PORT datad (1542:1542:1542) (1657:1657:1657))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[17\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1424:1424:1424) (1427:1427:1427))
        (PORT datad (1138:1138:1138) (1134:1134:1134))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[17\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1424:1424:1424))
        (PORT datab (1329:1329:1329) (1312:1312:1312))
        (PORT datac (1019:1019:1019) (1010:1010:1010))
        (PORT datad (691:691:691) (678:678:678))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[17\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (875:875:875))
        (PORT datab (865:865:865) (889:889:889))
        (PORT datac (774:774:774) (823:823:823))
        (PORT datad (272:272:272) (350:350:350))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_st_data\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1283:1283:1283))
        (PORT datac (954:954:954) (923:923:923))
        (PORT datad (953:953:953) (909:909:909))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1425:1425:1425) (1461:1461:1461))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|oci_ienable\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (979:979:979) (1018:1018:1018))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|oci_ienable\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2130:2130:2130))
        (PORT ena (1452:1452:1452) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|oci_reg_readdata\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1005:1005:1005))
        (PORT datab (1295:1295:1295) (1349:1349:1349))
        (PORT datac (1037:1037:1037) (1124:1124:1124))
        (PORT datad (221:221:221) (251:251:251))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1332:1332:1332) (1297:1297:1297))
        (PORT sload (1599:1599:1599) (1569:1569:1569))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT asdata (2095:2095:2095) (2099:2099:2099))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2603:2603:2603) (2606:2606:2606))
        (PORT datad (1305:1305:1305) (1316:1316:1316))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1170:1170:1170) (1196:1196:1196))
        (PORT clrn (2120:2120:2120) (2092:2092:2092))
        (PORT sload (2144:2144:2144) (2245:2245:2245))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1521:1521:1521))
        (PORT datad (263:263:263) (337:337:337))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2207:2207:2207))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (PORT ena (7667:7667:7667) (7497:7497:7497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5488:5488:5488) (5579:5579:5579))
        (PORT d[1] (5416:5416:5416) (5484:5484:5484))
        (PORT d[2] (4362:4362:4362) (4501:4501:4501))
        (PORT d[3] (5719:5719:5719) (5920:5920:5920))
        (PORT d[4] (3401:3401:3401) (3352:3352:3352))
        (PORT d[5] (7164:7164:7164) (7188:7188:7188))
        (PORT d[6] (2171:2171:2171) (2160:2160:2160))
        (PORT d[7] (3447:3447:3447) (3429:3429:3429))
        (PORT d[8] (5388:5388:5388) (5511:5511:5511))
        (PORT d[9] (3328:3328:3328) (3294:3294:3294))
        (PORT d[10] (2332:2332:2332) (2306:2306:2306))
        (PORT d[11] (2181:2181:2181) (2186:2186:2186))
        (PORT d[12] (2324:2324:2324) (2389:2389:2389))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (PORT ena (7663:7663:7663) (7493:7493:7493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2023:2023:2023))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (PORT ena (7663:7663:7663) (7493:7493:7493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2693:2693:2693))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (PORT ena (7667:7667:7667) (7497:7497:7497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (PORT d[0] (7667:7667:7667) (7497:7497:7497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (3963:3963:3963))
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (PORT ena (4436:4436:4436) (4480:4480:4480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3706:3706:3706) (3768:3768:3768))
        (PORT d[1] (4902:4902:4902) (4894:4894:4894))
        (PORT d[2] (1839:1839:1839) (1882:1882:1882))
        (PORT d[3] (5401:5401:5401) (5623:5623:5623))
        (PORT d[4] (5304:5304:5304) (5249:5249:5249))
        (PORT d[5] (3502:3502:3502) (3420:3420:3420))
        (PORT d[6] (5126:5126:5126) (5090:5090:5090))
        (PORT d[7] (3735:3735:3735) (3791:3791:3791))
        (PORT d[8] (4291:4291:4291) (4370:4370:4370))
        (PORT d[9] (5393:5393:5393) (5361:5361:5361))
        (PORT d[10] (4572:4572:4572) (4516:4516:4516))
        (PORT d[11] (5067:5067:5067) (5042:5042:5042))
        (PORT d[12] (5517:5517:5517) (5637:5637:5637))
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (PORT ena (4432:4432:4432) (4476:4476:4476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3691:3691:3691))
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (PORT ena (4432:4432:4432) (4476:4476:4476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (3854:3854:3854))
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (PORT ena (4436:4436:4436) (4480:4480:4480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (PORT d[0] (4436:4436:4436) (4480:4480:4480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4917:4917:4917) (4915:4915:4915))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT ena (6722:6722:6722) (6642:6642:6642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4349:4349:4349) (4410:4410:4410))
        (PORT d[1] (4336:4336:4336) (4367:4367:4367))
        (PORT d[2] (2616:2616:2616) (2735:2735:2735))
        (PORT d[3] (3037:3037:3037) (3181:3181:3181))
        (PORT d[4] (6736:6736:6736) (6591:6591:6591))
        (PORT d[5] (5386:5386:5386) (5242:5242:5242))
        (PORT d[6] (5900:5900:5900) (6066:6066:6066))
        (PORT d[7] (6815:6815:6815) (6698:6698:6698))
        (PORT d[8] (4302:4302:4302) (4419:4419:4419))
        (PORT d[9] (4495:4495:4495) (4580:4580:4580))
        (PORT d[10] (5769:5769:5769) (5935:5935:5935))
        (PORT d[11] (4199:4199:4199) (4269:4269:4269))
        (PORT d[12] (4296:4296:4296) (4427:4427:4427))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT ena (6718:6718:6718) (6638:6638:6638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (4157:4157:4157))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT ena (6718:6718:6718) (6638:6638:6638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3829:3829:3829) (3898:3898:3898))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT ena (6722:6722:6722) (6642:6642:6642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT d[0] (6722:6722:6722) (6642:6642:6642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4520:4520:4520) (4518:4518:4518))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT ena (6357:6357:6357) (6297:6297:6297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3776:3776:3776))
        (PORT d[1] (4299:4299:4299) (4327:4327:4327))
        (PORT d[2] (2638:2638:2638) (2758:2758:2758))
        (PORT d[3] (3061:3061:3061) (3204:3204:3204))
        (PORT d[4] (6365:6365:6365) (6219:6219:6219))
        (PORT d[5] (4739:4739:4739) (4606:4606:4606))
        (PORT d[6] (5604:5604:5604) (5786:5786:5786))
        (PORT d[7] (6772:6772:6772) (6643:6643:6643))
        (PORT d[8] (4290:4290:4290) (4405:4405:4405))
        (PORT d[9] (4494:4494:4494) (4582:4582:4582))
        (PORT d[10] (5396:5396:5396) (5563:5563:5563))
        (PORT d[11] (3866:3866:3866) (3943:3943:3943))
        (PORT d[12] (3886:3886:3886) (4016:4016:4016))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT ena (6353:6353:6353) (6293:6293:6293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4268:4268:4268))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT ena (6353:6353:6353) (6293:6293:6293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3787:3787:3787) (3851:3851:3851))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT ena (6357:6357:6357) (6297:6297:6297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT d[0] (6357:6357:6357) (6297:6297:6297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1417:1417:1417))
        (PORT datab (2127:2127:2127) (2232:2232:2232))
        (PORT datac (1951:1951:1951) (1929:1929:1929))
        (PORT datad (2570:2570:2570) (2527:2527:2527))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2653:2653:2653) (2600:2600:2600))
        (PORT datab (3030:3030:3030) (3255:3255:3255))
        (PORT datac (2527:2527:2527) (2477:2477:2477))
        (PORT datad (1839:1839:1839) (1751:1751:1751))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (3926:3926:3926))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT ena (7151:7151:7151) (7052:7052:7052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (3041:3041:3041))
        (PORT d[1] (4806:4806:4806) (4810:4810:4810))
        (PORT d[2] (3697:3697:3697) (3820:3820:3820))
        (PORT d[3] (4378:4378:4378) (4599:4599:4599))
        (PORT d[4] (4173:4173:4173) (4104:4104:4104))
        (PORT d[5] (5006:5006:5006) (4960:4960:4960))
        (PORT d[6] (4008:4008:4008) (3968:3968:3968))
        (PORT d[7] (6286:6286:6286) (6196:6196:6196))
        (PORT d[8] (3605:3605:3605) (3686:3686:3686))
        (PORT d[9] (3676:3676:3676) (3680:3680:3680))
        (PORT d[10] (5039:5039:5039) (5169:5169:5169))
        (PORT d[11] (4255:4255:4255) (4228:4228:4228))
        (PORT d[12] (4181:4181:4181) (4313:4313:4313))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (7147:7147:7147) (7048:7048:7048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3821:3821:3821) (3817:3817:3817))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (7147:7147:7147) (7048:7048:7048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3102:3102:3102))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT ena (7151:7151:7151) (7052:7052:7052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT d[0] (7151:7151:7151) (7052:7052:7052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4813:4813:4813) (4831:4831:4831))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT ena (6039:6039:6039) (5957:5957:5957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3467:3467:3467))
        (PORT d[1] (3986:3986:3986) (4011:4011:4011))
        (PORT d[2] (2607:2607:2607) (2724:2724:2724))
        (PORT d[3] (3069:3069:3069) (3210:3210:3210))
        (PORT d[4] (5282:5282:5282) (5151:5151:5151))
        (PORT d[5] (4955:4955:4955) (4904:4904:4904))
        (PORT d[6] (4858:4858:4858) (4765:4765:4765))
        (PORT d[7] (5760:5760:5760) (5650:5650:5650))
        (PORT d[8] (3972:3972:3972) (4084:4084:4084))
        (PORT d[9] (3908:3908:3908) (3895:3895:3895))
        (PORT d[10] (5412:5412:5412) (5523:5523:5523))
        (PORT d[11] (4789:4789:4789) (4705:4705:4705))
        (PORT d[12] (3491:3491:3491) (3618:3618:3618))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (6035:6035:6035) (5953:5953:5953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4309:4309:4309) (4354:4354:4354))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (6035:6035:6035) (5953:5953:5953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3526:3526:3526))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT ena (6039:6039:6039) (5957:5957:5957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT d[0] (6039:6039:6039) (5957:5957:5957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3347:3347:3347))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (PORT ena (7150:7150:7150) (7050:7050:7050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3025:3025:3025))
        (PORT d[1] (4797:4797:4797) (4796:4796:4796))
        (PORT d[2] (3690:3690:3690) (3813:3813:3813))
        (PORT d[3] (4377:4377:4377) (4599:4599:4599))
        (PORT d[4] (3804:3804:3804) (3740:3740:3740))
        (PORT d[5] (5750:5750:5750) (5734:5734:5734))
        (PORT d[6] (3712:3712:3712) (3673:3673:3673))
        (PORT d[7] (6305:6305:6305) (6211:6211:6211))
        (PORT d[8] (3575:3575:3575) (3652:3652:3652))
        (PORT d[9] (3688:3688:3688) (3692:3692:3692))
        (PORT d[10] (6877:6877:6877) (7053:7053:7053))
        (PORT d[11] (3677:3677:3677) (3655:3655:3655))
        (PORT d[12] (4147:4147:4147) (4271:4271:4271))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (PORT ena (7146:7146:7146) (7046:7046:7046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4273:4273:4273) (4347:4347:4347))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (PORT ena (7146:7146:7146) (7046:7046:7046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3102:3102:3102))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (PORT ena (7150:7150:7150) (7050:7050:7050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (PORT d[0] (7150:7150:7150) (7050:7050:7050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2816:2816:2816) (2679:2679:2679))
        (PORT datab (2508:2508:2508) (2638:2638:2638))
        (PORT datac (2777:2777:2777) (2844:2844:2844))
        (PORT datad (1497:1497:1497) (1433:1433:1433))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (2969:2969:2969))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT ena (7300:7300:7300) (7141:7141:7141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5131:5131:5131) (5223:5223:5223))
        (PORT d[1] (5059:5059:5059) (5128:5128:5128))
        (PORT d[2] (3623:3623:3623) (3768:3768:3768))
        (PORT d[3] (5362:5362:5362) (5563:5563:5563))
        (PORT d[4] (3013:3013:3013) (2965:2965:2965))
        (PORT d[5] (6817:6817:6817) (6847:6847:6847))
        (PORT d[6] (2545:2545:2545) (2534:2534:2534))
        (PORT d[7] (3084:3084:3084) (3066:3066:3066))
        (PORT d[8] (5032:5032:5032) (5155:5155:5155))
        (PORT d[9] (2942:2942:2942) (2899:2899:2899))
        (PORT d[10] (6541:6541:6541) (6746:6746:6746))
        (PORT d[11] (2558:2558:2558) (2566:2566:2566))
        (PORT d[12] (4469:4469:4469) (4551:4551:4551))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT ena (7296:7296:7296) (7137:7137:7137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3587:3587:3587))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT ena (7296:7296:7296) (7137:7137:7137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3033:3033:3033))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT ena (7300:7300:7300) (7141:7141:7141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (7300:7300:7300) (7141:7141:7141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2831:2831:2831) (2894:2894:2894))
        (PORT datab (1617:1617:1617) (1540:1540:1540))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1165:1165:1165) (1134:1134:1134))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1368:1368:1368))
        (PORT datab (2700:2700:2700) (2681:2681:2681))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (3306:3306:3306) (3201:3201:3201))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (457:457:457))
        (PORT datab (1472:1472:1472) (1510:1510:1510))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1285:1285:1285) (1277:1277:1277))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (993:993:993))
        (PORT datab (751:751:751) (741:741:741))
        (PORT datad (271:271:271) (310:310:310))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte2_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (666:666:666) (745:745:745))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT sload (1933:1933:1933) (1930:1930:1930))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (778:778:778))
        (PORT datab (527:527:527) (589:589:589))
        (PORT datac (471:471:471) (539:539:539))
        (PORT datad (494:494:494) (551:551:551))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (778:778:778))
        (PORT datab (496:496:496) (563:563:563))
        (PORT datac (288:288:288) (375:375:375))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|fifo_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2120:2120:2120) (2092:2092:2092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|ien_AE\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1962:1962:1962) (1959:1959:1959))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|ien_AE\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1346:1346:1346))
        (PORT datab (1671:1671:1671) (1661:1661:1661))
        (PORT datac (1353:1353:1353) (1328:1328:1328))
        (PORT datad (1388:1388:1388) (1433:1433:1433))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|ien_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1705:1705:1705) (1660:1660:1660))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|av_readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1530:1530:1530))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|ien_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT asdata (2557:2557:2557) (2541:2541:2541))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1705:1705:1705) (1660:1660:1660))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (326:326:326) (418:418:418))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (427:427:427))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (427:427:427))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (414:414:414))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1094:1094:1094))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (297:297:297) (380:380:380))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|LessThan1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|fifo_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2121:2121:2121) (2092:2092:2092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1091:1091:1091))
        (PORT datad (706:706:706) (745:745:745))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1403:1403:1403) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2112:2112:2112) (2081:2081:2081))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2112:2112:2112) (2081:2081:2081))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (776:776:776) (810:810:810))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|t_pause\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (555:555:555))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datad (676:676:676) (666:666:666))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|t_pause\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (406:406:406))
        (PORT datab (297:297:297) (384:384:384))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (671:671:671) (671:671:671))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|t_pause\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2112:2112:2112) (2081:2081:2081))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|pause_irq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1125:1125:1125))
        (PORT datab (1766:1766:1766) (1788:1788:1788))
        (PORT datad (1078:1078:1078) (1115:1115:1115))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|pause_irq\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|av_readdata\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1065:1065:1065))
        (PORT datac (1734:1734:1734) (1752:1752:1752))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_ienable_reg\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (358:358:358))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal101\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1208:1208:1208))
        (PORT datab (425:425:425) (448:448:448))
        (PORT datac (1386:1386:1386) (1438:1438:1438))
        (PORT datad (1755:1755:1755) (1814:1814:1814))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_wrctl_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_ienable_reg_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (558:558:558))
        (PORT datac (1078:1078:1078) (1115:1115:1115))
        (PORT datad (2643:2643:2643) (2682:2682:2682))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_ienable_reg_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1359:1359:1359))
        (PORT datac (208:208:208) (243:243:243))
        (PORT datad (1024:1024:1024) (1070:1070:1070))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_ienable_reg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT ena (1727:1727:1727) (1681:1681:1681))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_ipending_reg_nxt\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (697:697:697))
        (PORT datab (1267:1267:1267) (1234:1234:1234))
        (PORT datac (1033:1033:1033) (1078:1078:1078))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_ipending_reg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_control_rd_data\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1121:1121:1121))
        (PORT datab (797:797:797) (832:832:832))
        (PORT datac (1036:1036:1036) (1075:1075:1075))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_control_rd_data\[16\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (391:391:391))
        (PORT datab (269:269:269) (308:308:308))
        (PORT datac (1040:1040:1040) (1080:1080:1080))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_control_rd_data\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[16\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (1230:1230:1230) (1284:1284:1284))
        (PORT datac (1266:1266:1266) (1274:1274:1274))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[16\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (581:581:581))
        (PORT datab (1074:1074:1074) (1120:1120:1120))
        (PORT datac (779:779:779) (850:850:850))
        (PORT datad (934:934:934) (916:916:916))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[31\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (545:545:545))
        (PORT datab (1246:1246:1246) (1340:1340:1340))
        (PORT datac (814:814:814) (859:859:859))
        (PORT datad (424:424:424) (422:422:422))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2408:2408:2408) (2393:2393:2393))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT sload (2367:2367:2367) (2501:2501:2501))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[30\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (406:406:406))
        (PORT datab (1423:1423:1423) (1450:1450:1450))
        (PORT datad (271:271:271) (354:354:354))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1932:1932:1932) (1908:1908:1908))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT sload (2367:2367:2367) (2501:2501:2501))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[29\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (406:406:406))
        (PORT datab (1422:1422:1422) (1449:1449:1449))
        (PORT datad (274:274:274) (355:355:355))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2004:2004:2004) (1965:1965:1965))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT sload (2367:2367:2367) (2501:2501:2501))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[28\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (405:405:405))
        (PORT datab (1424:1424:1424) (1451:1451:1451))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1738:1738:1738) (1748:1748:1748))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT sload (2367:2367:2367) (2501:2501:2501))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[27\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (536:536:536))
        (PORT datab (1422:1422:1422) (1449:1449:1449))
        (PORT datad (275:275:275) (356:356:356))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1922:1922:1922) (1907:1907:1907))
        (PORT clrn (2178:2178:2178) (2151:2151:2151))
        (PORT sload (2367:2367:2367) (2501:2501:2501))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[26\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (407:407:407))
        (PORT datab (1383:1383:1383) (1394:1394:1394))
        (PORT datad (462:462:462) (516:516:516))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2023:2023:2023) (2008:2008:2008))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (2867:2867:2867) (2959:2959:2959))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[25\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1439:1439:1439))
        (PORT datab (320:320:320) (410:410:410))
        (PORT datad (273:273:273) (354:354:354))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1661:1661:1661) (1664:1664:1664))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (2867:2867:2867) (2959:2959:2959))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[24\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (404:404:404))
        (PORT datab (478:478:478) (539:539:539))
        (PORT datad (1363:1363:1363) (1387:1387:1387))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1693:1693:1693) (1706:1706:1706))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (2867:2867:2867) (2959:2959:2959))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[23\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (411:411:411))
        (PORT datab (305:305:305) (396:396:396))
        (PORT datad (1364:1364:1364) (1388:1388:1388))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1770:1770:1770) (1771:1771:1771))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (2867:2867:2867) (2959:2959:2959))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[22\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (417:417:417))
        (PORT datab (1383:1383:1383) (1394:1394:1394))
        (PORT datad (272:272:272) (352:352:352))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1700:1700:1700) (1704:1704:1704))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (2867:2867:2867) (2959:2959:2959))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[21\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (407:407:407))
        (PORT datab (304:304:304) (395:395:395))
        (PORT datad (1362:1362:1362) (1386:1386:1386))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1684:1684:1684) (1697:1697:1697))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (2867:2867:2867) (2959:2959:2959))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[20\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (401:401:401))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datad (1361:1361:1361) (1384:1384:1384))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1761:1761:1761) (1768:1768:1768))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (2867:2867:2867) (2959:2959:2959))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[19\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1437:1437:1437))
        (PORT datab (880:880:880) (928:928:928))
        (PORT datad (270:270:270) (351:351:351))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2659:2659:2659) (2623:2623:2623))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (2867:2867:2867) (2959:2959:2959))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[18\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (890:890:890))
        (PORT datab (1314:1314:1314) (1358:1358:1358))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1150:1150:1150) (1180:1180:1180))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (PORT sload (2280:2280:2280) (2403:2403:2403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[17\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (404:404:404))
        (PORT datab (1314:1314:1314) (1357:1357:1357))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1398:1398:1398) (1410:1410:1410))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (PORT sload (2280:2280:2280) (2403:2403:2403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[16\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1319:1319:1319))
        (PORT datab (305:305:305) (397:397:397))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2750:2750:2750) (2832:2832:2832))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (PORT sload (2280:2280:2280) (2403:2403:2403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[5\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1883:1883:1883) (1916:1916:1916))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datad (272:272:272) (353:353:353))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2043:2043:2043) (2053:2053:2053))
        (PORT clrn (2177:2177:2177) (2148:2148:2148))
        (PORT sload (2224:2224:2224) (2367:2367:2367))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1912:1912:1912))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datad (801:801:801) (841:841:841))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1616:1616:1616) (1661:1661:1661))
        (PORT clrn (2177:2177:2177) (2148:2148:2148))
        (PORT sload (2224:2224:2224) (2367:2367:2367))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[7\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (1964:1964:1964))
        (PORT datab (1244:1244:1244) (1279:1279:1279))
        (PORT datad (274:274:274) (352:352:352))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2352:2352:2352) (2375:2375:2375))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (2197:2197:2197) (2335:2335:2335))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1961:1961:1961) (1972:1972:1972))
        (PORT datab (336:336:336) (420:420:420))
        (PORT datad (270:270:270) (349:349:349))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1434:1434:1434) (1469:1469:1469))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (2197:2197:2197) (2335:2335:2335))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[9\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (1974:1974:1974))
        (PORT datab (301:301:301) (390:390:390))
        (PORT datad (269:269:269) (347:347:347))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1480:1480:1480) (1518:1518:1518))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (2197:2197:2197) (2335:2335:2335))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (1973:1973:1973))
        (PORT datab (313:313:313) (398:398:398))
        (PORT datad (270:270:270) (349:349:349))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2291:2291:2291) (2310:2310:2310))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (2197:2197:2197) (2335:2335:2335))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[11\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1965:1965:1965))
        (PORT datab (1120:1120:1120) (1148:1148:1148))
        (PORT datad (274:274:274) (354:354:354))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1728:1728:1728) (1742:1742:1742))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (PORT sload (2197:2197:2197) (2335:2335:2335))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[12\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1121:1121:1121))
        (PORT datab (1313:1313:1313) (1356:1356:1356))
        (PORT datad (273:273:273) (352:352:352))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1363:1363:1363) (1378:1378:1378))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (PORT sload (2280:2280:2280) (2403:2403:2403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[13\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (771:771:771))
        (PORT datab (1319:1319:1319) (1363:1363:1363))
        (PORT datad (289:289:289) (365:365:365))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1352:1352:1352) (1366:1366:1366))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (PORT sload (2280:2280:2280) (2403:2403:2403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[14\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1317:1317:1317))
        (PORT datab (306:306:306) (398:398:398))
        (PORT datad (274:274:274) (353:353:353))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1356:1356:1356) (1370:1370:1370))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (PORT sload (2280:2280:2280) (2403:2403:2403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[15\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (404:404:404))
        (PORT datab (1316:1316:1316) (1359:1359:1359))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1359:1359:1359) (1366:1366:1366))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (PORT sload (2280:2280:2280) (2403:2403:2403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[15\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datac (270:270:270) (360:360:360))
        (PORT datad (1666:1666:1666) (1639:1639:1639))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[15\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (742:742:742) (771:771:771))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2153:2153:2153))
        (PORT ena (2269:2269:2269) (2252:2252:2252))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[15\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2318:2318:2318) (2327:2327:2327))
        (PORT datab (1707:1707:1707) (1683:1683:1683))
        (PORT datac (1468:1468:1468) (1572:1572:1572))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[15\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1047:1047:1047) (1025:1025:1025))
        (PORT datac (1449:1449:1449) (1495:1495:1495))
        (PORT datad (935:935:935) (968:968:968))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[15\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (792:792:792) (789:789:789))
        (PORT datac (1419:1419:1419) (1422:1422:1422))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[15\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1424:1424:1424))
        (PORT datab (1327:1327:1327) (1310:1310:1310))
        (PORT datac (996:996:996) (980:980:980))
        (PORT datad (735:735:735) (738:738:738))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[15\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (401:401:401))
        (PORT datab (853:853:853) (898:898:898))
        (PORT datac (773:773:773) (822:822:822))
        (PORT datad (835:835:835) (850:850:850))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1396:1396:1396))
        (PORT datab (1062:1062:1062) (1023:1023:1023))
        (PORT datad (1294:1294:1294) (1328:1328:1328))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1685:1685:1685) (1652:1652:1652))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1655:1655:1655) (1692:1692:1692))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1026:1026:1026))
        (PORT datab (1495:1495:1495) (1533:1533:1533))
        (PORT datad (1199:1199:1199) (1216:1216:1216))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1648:1648:1648) (1601:1601:1601))
        (PORT clrn (2176:2176:2176) (2146:2146:2146))
        (PORT sclr (2032:2032:2032) (2172:2172:2172))
        (PORT sload (1427:1427:1427) (1481:1481:1481))
        (PORT ena (1725:1725:1725) (1765:1765:1765))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1975:1975:1975) (1981:1981:1981))
        (PORT datab (1207:1207:1207) (1262:1262:1262))
        (PORT datac (1148:1148:1148) (1217:1217:1217))
        (PORT datad (1017:1017:1017) (1061:1061:1061))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1685:1685:1685))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (PORT ena (2914:2914:2914) (2937:2937:2937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2692:2692:2692))
        (PORT d[1] (2432:2432:2432) (2395:2395:2395))
        (PORT d[2] (5053:5053:5053) (5196:5196:5196))
        (PORT d[3] (1508:1508:1508) (1501:1501:1501))
        (PORT d[4] (2636:2636:2636) (2597:2597:2597))
        (PORT d[5] (1415:1415:1415) (1396:1396:1396))
        (PORT d[6] (1693:1693:1693) (1682:1682:1682))
        (PORT d[7] (1031:1031:1031) (1036:1036:1036))
        (PORT d[8] (1289:1289:1289) (1266:1266:1266))
        (PORT d[9] (1354:1354:1354) (1332:1332:1332))
        (PORT d[10] (2632:2632:2632) (2595:2595:2595))
        (PORT d[11] (2065:2065:2065) (2055:2055:2055))
        (PORT d[12] (3816:3816:3816) (3901:3901:3901))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT ena (2910:2910:2910) (2933:2933:2933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (1957:1957:1957))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT ena (2910:2910:2910) (2933:2933:2933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2500:2500:2500))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (PORT ena (2914:2914:2914) (2937:2937:2937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (PORT d[0] (2914:2914:2914) (2937:2937:2937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (2970:2970:2970))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT ena (7537:7537:7537) (7401:7401:7401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4817:4817:4817) (4893:4893:4893))
        (PORT d[1] (4376:4376:4376) (4449:4449:4449))
        (PORT d[2] (4757:4757:4757) (4901:4901:4901))
        (PORT d[3] (4742:4742:4742) (4973:4973:4973))
        (PORT d[4] (6186:6186:6186) (6204:6204:6204))
        (PORT d[5] (7019:7019:7019) (7119:7119:7119))
        (PORT d[6] (5887:5887:5887) (6023:6023:6023))
        (PORT d[7] (4700:4700:4700) (4630:4630:4630))
        (PORT d[8] (5854:5854:5854) (5970:5970:5970))
        (PORT d[9] (5164:5164:5164) (5244:5244:5244))
        (PORT d[10] (6182:6182:6182) (6384:6384:6384))
        (PORT d[11] (4277:4277:4277) (4347:4347:4347))
        (PORT d[12] (3996:3996:3996) (4142:4142:4142))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT ena (7533:7533:7533) (7397:7397:7397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6894:6894:6894) (6675:6675:6675))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT ena (7533:7533:7533) (7397:7397:7397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (3983:3983:3983))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT ena (7537:7537:7537) (7401:7401:7401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (7537:7537:7537) (7401:7401:7401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2169:2169:2169))
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (PORT ena (5659:5659:5659) (5612:5612:5612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3041:3041:3041))
        (PORT d[1] (3522:3522:3522) (3460:3460:3460))
        (PORT d[2] (5613:5613:5613) (5802:5802:5802))
        (PORT d[3] (5884:5884:5884) (6137:6137:6137))
        (PORT d[4] (5458:5458:5458) (5452:5452:5452))
        (PORT d[5] (2473:2473:2473) (2479:2479:2479))
        (PORT d[6] (6669:6669:6669) (6789:6789:6789))
        (PORT d[7] (7039:7039:7039) (6984:6984:6984))
        (PORT d[8] (6813:6813:6813) (6961:6961:6961))
        (PORT d[9] (6643:6643:6643) (6772:6772:6772))
        (PORT d[10] (4826:4826:4826) (4690:4690:4690))
        (PORT d[11] (4920:4920:4920) (4988:4988:4988))
        (PORT d[12] (3231:3231:3231) (3390:3390:3390))
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (PORT ena (5655:5655:5655) (5608:5608:5608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6952:6952:6952) (6958:6958:6958))
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (PORT ena (5655:5655:5655) (5608:5608:5608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (3268:3268:3268))
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (PORT ena (5659:5659:5659) (5612:5612:5612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (PORT d[0] (5659:5659:5659) (5612:5612:5612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2179:2179:2179) (2259:2259:2259))
        (PORT datab (3318:3318:3318) (3520:3520:3520))
        (PORT datac (2281:2281:2281) (2207:2207:2207))
        (PORT datad (1029:1029:1029) (1078:1078:1078))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3454:3454:3454))
        (PORT clk (2528:2528:2528) (2553:2553:2553))
        (PORT ena (8026:8026:8026) (7838:7838:7838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4868:4868:4868) (4984:4984:4984))
        (PORT d[1] (5035:5035:5035) (5123:5123:5123))
        (PORT d[2] (3860:3860:3860) (4069:4069:4069))
        (PORT d[3] (4492:4492:4492) (4751:4751:4751))
        (PORT d[4] (5752:5752:5752) (5731:5731:5731))
        (PORT d[5] (6969:6969:6969) (7053:7053:7053))
        (PORT d[6] (5545:5545:5545) (5658:5658:5658))
        (PORT d[7] (6001:6001:6001) (5940:5940:5940))
        (PORT d[8] (5705:5705:5705) (5851:5851:5851))
        (PORT d[9] (5296:5296:5296) (5437:5437:5437))
        (PORT d[10] (7380:7380:7380) (7627:7627:7627))
        (PORT d[11] (3551:3551:3551) (3625:3625:3625))
        (PORT d[12] (3920:3920:3920) (4116:4116:4116))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT ena (8022:8022:8022) (7834:7834:7834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2441:2441:2441))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT ena (8022:8022:8022) (7834:7834:7834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3810:3810:3810))
        (PORT clk (2528:2528:2528) (2553:2553:2553))
        (PORT ena (8026:8026:8026) (7838:7838:7838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2553:2553:2553))
        (PORT d[0] (8026:8026:8026) (7838:7838:7838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1305:1305:1305))
        (PORT datab (3319:3319:3319) (3522:3522:3522))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1793:1793:1793) (1844:1844:1844))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3464:3464:3464))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT ena (7682:7682:7682) (7489:7489:7489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4502:4502:4502) (4625:4625:4625))
        (PORT d[1] (4982:4982:4982) (5060:5060:5060))
        (PORT d[2] (4197:4197:4197) (4390:4390:4390))
        (PORT d[3] (4387:4387:4387) (4639:4639:4639))
        (PORT d[4] (6131:6131:6131) (6109:6109:6109))
        (PORT d[5] (6626:6626:6626) (6707:6707:6707))
        (PORT d[6] (5309:5309:5309) (5430:5430:5430))
        (PORT d[7] (5660:5660:5660) (5603:5603:5603))
        (PORT d[8] (5375:5375:5375) (5521:5521:5521))
        (PORT d[9] (5218:5218:5218) (5360:5360:5360))
        (PORT d[10] (7327:7327:7327) (7570:7570:7570))
        (PORT d[11] (3855:3855:3855) (3909:3909:3909))
        (PORT d[12] (3664:3664:3664) (3864:3864:3864))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (7678:7678:7678) (7485:7485:7485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4438:4438:4438) (4489:4489:4489))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (7678:7678:7678) (7485:7485:7485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3540:3540:3540) (3782:3782:3782))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT ena (7682:7682:7682) (7489:7489:7489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT d[0] (7682:7682:7682) (7489:7489:7489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2237:2237:2237))
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (PORT ena (7971:7971:7971) (7808:7808:7808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5489:5489:5489) (5580:5580:5580))
        (PORT d[1] (5396:5396:5396) (5463:5463:5463))
        (PORT d[2] (3687:3687:3687) (3842:3842:3842))
        (PORT d[3] (5747:5747:5747) (5950:5950:5950))
        (PORT d[4] (2680:2680:2680) (2628:2628:2628))
        (PORT d[5] (2414:2414:2414) (2390:2390:2390))
        (PORT d[6] (2196:2196:2196) (2186:2186:2186))
        (PORT d[7] (2726:2726:2726) (2712:2712:2712))
        (PORT d[8] (5389:5389:5389) (5513:5513:5513))
        (PORT d[9] (3316:3316:3316) (3282:3282:3282))
        (PORT d[10] (2363:2363:2363) (2340:2340:2340))
        (PORT d[11] (2180:2180:2180) (2185:2185:2185))
        (PORT d[12] (2689:2689:2689) (2747:2747:2747))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (PORT ena (7967:7967:7967) (7804:7804:7804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5474:5474:5474) (5634:5634:5634))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (PORT ena (7967:7967:7967) (7804:7804:7804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2264:2264:2264))
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (PORT ena (7971:7971:7971) (7808:7808:7808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (PORT d[0] (7971:7971:7971) (7808:7808:7808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1716:1716:1716))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT ena (2572:2572:2572) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2338:2338:2338))
        (PORT d[1] (2070:2070:2070) (2041:2041:2041))
        (PORT d[2] (4992:4992:4992) (5124:5124:5124))
        (PORT d[3] (1518:1518:1518) (1527:1527:1527))
        (PORT d[4] (2359:2359:2359) (2324:2324:2324))
        (PORT d[5] (4341:4341:4341) (4452:4452:4452))
        (PORT d[6] (1388:1388:1388) (1384:1384:1384))
        (PORT d[7] (2660:2660:2660) (2639:2639:2639))
        (PORT d[8] (1309:1309:1309) (1288:1288:1288))
        (PORT d[9] (1968:1968:1968) (1936:1936:1936))
        (PORT d[10] (2331:2331:2331) (2303:2303:2303))
        (PORT d[11] (1364:1364:1364) (1361:1361:1361))
        (PORT d[12] (3463:3463:3463) (3551:3551:3551))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (PORT ena (2568:2568:2568) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2460:2460:2460))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (PORT ena (2568:2568:2568) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1585:1585:1585))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT ena (2572:2572:2572) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT d[0] (2572:2572:2572) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1970:1970:1970) (1942:1942:1942))
        (PORT datab (3318:3318:3318) (3521:3521:3521))
        (PORT datac (1659:1659:1659) (1616:1616:1616))
        (PORT datad (1029:1029:1029) (1078:1078:1078))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1042:1042:1042))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT ena (3275:3275:3275) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1378:1378:1378))
        (PORT d[1] (1885:1885:1885) (1857:1857:1857))
        (PORT d[2] (4713:4713:4713) (4863:4863:4863))
        (PORT d[3] (3899:3899:3899) (4061:4061:4061))
        (PORT d[4] (4845:4845:4845) (4786:4786:4786))
        (PORT d[5] (1437:1437:1437) (1419:1419:1419))
        (PORT d[6] (2068:2068:2068) (2048:2048:2048))
        (PORT d[7] (1381:1381:1381) (1377:1377:1377))
        (PORT d[8] (3740:3740:3740) (3740:3740:3740))
        (PORT d[9] (2331:2331:2331) (2294:2294:2294))
        (PORT d[10] (1995:1995:1995) (1971:1971:1971))
        (PORT d[11] (1397:1397:1397) (1388:1388:1388))
        (PORT d[12] (1328:1328:1328) (1304:1304:1304))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT ena (3271:3271:3271) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1379:1379:1379))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT ena (3271:3271:3271) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2186:2186:2186))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT ena (3275:3275:3275) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT d[0] (3275:3275:3275) (3301:3301:3301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3934:3934:3934) (3923:3923:3923))
        (PORT datab (1061:1061:1061) (1118:1118:1118))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (759:759:759) (743:743:743))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[14\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (980:980:980))
        (PORT datab (242:242:242) (279:279:279))
        (PORT datac (1078:1078:1078) (1133:1133:1133))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[14\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1556:1556:1556))
        (PORT datab (1325:1325:1325) (1364:1364:1364))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1806:1806:1806))
        (PORT datab (789:789:789) (787:787:787))
        (PORT datad (470:470:470) (489:489:489))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (858:858:858) (902:902:902))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (PORT sload (1682:1682:1682) (1709:1709:1709))
        (PORT ena (2017:2017:2017) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[14\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (972:972:972))
        (PORT datab (1394:1394:1394) (1404:1404:1404))
        (PORT datac (742:742:742) (802:802:802))
        (PORT datad (839:839:839) (862:862:862))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_st_data\[17\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (722:722:722))
        (PORT datab (1379:1379:1379) (1436:1436:1436))
        (PORT datad (966:966:966) (932:932:932))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datad (1619:1619:1619) (1641:1641:1641))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1018:1018:1018))
        (PORT datab (350:350:350) (452:452:452))
        (PORT datac (1087:1087:1087) (1093:1093:1093))
        (PORT datad (736:736:736) (786:786:786))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[17\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1448:1448:1448) (1478:1478:1478))
        (PORT datac (1737:1737:1737) (1785:1785:1785))
        (PORT datad (995:995:995) (1016:1016:1016))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (776:776:776))
        (PORT datab (1029:1029:1029) (1014:1014:1014))
        (PORT datac (1372:1372:1372) (1404:1404:1404))
        (PORT datad (1035:1035:1035) (1049:1049:1049))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2012:2012:2012) (1953:1953:1953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[16\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1161:1161:1161))
        (PORT datac (1041:1041:1041) (1069:1069:1069))
        (PORT datad (1036:1036:1036) (1057:1057:1057))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1424:1424:1424) (1436:1436:1436))
        (PORT datab (1340:1340:1340) (1365:1365:1365))
        (PORT datac (1065:1065:1065) (1068:1068:1068))
        (PORT datad (1115:1115:1115) (1120:1120:1120))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1532:1532:1532) (1512:1512:1512))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1065:1065:1065))
        (PORT datab (792:792:792) (843:843:843))
        (PORT datac (760:760:760) (810:810:810))
        (PORT datad (1367:1367:1367) (1405:1405:1405))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1991:1991:1991) (1920:1920:1920))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1196:1196:1196))
        (PORT datab (1167:1167:1167) (1204:1204:1204))
        (PORT datac (671:671:671) (703:703:703))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1395:1395:1395))
        (PORT datab (1136:1136:1136) (1145:1145:1145))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (281:281:281) (353:353:353))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1480:1480:1480) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[34\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1069:1069:1069) (1119:1119:1119))
        (PORT datad (823:823:823) (881:881:881))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|DRsize\.010\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1484:1484:1484) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[15\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (847:847:847))
        (PORT datab (809:809:809) (856:856:856))
        (PORT datad (5149:5149:5149) (5138:5138:5138))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (529:529:529))
        (PORT datab (1125:1125:1125) (1164:1164:1164))
        (PORT datac (1396:1396:1396) (1443:1443:1443))
        (PORT datad (1744:1744:1744) (1744:1744:1744))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1010:1010:1010) (1053:1053:1053))
        (PORT datac (1033:1033:1033) (1075:1075:1075))
        (PORT datad (429:429:429) (481:481:481))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1215:1215:1215))
        (PORT datab (402:402:402) (417:417:417))
        (PORT datac (1247:1247:1247) (1228:1228:1228))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[8\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (811:811:811))
        (PORT datab (1154:1154:1154) (1208:1208:1208))
        (PORT datac (1330:1330:1330) (1384:1384:1384))
        (PORT datad (1690:1690:1690) (1736:1736:1736))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1446:1446:1446) (1436:1436:1436))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1518:1518:1518) (1531:1531:1531))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1074:1074:1074))
        (PORT datab (1124:1124:1124) (1147:1147:1147))
        (PORT datac (1007:1007:1007) (1037:1037:1037))
        (PORT datad (1419:1419:1419) (1437:1437:1437))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1766:1766:1766) (1758:1758:1758))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1127:1127:1127) (1182:1182:1182))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1216:1216:1216))
        (PORT datab (1015:1015:1015) (1058:1058:1058))
        (PORT datac (958:958:958) (950:950:950))
        (PORT datad (1237:1237:1237) (1195:1195:1195))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1446:1446:1446) (1436:1436:1436))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1518:1518:1518) (1531:1531:1531))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1450:1450:1450) (1494:1494:1494))
        (PORT datab (1125:1125:1125) (1163:1163:1163))
        (PORT datac (423:423:423) (486:486:486))
        (PORT datad (1743:1743:1743) (1743:1743:1743))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1150:1150:1150) (1189:1189:1189))
        (PORT datac (838:838:838) (908:908:908))
        (PORT datad (751:751:751) (797:797:797))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (1224:1224:1224) (1280:1280:1280))
        (PORT datac (288:288:288) (373:373:373))
        (PORT datad (445:445:445) (458:458:458))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2123:2123:2123))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (613:613:613) (640:640:640))
        (PORT sload (1362:1362:1362) (1410:1410:1410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (369:369:369))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1809:1809:1809) (1791:1791:1791))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1166:1166:1166) (1211:1211:1211))
        (PORT sload (1744:1744:1744) (1819:1819:1819))
        (PORT ena (2012:2012:2012) (1953:1953:1953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1161:1161:1161))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (775:775:775) (828:828:828))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1013:1013:1013))
        (PORT datab (1144:1144:1144) (1193:1193:1193))
        (PORT datac (1051:1051:1051) (1055:1055:1055))
        (PORT datad (858:858:858) (919:919:919))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT asdata (1104:1104:1104) (1138:1138:1138))
        (PORT clrn (2152:2152:2152) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[17\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2687:2687:2687) (2589:2589:2589))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (1691:1691:1691) (1719:1719:1719))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[17\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1651:1651:1651))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (2133:2133:2133) (2073:2073:2073))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|control_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT asdata (3170:3170:3170) (3222:3222:3222))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT ena (961:961:961) (962:962:962))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|timeout_occurred\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1560:1560:1560))
        (PORT datab (2116:2116:2116) (2137:2137:2137))
        (PORT datac (1326:1326:1326) (1348:1348:1348))
        (PORT datad (965:965:965) (958:958:958))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|delayed_unxcounter_is_zeroxx0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|timeout_occurred\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (790:790:790))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (971:971:971) (998:998:998))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|timeout_occurred\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|oci_ienable\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (769:769:769) (825:825:825))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|oci_ienable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2130:2130:2130))
        (PORT ena (1452:1452:1452) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_ienable_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1442:1442:1442) (1470:1470:1470))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_ienable_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT ena (1727:1727:1727) (1681:1681:1681))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_ipending_reg_nxt\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1349:1349:1349))
        (PORT datab (1337:1337:1337) (1334:1334:1334))
        (PORT datac (1041:1041:1041) (1084:1084:1084))
        (PORT datad (267:267:267) (343:343:343))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_ipending_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|delayed_unxcounter_is_zeroxx0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|timeout_occurred\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (678:678:678))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datad (718:718:718) (743:743:743))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2250:2250:2250) (2292:2292:2292))
        (PORT datab (1483:1483:1483) (1522:1522:1522))
        (PORT datac (1783:1783:1783) (1828:1828:1828))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|timeout_occurred\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1327:1327:1327))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (241:241:241) (284:284:284))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|timeout_occurred\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|control_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT asdata (2342:2342:2342) (2351:2351:2351))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (PORT ena (961:961:961) (960:960:960))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_ienable_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1227:1227:1227) (1275:1275:1275))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_ienable_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT ena (1727:1727:1727) (1681:1681:1681))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_ipending_reg_nxt\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1167:1167:1167))
        (PORT datab (1222:1222:1222) (1259:1259:1259))
        (PORT datac (1099:1099:1099) (1133:1133:1133))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_ipending_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_crst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (793:793:793))
        (PORT datad (1337:1337:1337) (1383:1383:1383))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_crst\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (852:852:852) (915:915:915))
        (PORT datac (1385:1385:1385) (1424:1424:1424))
        (PORT datad (1681:1681:1681) (1711:1711:1711))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_crst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_status_reg_pie_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (791:791:791) (835:835:835))
        (PORT datac (809:809:809) (859:859:859))
        (PORT datad (1046:1046:1046) (1077:1077:1077))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_status_reg_pie_inst_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (889:889:889))
        (PORT datab (267:267:267) (304:304:304))
        (PORT datac (494:494:494) (560:560:560))
        (PORT datad (448:448:448) (509:509:509))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_bstatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1363:1363:1363))
        (PORT datab (304:304:304) (395:395:395))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (778:778:778) (835:835:835))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_bstatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datac (498:498:498) (564:564:564))
        (PORT datad (1048:1048:1048) (1079:1079:1079))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_bstatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1740:1740:1740) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_status_reg_pie_inst_nxt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (396:396:396) (411:411:411))
        (PORT datad (272:272:272) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_wrctl_estatus\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (553:553:553))
        (PORT datab (1639:1639:1639) (1647:1647:1647))
        (PORT datac (1085:1085:1085) (1123:1123:1123))
        (PORT datad (2640:2640:2640) (2678:2678:2678))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_estatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (887:887:887))
        (PORT datab (849:849:849) (893:893:893))
        (PORT datac (272:272:272) (361:361:361))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_estatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (607:607:607))
        (PORT datab (852:852:852) (896:896:896))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (745:745:745) (792:792:792))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_estatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1740:1740:1740) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal101\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1206:1206:1206))
        (PORT datab (260:260:260) (309:309:309))
        (PORT datac (1385:1385:1385) (1437:1437:1437))
        (PORT datad (1600:1600:1600) (1638:1638:1638))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_status_reg_pie_inst_nxt\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (274:274:274) (363:363:363))
        (PORT datad (401:401:401) (407:407:407))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_status_reg_pie\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1740:1740:1740) (1748:1748:1748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_iw\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (PORT datab (292:292:292) (380:380:380))
        (PORT datac (968:968:968) (970:970:970))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[17\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1533:1533:1533))
        (PORT datab (1594:1594:1594) (1555:1555:1555))
        (PORT datac (699:699:699) (713:713:713))
        (PORT datad (1080:1080:1080) (1086:1086:1086))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1743:1743:1743) (1703:1703:1703))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (653:653:653))
        (PORT datab (1098:1098:1098) (1146:1146:1146))
        (PORT datad (985:985:985) (948:948:948))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1026:1026:1026) (1012:1012:1012))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1411:1411:1411) (1464:1464:1464))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[13\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1488:1488:1488))
        (PORT datab (976:976:976) (997:997:997))
        (PORT datac (1072:1072:1072) (1107:1107:1107))
        (PORT datad (821:821:821) (880:880:880))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[13\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1718:1718:1718) (1690:1690:1690))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datad (273:273:273) (352:352:352))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[13\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1345:1345:1345) (1348:1348:1348))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[13\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1720:1720:1720))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (2100:2100:2100) (2118:2118:2118))
        (PORT datad (1541:1541:1541) (1655:1655:1655))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[13\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2592:2592:2592) (2565:2565:2565))
        (PORT datab (1338:1338:1338) (1311:1311:1311))
        (PORT datad (1378:1378:1378) (1364:1364:1364))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[13\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1602:1602:1602))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (1074:1074:1074) (1073:1073:1073))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[13\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1512:1512:1512))
        (PORT datab (1402:1402:1402) (1372:1372:1372))
        (PORT datac (1310:1310:1310) (1294:1294:1294))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1320:1320:1320) (1353:1353:1353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1639:1639:1639) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[13\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (772:772:772))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datad (708:708:708) (713:713:713))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT asdata (1483:1483:1483) (1513:1513:1513))
        (PORT clrn (2149:2149:2149) (2121:2121:2121))
        (PORT ena (978:978:978) (983:983:983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2104:2104:2104))
        (PORT datab (2113:2113:2113) (2168:2168:2168))
        (PORT datad (1545:1545:1545) (1624:1624:1624))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT asdata (1462:1462:1462) (1483:1483:1483))
        (PORT clrn (2149:2149:2149) (2121:2121:2121))
        (PORT ena (978:978:978) (983:983:983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[13\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1324:1324:1324))
        (PORT datab (1224:1224:1224) (1187:1187:1187))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (259:259:259) (332:332:332))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2149:2149:2149) (2121:2121:2121))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT asdata (1475:1475:1475) (1494:1494:1494))
        (PORT clrn (2153:2153:2153) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1435:1435:1435) (1471:1471:1471))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[13\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (1780:1780:1780) (1831:1831:1831))
        (PORT datad (2299:2299:2299) (2255:2255:2255))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT asdata (1504:1504:1504) (1547:1547:1547))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (PORT ena (1440:1440:1440) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT asdata (2131:2131:2131) (2154:2154:2154))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (PORT ena (1440:1440:1440) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (2148:2148:2148))
        (PORT datab (1734:1734:1734) (1747:1747:1747))
        (PORT datad (2098:2098:2098) (2108:2108:2108))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[13\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (775:775:775))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2279:2279:2279) (2221:2221:2221))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT asdata (1179:1179:1179) (1225:1225:1225))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[13\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (727:727:727) (776:776:776))
        (PORT datad (1900:1900:1900) (1891:1891:1891))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1124:1124:1124) (1166:1166:1166))
        (PORT datad (1337:1337:1337) (1345:1345:1345))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3053:3053:3053))
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (PORT ena (8742:8742:8742) (8550:8550:8550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6206:6206:6206) (6304:6304:6304))
        (PORT d[1] (6316:6316:6316) (6376:6376:6376))
        (PORT d[2] (5220:5220:5220) (5407:5407:5407))
        (PORT d[3] (5572:5572:5572) (5828:5828:5828))
        (PORT d[4] (5055:5055:5055) (5010:5010:5010))
        (PORT d[5] (8015:8015:8015) (8093:8093:8093))
        (PORT d[6] (6351:6351:6351) (6474:6474:6474))
        (PORT d[7] (6696:6696:6696) (6636:6636:6636))
        (PORT d[8] (6417:6417:6417) (6562:6562:6562))
        (PORT d[9] (5992:5992:5992) (6131:6131:6131))
        (PORT d[10] (8389:8389:8389) (8626:8626:8626))
        (PORT d[11] (4244:4244:4244) (4320:4320:4320))
        (PORT d[12] (3258:3258:3258) (3421:3421:3421))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT ena (8738:8738:8738) (8546:8546:8546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6613:6613:6613) (6623:6623:6623))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT ena (8738:8738:8738) (8546:8546:8546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (3243:3243:3243))
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (PORT ena (8742:8742:8742) (8550:8550:8550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (PORT d[0] (8742:8742:8742) (8550:8550:8550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3647:3647:3647))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (PORT ena (6091:6091:6091) (6010:6010:6010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4478:4478:4478) (4552:4552:4552))
        (PORT d[1] (4180:4180:4180) (4125:4125:4125))
        (PORT d[2] (3000:3000:3000) (3001:3001:3001))
        (PORT d[3] (4635:4635:4635) (4555:4555:4555))
        (PORT d[4] (4606:4606:4606) (4472:4472:4472))
        (PORT d[5] (2473:2473:2473) (2513:2513:2513))
        (PORT d[6] (5214:5214:5214) (5323:5323:5323))
        (PORT d[7] (4403:4403:4403) (4328:4328:4328))
        (PORT d[8] (3636:3636:3636) (3720:3720:3720))
        (PORT d[9] (2966:2966:2966) (3036:3036:3036))
        (PORT d[10] (4714:4714:4714) (4617:4617:4617))
        (PORT d[11] (4792:4792:4792) (4851:4851:4851))
        (PORT d[12] (3992:3992:3992) (4131:4131:4131))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (PORT ena (6087:6087:6087) (6006:6006:6006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (4278:4278:4278))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (PORT ena (6087:6087:6087) (6006:6006:6006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4094:4094:4094) (4295:4295:4295))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (PORT ena (6091:6091:6091) (6010:6010:6010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (PORT d[0] (6091:6091:6091) (6010:6010:6010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3323:3323:3323) (3512:3512:3512))
        (PORT datab (2366:2366:2366) (2362:2362:2362))
        (PORT datac (2236:2236:2236) (2270:2270:2270))
        (PORT datad (3053:3053:3053) (2962:2962:2962))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2411:2411:2411))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (PORT ena (5665:5665:5665) (5620:5620:5620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4053:4053:4053) (3954:3954:3954))
        (PORT d[1] (3541:3541:3541) (3474:3474:3474))
        (PORT d[2] (5638:5638:5638) (5844:5844:5844))
        (PORT d[3] (2778:2778:2778) (2678:2678:2678))
        (PORT d[4] (5465:5465:5465) (5460:5460:5460))
        (PORT d[5] (2455:2455:2455) (2461:2461:2461))
        (PORT d[6] (7017:7017:7017) (7133:7133:7133))
        (PORT d[7] (7738:7738:7738) (7677:7677:7677))
        (PORT d[8] (3620:3620:3620) (3670:3670:3670))
        (PORT d[9] (6681:6681:6681) (6811:6811:6811))
        (PORT d[10] (4503:4503:4503) (4374:4374:4374))
        (PORT d[11] (4941:4941:4941) (5011:5011:5011))
        (PORT d[12] (3295:3295:3295) (3460:3460:3460))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (PORT ena (5661:5661:5661) (5616:5616:5616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2784:2784:2784))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (PORT ena (5661:5661:5661) (5616:5616:5616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3293:3293:3293))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (PORT ena (5665:5665:5665) (5620:5620:5620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (PORT d[0] (5665:5665:5665) (5620:5620:5620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2708:2708:2708))
        (PORT clk (2536:2536:2536) (2565:2565:2565))
        (PORT ena (5662:5662:5662) (5613:5613:5613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (4001:4001:4001))
        (PORT d[1] (3845:3845:3845) (3725:3725:3725))
        (PORT d[2] (3006:3006:3006) (2987:2987:2987))
        (PORT d[3] (2457:2457:2457) (2364:2364:2364))
        (PORT d[4] (3838:3838:3838) (3711:3711:3711))
        (PORT d[5] (2084:2084:2084) (2090:2090:2090))
        (PORT d[6] (5838:5838:5838) (5822:5822:5822))
        (PORT d[7] (5276:5276:5276) (5261:5261:5261))
        (PORT d[8] (3282:3282:3282) (3338:3338:3338))
        (PORT d[9] (2918:2918:2918) (2939:2939:2939))
        (PORT d[10] (4357:4357:4357) (4217:4217:4217))
        (PORT d[11] (3456:3456:3456) (3479:3479:3479))
        (PORT d[12] (3650:3650:3650) (3812:3812:3812))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
        (PORT ena (5658:5658:5658) (5609:5609:5609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1855:1855:1855))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
        (PORT ena (5658:5658:5658) (5609:5609:5609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3660:3660:3660))
        (PORT clk (2536:2536:2536) (2565:2565:2565))
        (PORT ena (5662:5662:5662) (5613:5613:5613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2565:2565:2565))
        (PORT d[0] (5662:5662:5662) (5613:5613:5613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1749:1749:1749) (1718:1718:1718))
        (PORT datac (3286:3286:3286) (3467:3467:3467))
        (PORT datad (1464:1464:1464) (1413:1413:1413))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3714:3714:3714) (3607:3607:3607))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT ena (5989:5989:5989) (5920:5920:5920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4830:4830:4830) (4933:4933:4933))
        (PORT d[1] (3952:3952:3952) (3913:3913:3913))
        (PORT d[2] (3353:3353:3353) (3351:3351:3351))
        (PORT d[3] (4332:4332:4332) (4258:4258:4258))
        (PORT d[4] (5452:5452:5452) (5316:5316:5316))
        (PORT d[5] (2468:2468:2468) (2509:2509:2509))
        (PORT d[6] (5170:5170:5170) (5278:5278:5278))
        (PORT d[7] (4750:4750:4750) (4670:4670:4670))
        (PORT d[8] (4293:4293:4293) (4365:4365:4365))
        (PORT d[9] (3340:3340:3340) (3408:3408:3408))
        (PORT d[10] (5370:5370:5370) (5262:5262:5262))
        (PORT d[11] (5168:5168:5168) (5229:5229:5229))
        (PORT d[12] (4301:4301:4301) (4430:4430:4430))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (PORT ena (5985:5985:5985) (5916:5916:5916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5804:5804:5804) (5840:5840:5840))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (PORT ena (5985:5985:5985) (5916:5916:5916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3796:3796:3796) (4007:4007:4007))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT ena (5989:5989:5989) (5920:5920:5920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT d[0] (5989:5989:5989) (5920:5920:5920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2070:2070:2070))
        (PORT clk (2567:2567:2567) (2591:2591:2591))
        (PORT ena (6433:6433:6433) (6347:6347:6347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5924:5924:5924) (5997:5997:5997))
        (PORT d[1] (5433:5433:5433) (5501:5501:5501))
        (PORT d[2] (5857:5857:5857) (5995:5995:5995))
        (PORT d[3] (5431:5431:5431) (5662:5662:5662))
        (PORT d[4] (6503:6503:6503) (6498:6498:6498))
        (PORT d[5] (7715:7715:7715) (7817:7817:7817))
        (PORT d[6] (4554:4554:4554) (4686:4686:4686))
        (PORT d[7] (5741:5741:5741) (5663:5663:5663))
        (PORT d[8] (6611:6611:6611) (6730:6730:6730))
        (PORT d[9] (6117:6117:6117) (6182:6182:6182))
        (PORT d[10] (6866:6866:6866) (7065:7065:7065))
        (PORT d[11] (3452:3452:3452) (3485:3485:3485))
        (PORT d[12] (4704:4704:4704) (4848:4848:4848))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
        (PORT ena (6429:6429:6429) (6343:6343:6343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4377:4377:4377) (4431:4431:4431))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
        (PORT ena (6429:6429:6429) (6343:6343:6343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (4164:4164:4164))
        (PORT clk (2567:2567:2567) (2591:2591:2591))
        (PORT ena (6433:6433:6433) (6347:6347:6347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2591:2591:2591))
        (PORT d[0] (6433:6433:6433) (6347:6347:6347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1716:1716:1716))
        (PORT clk (2552:2552:2552) (2582:2582:2582))
        (PORT ena (5958:5958:5958) (5922:5922:5922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2396:2396:2396))
        (PORT d[1] (2309:2309:2309) (2231:2231:2231))
        (PORT d[2] (4198:4198:4198) (4378:4378:4378))
        (PORT d[3] (1419:1419:1419) (1404:1404:1404))
        (PORT d[4] (2501:2501:2501) (2473:2473:2473))
        (PORT d[5] (1650:1650:1650) (1597:1597:1597))
        (PORT d[6] (2662:2662:2662) (2610:2610:2610))
        (PORT d[7] (3938:3938:3938) (3857:3857:3857))
        (PORT d[8] (7649:7649:7649) (7770:7770:7770))
        (PORT d[9] (2762:2762:2762) (2721:2721:2721))
        (PORT d[10] (1055:1055:1055) (1034:1034:1034))
        (PORT d[11] (2687:2687:2687) (2638:2638:2638))
        (PORT d[12] (2701:2701:2701) (2722:2722:2722))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT ena (5954:5954:5954) (5918:5918:5918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4518:4518:4518) (4591:4591:4591))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT ena (5954:5954:5954) (5918:5918:5918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (1990:1990:1990))
        (PORT clk (2552:2552:2552) (2582:2582:2582))
        (PORT ena (5958:5958:5958) (5922:5922:5922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2582:2582:2582))
        (PORT d[0] (5958:5958:5958) (5922:5922:5922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3327:3327:3327))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (6059:6059:6059) (5988:5988:5988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4528:4528:4528) (4641:4641:4641))
        (PORT d[1] (3977:3977:3977) (3940:3940:3940))
        (PORT d[2] (3388:3388:3388) (3388:3388:3388))
        (PORT d[3] (4292:4292:4292) (4215:4215:4215))
        (PORT d[4] (4856:4856:4856) (4732:4732:4732))
        (PORT d[5] (2821:2821:2821) (2856:2856:2856))
        (PORT d[6] (5182:5182:5182) (5291:5291:5291))
        (PORT d[7] (4757:4757:4757) (4677:4677:4677))
        (PORT d[8] (4297:4297:4297) (4369:4369:4369))
        (PORT d[9] (3314:3314:3314) (3380:3380:3380))
        (PORT d[10] (5062:5062:5062) (4960:4960:4960))
        (PORT d[11] (5493:5493:5493) (5549:5549:5549))
        (PORT d[12] (4339:4339:4339) (4473:4473:4473))
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (PORT ena (6055:6055:6055) (5984:5984:5984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4615:4615:4615) (4631:4631:4631))
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (PORT ena (6055:6055:6055) (5984:5984:5984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3685:3685:3685))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (6059:6059:6059) (5988:5988:5988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT d[0] (6059:6059:6059) (5988:5988:5988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (684:684:684))
        (PORT datab (2734:2734:2734) (2692:2692:2692))
        (PORT datac (3283:3283:3283) (3465:3465:3465))
        (PORT datad (2317:2317:2317) (2316:2316:2316))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3837:3837:3837) (3682:3682:3682))
        (PORT datab (1426:1426:1426) (1432:1432:1432))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2319:2319:2319) (2319:2319:2319))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[13\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2013:2013:2013) (1952:1952:1952))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (2903:2903:2903) (2870:2870:2870))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[13\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1034:1034:1034))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[13\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1375:1375:1375))
        (PORT datab (256:256:256) (300:300:300))
        (PORT datad (1133:1133:1133) (1084:1084:1084))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (653:653:653))
        (PORT datab (1748:1748:1748) (1759:1759:1759))
        (PORT datad (471:471:471) (491:491:491))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (861:861:861) (915:915:915))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (PORT sload (1682:1682:1682) (1709:1709:1709))
        (PORT ena (2017:2017:2017) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[13\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (746:746:746))
        (PORT datab (1192:1192:1192) (1257:1257:1257))
        (PORT datac (1115:1115:1115) (1153:1153:1153))
        (PORT datad (669:669:669) (701:701:701))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1397:1397:1397))
        (PORT datab (816:816:816) (875:875:875))
        (PORT datad (634:634:634) (612:612:612))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1356:1356:1356) (1341:1341:1341))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1655:1655:1655) (1692:1692:1692))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[5\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (1920:1920:1920))
        (PORT datab (1751:1751:1751) (1756:1756:1756))
        (PORT datad (1155:1155:1155) (1173:1173:1173))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1302:1302:1302) (1332:1332:1332))
        (PORT clrn (2176:2176:2176) (2146:2146:2146))
        (PORT sclr (2032:2032:2032) (2172:2172:2172))
        (PORT sload (1427:1427:1427) (1481:1481:1481))
        (PORT ena (1725:1725:1725) (1765:1765:1765))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1672:1672:1672))
        (PORT datab (753:753:753) (814:814:814))
        (PORT datac (1484:1484:1484) (1543:1543:1543))
        (PORT datad (1556:1556:1556) (1615:1615:1615))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3169:3169:3169))
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (PORT ena (4445:4445:4445) (4488:4488:4488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3723:3723:3723) (3782:3782:3782))
        (PORT d[1] (2790:2790:2790) (2735:2735:2735))
        (PORT d[2] (2239:2239:2239) (2322:2322:2322))
        (PORT d[3] (5448:5448:5448) (5672:5672:5672))
        (PORT d[4] (4943:4943:4943) (4886:4886:4886))
        (PORT d[5] (3452:3452:3452) (3364:3364:3364))
        (PORT d[6] (4811:4811:4811) (4786:4786:4786))
        (PORT d[7] (3711:3711:3711) (3763:3763:3763))
        (PORT d[8] (3950:3950:3950) (4032:4032:4032))
        (PORT d[9] (5075:5075:5075) (5054:5054:5054))
        (PORT d[10] (4549:4549:4549) (4489:4489:4489))
        (PORT d[11] (4727:4727:4727) (4710:4710:4710))
        (PORT d[12] (5218:5218:5218) (5345:5345:5345))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT ena (4441:4441:4441) (4484:4484:4484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (3499:3499:3499))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT ena (4441:4441:4441) (4484:4484:4484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2271:2271:2271))
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (PORT ena (4445:4445:4445) (4488:4488:4488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (PORT d[0] (4445:4445:4445) (4488:4488:4488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4199:4199:4199) (4238:4238:4238))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (PORT ena (8402:8402:8402) (8207:8207:8207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5878:5878:5878) (5982:5982:5982))
        (PORT d[1] (5979:5979:5979) (6041:6041:6041))
        (PORT d[2] (4544:4544:4544) (4750:4750:4750))
        (PORT d[3] (5214:5214:5214) (5468:5468:5468))
        (PORT d[4] (6160:6160:6160) (6140:6140:6140))
        (PORT d[5] (7661:7661:7661) (7744:7744:7744))
        (PORT d[6] (5983:5983:5983) (6104:6104:6104))
        (PORT d[7] (6337:6337:6337) (6275:6275:6275))
        (PORT d[8] (6060:6060:6060) (6206:6206:6206))
        (PORT d[9] (5648:5648:5648) (5790:5790:5790))
        (PORT d[10] (8029:8029:8029) (8268:8268:8268))
        (PORT d[11] (3902:3902:3902) (3979:3979:3979))
        (PORT d[12] (3680:3680:3680) (3883:3883:3883))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT ena (8398:8398:8398) (8203:8203:8203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2136:2136:2136))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT ena (8398:8398:8398) (8203:8203:8203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (4133:4133:4133))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (PORT ena (8402:8402:8402) (8207:8207:8207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (PORT d[0] (8402:8402:8402) (8207:8207:8207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3576:3576:3576))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (7521:7521:7521) (7421:7421:7421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4318:4318:4318) (4350:4350:4350))
        (PORT d[1] (5134:5134:5134) (5126:5126:5126))
        (PORT d[2] (3632:3632:3632) (3753:3753:3753))
        (PORT d[3] (4690:4690:4690) (4909:4909:4909))
        (PORT d[4] (4197:4197:4197) (4131:4131:4131))
        (PORT d[5] (5055:5055:5055) (5026:5026:5026))
        (PORT d[6] (4060:4060:4060) (4025:4025:4025))
        (PORT d[7] (6671:6671:6671) (6572:6572:6572))
        (PORT d[8] (3579:3579:3579) (3655:3655:3655))
        (PORT d[9] (3665:3665:3665) (3668:3668:3668))
        (PORT d[10] (7514:7514:7514) (7685:7685:7685))
        (PORT d[11] (3993:3993:3993) (3968:3968:3968))
        (PORT d[12] (4200:4200:4200) (4329:4329:4329))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT ena (7517:7517:7517) (7417:7417:7417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (3687:3687:3687))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT ena (7517:7517:7517) (7417:7417:7417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3396:3396:3396))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (7521:7521:7521) (7421:7421:7421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT d[0] (7521:7521:7521) (7421:7421:7421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (3745:3745:3745))
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (PORT ena (8006:8006:8006) (7842:7842:7842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5763:5763:5763) (5849:5849:5849))
        (PORT d[1] (5707:5707:5707) (5767:5767:5767))
        (PORT d[2] (4019:4019:4019) (4174:4174:4174))
        (PORT d[3] (6347:6347:6347) (6527:6527:6527))
        (PORT d[4] (3762:3762:3762) (3711:3711:3711))
        (PORT d[5] (2687:2687:2687) (2660:2660:2660))
        (PORT d[6] (2179:2179:2179) (2169:2169:2169))
        (PORT d[7] (2767:2767:2767) (2758:2758:2758))
        (PORT d[8] (5768:5768:5768) (5889:5889:5889))
        (PORT d[9] (3354:3354:3354) (3325:3325:3325))
        (PORT d[10] (2311:2311:2311) (2283:2283:2283))
        (PORT d[11] (2152:2152:2152) (2150:2150:2150))
        (PORT d[12] (2679:2679:2679) (2736:2736:2736))
        (PORT clk (2554:2554:2554) (2578:2578:2578))
        (PORT ena (8002:8002:8002) (7838:7838:7838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4700:4700:4700) (4737:4737:4737))
        (PORT clk (2554:2554:2554) (2578:2578:2578))
        (PORT ena (8002:8002:8002) (7838:7838:7838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2566:2566:2566))
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (PORT ena (8006:8006:8006) (7842:7842:7842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (PORT d[0] (8006:8006:8006) (7842:7842:7842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1426:1426:1426))
        (PORT datab (2023:2023:2023) (2072:2072:2072))
        (PORT datac (1543:1543:1543) (1493:1493:1493))
        (PORT datad (2099:2099:2099) (2193:2193:2193))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1376:1376:1376))
        (PORT datab (2128:2128:2128) (2233:2233:2233))
        (PORT datac (3409:3409:3409) (3531:3531:3531))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4169:4169:4169) (4173:4173:4173))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (PORT ena (7674:7674:7674) (7506:7506:7506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5430:5430:5430) (5520:5520:5520))
        (PORT d[1] (5348:5348:5348) (5411:5411:5411))
        (PORT d[2] (3679:3679:3679) (3834:3834:3834))
        (PORT d[3] (5998:5998:5998) (6182:6182:6182))
        (PORT d[4] (3400:3400:3400) (3351:3351:3351))
        (PORT d[5] (7163:7163:7163) (7188:7188:7188))
        (PORT d[6] (2551:2551:2551) (2542:2542:2542))
        (PORT d[7] (2413:2413:2413) (2397:2397:2397))
        (PORT d[8] (5379:5379:5379) (5501:5501:5501))
        (PORT d[9] (3001:3001:3001) (2977:2977:2977))
        (PORT d[10] (6588:6588:6588) (6797:6797:6797))
        (PORT d[11] (2527:2527:2527) (2528:2528:2528))
        (PORT d[12] (4430:4430:4430) (4511:4511:4511))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT ena (7670:7670:7670) (7502:7502:7502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5402:5402:5402) (5557:5557:5557))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT ena (7670:7670:7670) (7502:7502:7502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5407:5407:5407) (5580:5580:5580))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (PORT ena (7674:7674:7674) (7506:7506:7506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (PORT d[0] (7674:7674:7674) (7506:7506:7506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3756:3756:3756) (3767:3767:3767))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (7287:7287:7287) (7134:7134:7134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5088:5088:5088) (5175:5175:5175))
        (PORT d[1] (4992:4992:4992) (5055:5055:5055))
        (PORT d[2] (3311:3311:3311) (3468:3468:3468))
        (PORT d[3] (5641:5641:5641) (5826:5826:5826))
        (PORT d[4] (4448:4448:4448) (4355:4355:4355))
        (PORT d[5] (6817:6817:6817) (6847:6847:6847))
        (PORT d[6] (2905:2905:2905) (2892:2892:2892))
        (PORT d[7] (3068:3068:3068) (3048:3048:3048))
        (PORT d[8] (5025:5025:5025) (5147:5147:5147))
        (PORT d[9] (2986:2986:2986) (2949:2949:2949))
        (PORT d[10] (6211:6211:6211) (6424:6424:6424))
        (PORT d[11] (3202:3202:3202) (3195:3195:3195))
        (PORT d[12] (4107:4107:4107) (4196:4196:4196))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT ena (7283:7283:7283) (7130:7130:7130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3936:3936:3936) (3930:3930:3930))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT ena (7283:7283:7283) (7130:7130:7130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5124:5124:5124) (5306:5306:5306))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (7287:7287:7287) (7134:7134:7134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (7287:7287:7287) (7134:7134:7134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1911:1911:1911) (1900:1900:1900))
        (PORT datab (2131:2131:2131) (2236:2236:2236))
        (PORT datac (1314:1314:1314) (1373:1373:1373))
        (PORT datad (2142:2142:2142) (2113:2113:2113))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3741:3741:3741))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (7492:7492:7492) (7351:7351:7351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5222:5222:5222) (5294:5294:5294))
        (PORT d[1] (4696:4696:4696) (4762:4762:4762))
        (PORT d[2] (5152:5152:5152) (5291:5291:5291))
        (PORT d[3] (4756:4756:4756) (4994:4994:4994))
        (PORT d[4] (5813:5813:5813) (5833:5833:5833))
        (PORT d[5] (7028:7028:7028) (7129:7129:7129))
        (PORT d[6] (6262:6262:6262) (6399:6399:6399))
        (PORT d[7] (5059:5059:5059) (4984:4984:4984))
        (PORT d[8] (5894:5894:5894) (6014:6014:6014))
        (PORT d[9] (5463:5463:5463) (5533:5533:5533))
        (PORT d[10] (6158:6158:6158) (6358:6358:6358))
        (PORT d[11] (4657:4657:4657) (4729:4729:4729))
        (PORT d[12] (3998:3998:3998) (4143:4143:4143))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT ena (7488:7488:7488) (7347:7347:7347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5230:5230:5230) (5259:5259:5259))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT ena (7488:7488:7488) (7347:7347:7347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3777:3777:3777) (4007:4007:4007))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (7492:7492:7492) (7351:7351:7351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT d[0] (7492:7492:7492) (7351:7351:7351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4208:4208:4208) (4249:4249:4249))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT ena (9103:9103:9103) (8912:8912:8912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6250:6250:6250) (6354:6354:6354))
        (PORT d[1] (6338:6338:6338) (6407:6407:6407))
        (PORT d[2] (5287:5287:5287) (5496:5496:5496))
        (PORT d[3] (5960:5960:5960) (6214:6214:6214))
        (PORT d[4] (6888:6888:6888) (6864:6864:6864))
        (PORT d[5] (8348:8348:8348) (8423:8423:8423))
        (PORT d[6] (6740:6740:6740) (6861:6861:6861))
        (PORT d[7] (7081:7081:7081) (7028:7028:7028))
        (PORT d[8] (6775:6775:6775) (6917:6917:6917))
        (PORT d[9] (3603:3603:3603) (3616:3616:3616))
        (PORT d[10] (4838:4838:4838) (4705:4705:4705))
        (PORT d[11] (4622:4622:4622) (4695:4695:4695))
        (PORT d[12] (3299:3299:3299) (3465:3465:3465))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT ena (9099:9099:9099) (8908:8908:8908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4721:4721:4721) (4766:4766:4766))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT ena (9099:9099:9099) (8908:8908:8908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3219:3219:3219))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT ena (9103:9103:9103) (8912:8912:8912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT d[0] (9103:9103:9103) (8912:8912:8912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1427:1427:1427))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1776:1776:1776) (1831:1831:1831))
        (PORT datad (2947:2947:2947) (2850:2850:2850))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[11\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1498:1498:1498))
        (PORT datab (1704:1704:1704) (1664:1664:1664))
        (PORT datac (3157:3157:3157) (3142:3142:3142))
        (PORT datad (1543:1543:1543) (1472:1472:1472))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[11\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1073:1073:1073))
        (PORT datab (1342:1342:1342) (1319:1319:1319))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1806:1806:1806))
        (PORT datab (746:746:746) (743:743:743))
        (PORT datad (470:470:470) (489:489:489))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (877:877:877) (929:929:929))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (PORT sload (1682:1682:1682) (1709:1709:1709))
        (PORT ena (2017:2017:2017) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[11\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (748:748:748))
        (PORT datab (1192:1192:1192) (1256:1256:1256))
        (PORT datac (699:699:699) (715:715:715))
        (PORT datad (1351:1351:1351) (1372:1372:1372))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[26\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1331:1331:1331))
        (PORT datac (1369:1369:1369) (1326:1326:1326))
        (PORT datad (750:750:750) (747:747:747))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1106:1106:1106) (1158:1158:1158))
        (PORT datad (1054:1054:1054) (1070:1070:1070))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[10\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1369:1369:1369))
        (PORT datab (705:705:705) (699:699:699))
        (PORT datad (1098:1098:1098) (1135:1135:1135))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1413:1413:1413) (1439:1439:1439))
        (PORT sload (1761:1761:1761) (1818:1818:1818))
        (PORT ena (1695:1695:1695) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[10\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (871:871:871))
        (PORT datac (743:743:743) (789:789:789))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1109:1109:1109))
        (PORT datab (1138:1138:1138) (1186:1186:1186))
        (PORT datac (1330:1330:1330) (1314:1314:1314))
        (PORT datad (853:853:853) (914:914:914))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT asdata (1927:1927:1927) (1954:1954:1954))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3090:3090:3090) (3094:3094:3094))
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (PORT ena (6044:6044:6044) (6002:6002:6002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3782:3782:3782) (3706:3706:3706))
        (PORT d[1] (3828:3828:3828) (3708:3708:3708))
        (PORT d[2] (2959:2959:2959) (2936:2936:2936))
        (PORT d[3] (4516:4516:4516) (4675:4675:4675))
        (PORT d[4] (5483:5483:5483) (5480:5480:5480))
        (PORT d[5] (2064:2064:2064) (2064:2064:2064))
        (PORT d[6] (5488:5488:5488) (5481:5481:5481))
        (PORT d[7] (5255:5255:5255) (5233:5233:5233))
        (PORT d[8] (5945:5945:5945) (6000:6000:6000))
        (PORT d[9] (2909:2909:2909) (2929:2929:2929))
        (PORT d[10] (3784:3784:3784) (3661:3661:3661))
        (PORT d[11] (3430:3430:3430) (3451:3451:3451))
        (PORT d[12] (3631:3631:3631) (3792:3792:3792))
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (PORT ena (6040:6040:6040) (5998:5998:5998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (3429:3429:3429))
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (PORT ena (6040:6040:6040) (5998:5998:5998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3941:3941:3941))
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (PORT ena (6044:6044:6044) (6002:6002:6002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (PORT d[0] (6044:6044:6044) (6002:6002:6002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (3725:3725:3725))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT ena (7832:7832:7832) (7754:7754:7754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (4759:4759:4759))
        (PORT d[1] (5788:5788:5788) (5805:5805:5805))
        (PORT d[2] (2659:2659:2659) (2750:2750:2750))
        (PORT d[3] (3440:3440:3440) (3597:3597:3597))
        (PORT d[4] (4670:4670:4670) (4557:4557:4557))
        (PORT d[5] (6107:6107:6107) (6127:6127:6127))
        (PORT d[6] (5714:5714:5714) (5942:5942:5942))
        (PORT d[7] (4572:4572:4572) (4629:4629:4629))
        (PORT d[8] (4987:4987:4987) (5115:5115:5115))
        (PORT d[9] (4865:4865:4865) (4983:4983:4983))
        (PORT d[10] (4834:4834:4834) (4839:4839:4839))
        (PORT d[11] (4317:4317:4317) (4472:4472:4472))
        (PORT d[12] (3644:3644:3644) (3796:3796:3796))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT ena (7828:7828:7828) (7750:7750:7750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4901:4901:4901) (4871:4871:4871))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT ena (7828:7828:7828) (7750:7750:7750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3136:3136:3136))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT ena (7832:7832:7832) (7754:7754:7754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT d[0] (7832:7832:7832) (7754:7754:7754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3073:3073:3073) (3308:3308:3308))
        (PORT datab (2747:2747:2747) (2753:2753:2753))
        (PORT datac (1701:1701:1701) (1666:1666:1666))
        (PORT datad (3867:3867:3867) (3951:3951:3951))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1095:1095:1095))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (PORT ena (6269:6269:6269) (6240:6240:6240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2017:2017:2017))
        (PORT d[1] (1770:1770:1770) (1734:1734:1734))
        (PORT d[2] (2264:2264:2264) (2204:2204:2204))
        (PORT d[3] (4724:4724:4724) (4852:4852:4852))
        (PORT d[4] (2093:2093:2093) (2061:2061:2061))
        (PORT d[5] (4578:4578:4578) (4640:4640:4640))
        (PORT d[6] (2333:2333:2333) (2287:2287:2287))
        (PORT d[7] (3906:3906:3906) (3823:3823:3823))
        (PORT d[8] (4831:4831:4831) (4969:4969:4969))
        (PORT d[9] (2417:2417:2417) (2381:2381:2381))
        (PORT d[10] (2321:2321:2321) (2269:2269:2269))
        (PORT d[11] (2327:2327:2327) (2282:2282:2282))
        (PORT d[12] (4866:4866:4866) (4928:4928:4928))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
        (PORT ena (6265:6265:6265) (6236:6236:6236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2823:2823:2823))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
        (PORT ena (6265:6265:6265) (6236:6236:6236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1323:1323:1323))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (PORT ena (6269:6269:6269) (6240:6240:6240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (PORT d[0] (6269:6269:6269) (6240:6240:6240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (1685:1685:1685))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT ena (5901:5901:5901) (5870:5870:5870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2708:2708:2708))
        (PORT d[1] (1541:1541:1541) (1493:1493:1493))
        (PORT d[2] (4190:4190:4190) (4369:4369:4369))
        (PORT d[3] (1495:1495:1495) (1486:1486:1486))
        (PORT d[4] (3144:3144:3144) (3096:3096:3096))
        (PORT d[5] (1704:1704:1704) (1660:1660:1660))
        (PORT d[6] (3063:3063:3063) (3013:3013:3013))
        (PORT d[7] (3920:3920:3920) (3838:3838:3838))
        (PORT d[8] (7636:7636:7636) (7756:7756:7756))
        (PORT d[9] (3149:3149:3149) (3103:3103:3103))
        (PORT d[10] (2404:2404:2404) (2350:2350:2350))
        (PORT d[11] (4261:4261:4261) (4296:4296:4296))
        (PORT d[12] (3026:3026:3026) (3037:3037:3037))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (PORT ena (5897:5897:5897) (5866:5866:5866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1737:1737:1737))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (PORT ena (5897:5897:5897) (5866:5866:5866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2048:2048:2048))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT ena (5901:5901:5901) (5870:5870:5870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT d[0] (5901:5901:5901) (5870:5870:5870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1580:1580:1580) (1545:1545:1545))
        (PORT datac (3037:3037:3037) (3263:3263:3263))
        (PORT datad (648:648:648) (632:632:632))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[9\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (243:243:243) (283:283:283))
        (PORT datac (2644:2644:2644) (2640:2640:2640))
        (PORT datad (667:667:667) (664:664:664))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[9\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (383:383:383))
        (PORT datab (783:783:783) (778:778:778))
        (PORT datac (698:698:698) (704:704:704))
        (PORT datad (590:590:590) (578:578:578))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (1441:1441:1441) (1415:1415:1415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (318:318:318) (416:416:416))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2183:2183:2183) (2152:2152:2152))
        (PORT ena (1990:1990:1990) (1941:1941:1941))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[10\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2494:2494:2494) (2540:2540:2540))
        (PORT datab (1630:1630:1630) (1770:1770:1770))
        (PORT datac (1715:1715:1715) (1717:1717:1717))
        (PORT datad (1006:1006:1006) (1033:1033:1033))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (849:849:849))
        (PORT datab (351:351:351) (459:459:459))
        (PORT datac (1074:1074:1074) (1099:1099:1099))
        (PORT datad (301:301:301) (383:383:383))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[10\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (803:803:803))
        (PORT datab (1258:1258:1258) (1270:1270:1270))
        (PORT datac (1461:1461:1461) (1479:1479:1479))
        (PORT datad (696:696:696) (699:699:699))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[10\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (735:735:735) (740:740:740))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (272:272:272) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[10\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (425:425:425))
        (PORT datab (1512:1512:1512) (1523:1523:1523))
        (PORT datac (212:212:212) (248:248:248))
        (PORT datad (867:867:867) (893:893:893))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[10\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (746:746:746))
        (PORT datab (1192:1192:1192) (1256:1256:1256))
        (PORT datac (700:700:700) (725:725:725))
        (PORT datad (1856:1856:1856) (1915:1915:1915))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1248:1248:1248))
        (PORT datab (1195:1195:1195) (1251:1251:1251))
        (PORT datac (1383:1383:1383) (1417:1417:1417))
        (PORT datad (1578:1578:1578) (1538:1538:1538))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (858:858:858))
        (PORT datab (820:820:820) (898:898:898))
        (PORT datac (816:816:816) (893:893:893))
        (PORT datad (1186:1186:1186) (1236:1236:1236))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1237:1237:1237) (1239:1239:1239))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[6\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1726:1726:1726))
        (PORT datab (1592:1592:1592) (1702:1702:1702))
        (PORT datac (2106:2106:2106) (2125:2125:2125))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[6\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (1015:1015:1015))
        (PORT datab (1068:1068:1068) (1077:1077:1077))
        (PORT datac (1032:1032:1032) (1037:1037:1037))
        (PORT datad (1104:1104:1104) (1106:1106:1106))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[6\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (896:896:896))
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (1606:1606:1606) (1571:1571:1571))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[6\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (287:287:287))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (435:435:435) (450:450:450))
        (PORT datad (1103:1103:1103) (1105:1105:1105))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1588:1588:1588))
        (PORT datab (1328:1328:1328) (1372:1372:1372))
        (PORT datac (722:722:722) (782:782:782))
        (PORT datad (806:806:806) (855:855:855))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2387:2387:2387))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (PORT ena (5613:5613:5613) (5573:5573:5573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4038:4038:4038) (3938:3938:3938))
        (PORT d[1] (3873:3873:3873) (3806:3806:3806))
        (PORT d[2] (5626:5626:5626) (5832:5832:5832))
        (PORT d[3] (2478:2478:2478) (2387:2387:2387))
        (PORT d[4] (5421:5421:5421) (5399:5399:5399))
        (PORT d[5] (2105:2105:2105) (2110:2110:2110))
        (PORT d[6] (7050:7050:7050) (7168:7168:7168))
        (PORT d[7] (5636:5636:5636) (5617:5617:5617))
        (PORT d[8] (3273:3273:3273) (3328:3328:3328))
        (PORT d[9] (3303:3303:3303) (3325:3325:3325))
        (PORT d[10] (4469:4469:4469) (4338:4338:4338))
        (PORT d[11] (4942:4942:4942) (5012:5012:5012))
        (PORT d[12] (3303:3303:3303) (3469:3469:3469))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (PORT ena (5609:5609:5609) (5569:5569:5569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (3918:3918:3918))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (PORT ena (5609:5609:5609) (5569:5569:5569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3294:3294:3294))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (PORT ena (5613:5613:5613) (5573:5573:5573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (PORT d[0] (5613:5613:5613) (5573:5573:5573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3414:3414:3414) (3376:3376:3376))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT ena (7103:7103:7103) (7024:7024:7024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4397:4397:4397) (4475:4475:4475))
        (PORT d[1] (5059:5059:5059) (5093:5093:5093))
        (PORT d[2] (3342:3342:3342) (3443:3443:3443))
        (PORT d[3] (3524:3524:3524) (3677:3677:3677))
        (PORT d[4] (5133:5133:5133) (5018:5018:5018))
        (PORT d[5] (5511:5511:5511) (5376:5376:5376))
        (PORT d[6] (6066:6066:6066) (6293:6293:6293))
        (PORT d[7] (4931:4931:4931) (4990:4990:4990))
        (PORT d[8] (4991:4991:4991) (5102:5102:5102))
        (PORT d[9] (5171:5171:5171) (5244:5244:5244))
        (PORT d[10] (5220:5220:5220) (5227:5227:5227))
        (PORT d[11] (4627:4627:4627) (4697:4697:4697))
        (PORT d[12] (3983:3983:3983) (4133:4133:4133))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (PORT ena (7099:7099:7099) (7020:7020:7020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4091:4091:4091))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (PORT ena (7099:7099:7099) (7020:7020:7020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3332:3332:3332))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT ena (7103:7103:7103) (7024:7024:7024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT d[0] (7103:7103:7103) (7024:7024:7024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1666:1666:1666) (1664:1664:1664))
        (PORT datab (2742:2742:2742) (2748:2748:2748))
        (PORT datac (3039:3039:3039) (3266:3266:3266))
        (PORT datad (2334:2334:2334) (2349:2349:2349))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1469:1469:1469))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (PORT ena (5563:5563:5563) (5526:5526:5526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6607:6607:6607) (6678:6678:6678))
        (PORT d[1] (2588:2588:2588) (2486:2486:2486))
        (PORT d[2] (3821:3821:3821) (4007:4007:4007))
        (PORT d[3] (1805:1805:1805) (1787:1787:1787))
        (PORT d[4] (2845:2845:2845) (2811:2811:2811))
        (PORT d[5] (1705:1705:1705) (1661:1661:1661))
        (PORT d[6] (3013:3013:3013) (2958:2958:2958))
        (PORT d[7] (6418:6418:6418) (6340:6340:6340))
        (PORT d[8] (7309:7309:7309) (7438:7438:7438))
        (PORT d[9] (7177:7177:7177) (7233:7233:7233))
        (PORT d[10] (2397:2397:2397) (2343:2343:2343))
        (PORT d[11] (4260:4260:4260) (4295:4295:4295))
        (PORT d[12] (3063:3063:3063) (3076:3076:3076))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (PORT ena (5559:5559:5559) (5522:5522:5522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4666:4666:4666) (4710:4710:4710))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (PORT ena (5559:5559:5559) (5522:5522:5522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2076:2076:2076))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (PORT ena (5563:5563:5563) (5526:5526:5526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (PORT d[0] (5563:5563:5563) (5526:5526:5526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2806:2806:2806))
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (PORT ena (6037:6037:6037) (5962:5962:5962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5224:5224:5224) (5305:5305:5305))
        (PORT d[1] (5453:5453:5453) (5493:5493:5493))
        (PORT d[2] (3786:3786:3786) (3791:3791:3791))
        (PORT d[3] (4168:4168:4168) (4330:4330:4330))
        (PORT d[4] (5460:5460:5460) (5453:5453:5453))
        (PORT d[5] (2053:2053:2053) (2052:2052:2052))
        (PORT d[6] (5387:5387:5387) (5377:5377:5377))
        (PORT d[7] (4920:4920:4920) (4907:4907:4907))
        (PORT d[8] (5601:5601:5601) (5661:5661:5661))
        (PORT d[9] (3643:3643:3643) (3705:3705:3705))
        (PORT d[10] (3394:3394:3394) (3279:3279:3279))
        (PORT d[11] (3137:3137:3137) (3175:3175:3175))
        (PORT d[12] (2800:2800:2800) (2912:2912:2912))
        (PORT clk (2506:2506:2506) (2536:2536:2536))
        (PORT ena (6033:6033:6033) (5958:5958:5958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4526:4526:4526) (4551:4551:4551))
        (PORT clk (2506:2506:2506) (2536:2536:2536))
        (PORT ena (6033:6033:6033) (5958:5958:5958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (3996:3996:3996))
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (PORT ena (6037:6037:6037) (5962:5962:5962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (PORT d[0] (6037:6037:6037) (5962:5962:5962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2743:2743:2743) (2748:2748:2748))
        (PORT datac (951:951:951) (924:924:924))
        (PORT datad (2363:2363:2363) (2305:2305:2305))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[9\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (2270:2270:2270) (2217:2217:2217))
        (PORT datad (3176:3176:3176) (3123:3123:3123))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT asdata (1803:1803:1803) (1820:1820:1820))
        (PORT clrn (2149:2149:2149) (2121:2121:2121))
        (PORT ena (978:978:978) (983:983:983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2057:2057:2057) (2102:2102:2102))
        (PORT datab (2108:2108:2108) (2163:2163:2163))
        (PORT datad (1542:1542:1542) (1620:1620:1620))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[9\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (377:377:377))
        (PORT datab (309:309:309) (371:371:371))
        (PORT datad (1321:1321:1321) (1341:1341:1341))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (768:768:768) (794:794:794))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2124:2124:2124))
        (PORT ena (1792:1792:1792) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[9\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (780:780:780))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1650:1650:1650) (1607:1607:1607))
        (PORT datad (741:741:741) (787:787:787))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT asdata (2455:2455:2455) (2510:2510:2510))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[9\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2334:2334:2334) (2309:2309:2309))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datad (1753:1753:1753) (1776:1776:1776))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT asdata (1483:1483:1483) (1529:1529:1529))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (PORT ena (1440:1440:1440) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[9\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (750:750:750) (799:799:799))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (PORT ena (1440:1440:1440) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (2148:2148:2148))
        (PORT datab (2145:2145:2145) (2153:2153:2153))
        (PORT datac (1698:1698:1698) (1710:1710:1710))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[9\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (714:714:714))
        (PORT datab (2310:2310:2310) (2259:2259:2259))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT asdata (1075:1075:1075) (1104:1104:1104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[9\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (2008:2008:2008))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (1060:1060:1060) (1082:1082:1082))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[9\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1953:1953:1953) (1988:1988:1988))
        (PORT datab (937:937:937) (993:993:993))
        (PORT datad (400:400:400) (404:404:404))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[9\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (645:645:645))
        (PORT datab (1223:1223:1223) (1296:1296:1296))
        (PORT datad (415:415:415) (431:431:431))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1807:1807:1807))
        (PORT datab (1176:1176:1176) (1207:1207:1207))
        (PORT datad (469:469:469) (488:488:488))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2396:2396:2396) (2404:2404:2404))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (PORT sload (1682:1682:1682) (1709:1709:1709))
        (PORT ena (2017:2017:2017) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[9\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1983:1983:1983))
        (PORT datab (1192:1192:1192) (1256:1256:1256))
        (PORT datac (694:694:694) (703:703:703))
        (PORT datad (714:714:714) (740:740:740))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[25\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (720:720:720))
        (PORT datac (703:703:703) (717:717:717))
        (PORT datad (927:927:927) (898:898:898))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1621:1621:1621) (1639:1639:1639))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2144:2144:2144) (2113:2113:2113))
        (PORT ena (1991:1991:1991) (1922:1922:1922))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (842:842:842) (901:901:901))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[10\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT asdata (2218:2218:2218) (2243:2243:2243))
        (PORT clrn (2144:2144:2144) (2113:2113:2113))
        (PORT ena (1991:1991:1991) (1922:1922:1922))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (894:894:894) (940:940:940))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[11\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (421:421:421))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1577:1577:1577) (1576:1576:1576))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[12\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1330:1330:1330) (1362:1362:1362))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1639:1639:1639) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1492:1492:1492) (1501:1501:1501))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[13\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1445:1445:1445) (1455:1455:1455))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[14\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1500:1500:1500) (1522:1522:1522))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[15\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1168:1168:1168) (1213:1213:1213))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[16\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT asdata (2257:2257:2257) (2259:2259:2259))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1342:1342:1342) (1308:1308:1308))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1380:1380:1380) (1388:1388:1388))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[17\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT asdata (2090:2090:2090) (2119:2119:2119))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1342:1342:1342) (1308:1308:1308))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1175:1175:1175) (1204:1204:1204))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[18\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT asdata (2198:2198:2198) (2184:2184:2184))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (PORT ena (1677:1677:1677) (1625:1625:1625))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1362:1362:1362) (1391:1391:1391))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[19\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT asdata (2354:2354:2354) (2386:2386:2386))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1342:1342:1342) (1308:1308:1308))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1140:1140:1140) (1162:1162:1162))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[20\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT asdata (2160:2160:2160) (2175:2175:2175))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (PORT ena (1095:1095:1095) (1065:1065:1065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (870:870:870) (919:919:919))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[21\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT asdata (1707:1707:1707) (1745:1745:1745))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (PORT ena (1095:1095:1095) (1065:1065:1065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1053:1053:1053) (1080:1080:1080))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[22\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT asdata (2375:2375:2375) (2383:2383:2383))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (PORT ena (1095:1095:1095) (1065:1065:1065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (836:836:836) (894:894:894))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_h_register\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT asdata (1874:1874:1874) (1950:1950:1950))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1342:1342:1342) (1308:1308:1308))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1731:1731:1731) (1748:1748:1748))
        (PORT clrn (2146:2146:2146) (2118:2118:2118))
        (PORT sload (1627:1627:1627) (1670:1670:1670))
        (PORT ena (2237:2237:2237) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (884:884:884))
        (PORT datab (1101:1101:1101) (1126:1126:1126))
        (PORT datac (1057:1057:1057) (1090:1090:1090))
        (PORT datad (742:742:742) (785:785:785))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (796:796:796) (846:846:846))
        (PORT datad (767:767:767) (792:792:792))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1419:1419:1419))
        (PORT datab (1090:1090:1090) (1116:1116:1116))
        (PORT datac (701:701:701) (720:720:720))
        (PORT datad (781:781:781) (822:822:822))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (822:822:822) (860:860:860))
        (PORT datac (1026:1026:1026) (1013:1013:1013))
        (PORT datad (775:775:775) (814:814:814))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1196:1196:1196))
        (PORT datab (1496:1496:1496) (1525:1525:1525))
        (PORT datac (1098:1098:1098) (1133:1133:1133))
        (PORT datad (1146:1146:1146) (1173:1173:1173))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1089:1089:1089))
        (PORT datab (1016:1016:1016) (1054:1054:1054))
        (PORT datac (1002:1002:1002) (1035:1035:1035))
        (PORT datad (793:793:793) (840:840:840))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (859:859:859))
        (PORT datab (824:824:824) (868:868:868))
        (PORT datac (801:801:801) (843:843:843))
        (PORT datad (762:762:762) (796:796:796))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1145:1145:1145))
        (PORT datab (1117:1117:1117) (1146:1146:1146))
        (PORT datac (790:790:790) (842:842:842))
        (PORT datad (791:791:791) (836:836:836))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1043:1043:1043))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (623:623:623) (600:600:600))
        (PORT datad (400:400:400) (405:405:405))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (880:880:880))
        (PORT datab (777:777:777) (816:816:816))
        (PORT datac (767:767:767) (808:808:808))
        (PORT datad (749:749:749) (790:790:790))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1067:1067:1067))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1035:1035:1035) (1019:1019:1019))
        (PORT datad (394:394:394) (395:395:395))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (680:680:680))
        (PORT datad (269:269:269) (349:349:349))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1939:1939:1939) (1925:1925:1925))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[1\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT asdata (2091:2091:2091) (2120:2120:2120))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1639:1639:1639) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1186:1186:1186) (1218:1218:1218))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[2\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2239:2239:2239) (2265:2265:2265))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2144:2144:2144) (2113:2113:2113))
        (PORT ena (1991:1991:1991) (1922:1922:1922))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2314:2314:2314) (2301:2301:2301))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1608:1608:1608) (1638:1638:1638))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1639:1639:1639) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1854:1854:1854) (1872:1872:1872))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[4\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1715:1715:1715) (1731:1731:1731))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2144:2144:2144) (2113:2113:2113))
        (PORT ena (1991:1991:1991) (1922:1922:1922))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2762:2762:2762) (2756:2756:2756))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[5\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1647:1647:1647) (1676:1676:1676))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2144:2144:2144) (2113:2113:2113))
        (PORT ena (1991:1991:1991) (1922:1922:1922))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1091:1091:1091) (1126:1126:1126))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[6\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1389:1389:1389) (1419:1419:1419))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2144:2144:2144) (2113:2113:2113))
        (PORT ena (1991:1991:1991) (1922:1922:1922))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (876:876:876) (931:931:931))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[7\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|period_l_register\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2177:2177:2177))
        (PORT asdata (1876:1876:1876) (1952:1952:1952))
        (PORT clrn (2145:2145:2145) (2117:2117:2117))
        (PORT ena (1639:1639:1639) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1729:1729:1729) (1737:1737:1737))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|internal_counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1060:1060:1060) (1095:1095:1095))
        (PORT clrn (2143:2143:2143) (2112:2112:2112))
        (PORT sload (1944:1944:1944) (1975:1975:1975))
        (PORT ena (1701:1701:1701) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT asdata (1398:1398:1398) (1414:1414:1414))
        (PORT clrn (2149:2149:2149) (2121:2121:2121))
        (PORT ena (978:978:978) (983:983:983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2057:2057:2057) (2102:2102:2102))
        (PORT datab (2109:2109:2109) (2164:2164:2164))
        (PORT datad (1542:1542:1542) (1621:1621:1621))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (768:768:768) (810:810:810))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2124:2124:2124))
        (PORT ena (1792:1792:1792) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (705:705:705))
        (PORT datab (1076:1076:1076) (1057:1057:1057))
        (PORT datac (427:427:427) (487:487:487))
        (PORT datad (1433:1433:1433) (1413:1413:1413))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT asdata (663:663:663) (738:738:738))
        (PORT clrn (2153:2153:2153) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[8\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1364:1364:1364) (1383:1383:1383))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (PORT ena (1488:1488:1488) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2216:2216:2216) (2208:2208:2208))
        (PORT datab (1821:1821:1821) (1845:1845:1845))
        (PORT datac (1650:1650:1650) (1649:1649:1649))
        (PORT datad (426:426:426) (467:467:467))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1104:1104:1104) (1148:1148:1148))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (PORT ena (1455:1455:1455) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[8\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2333:2333:2333) (2308:2308:2308))
        (PORT datab (1783:1783:1783) (1834:1834:1834))
        (PORT datad (432:432:432) (485:485:485))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (429:429:429))
        (PORT datab (2633:2633:2633) (2573:2573:2573))
        (PORT datac (722:722:722) (760:760:760))
        (PORT datad (1004:1004:1004) (1002:1002:1002))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[8\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1744:1744:1744))
        (PORT datab (1416:1416:1416) (1436:1436:1436))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1932:1932:1932) (1893:1893:1893))
        (PORT datab (1421:1421:1421) (1481:1481:1481))
        (PORT datac (1394:1394:1394) (1452:1452:1452))
        (PORT datad (1281:1281:1281) (1233:1233:1233))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[8\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1670:1670:1670))
        (PORT datab (1141:1141:1141) (1105:1105:1105))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[8\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1378:1378:1378))
        (PORT datab (250:250:250) (293:293:293))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1773:1773:1773) (1806:1806:1806))
        (PORT datab (775:775:775) (768:768:768))
        (PORT datad (470:470:470) (490:490:490))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (882:882:882) (940:940:940))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (PORT sload (1682:1682:1682) (1709:1709:1709))
        (PORT ena (2017:2017:2017) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[8\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1494:1494:1494))
        (PORT datab (1192:1192:1192) (1256:1256:1256))
        (PORT datac (695:695:695) (704:704:704))
        (PORT datad (645:645:645) (676:676:676))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1026:1026:1026))
        (PORT datab (1036:1036:1036) (1009:1009:1009))
        (PORT datad (1359:1359:1359) (1377:1377:1377))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1328:1328:1328) (1313:1313:1313))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (1978:1978:1978) (2008:2008:2008))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2233:2233:2233) (2252:2252:2252))
        (PORT datab (718:718:718) (719:719:719))
        (PORT datad (1499:1499:1499) (1496:1496:1496))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (793:793:793) (796:796:796))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sclr (1446:1446:1446) (1542:1542:1542))
        (PORT sload (1452:1452:1452) (1493:1493:1493))
        (PORT ena (1537:1537:1537) (1547:1547:1547))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (913:913:913))
        (PORT datab (1030:1030:1030) (1118:1118:1118))
        (PORT datac (1484:1484:1484) (1543:1543:1543))
        (PORT datad (1399:1399:1399) (1451:1451:1451))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3886:3886:3886) (3854:3854:3854))
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (PORT ena (6566:6566:6566) (6522:6522:6522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3570:3570:3570))
        (PORT d[1] (4643:4643:4643) (4731:4731:4731))
        (PORT d[2] (2564:2564:2564) (2666:2666:2666))
        (PORT d[3] (3243:3243:3243) (3341:3341:3341))
        (PORT d[4] (4206:4206:4206) (4141:4141:4141))
        (PORT d[5] (7162:7162:7162) (7224:7224:7224))
        (PORT d[6] (3771:3771:3771) (3826:3826:3826))
        (PORT d[7] (4756:4756:4756) (4850:4850:4850))
        (PORT d[8] (4006:4006:4006) (4076:4076:4076))
        (PORT d[9] (5903:5903:5903) (6074:6074:6074))
        (PORT d[10] (4017:4017:4017) (3979:3979:3979))
        (PORT d[11] (4834:4834:4834) (5042:5042:5042))
        (PORT d[12] (3185:3185:3185) (3310:3310:3310))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
        (PORT ena (6562:6562:6562) (6518:6518:6518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5107:5107:5107) (5136:5136:5136))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
        (PORT ena (6562:6562:6562) (6518:6518:6518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4059:4059:4059) (3995:3995:3995))
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (PORT ena (6566:6566:6566) (6522:6522:6522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (PORT d[0] (6566:6566:6566) (6522:6522:6522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (3815:3815:3815))
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (PORT ena (6638:6638:6638) (6538:6538:6538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4443:4443:4443) (4536:4536:4536))
        (PORT d[1] (5749:5749:5749) (5847:5847:5847))
        (PORT d[2] (3220:3220:3220) (3341:3341:3341))
        (PORT d[3] (2966:2966:2966) (3105:3105:3105))
        (PORT d[4] (3627:3627:3627) (3591:3591:3591))
        (PORT d[5] (3866:3866:3866) (3929:3929:3929))
        (PORT d[6] (3726:3726:3726) (3741:3741:3741))
        (PORT d[7] (4544:4544:4544) (4572:4572:4572))
        (PORT d[8] (4716:4716:4716) (4854:4854:4854))
        (PORT d[9] (3001:3001:3001) (3108:3108:3108))
        (PORT d[10] (3848:3848:3848) (3867:3867:3867))
        (PORT d[11] (4335:4335:4335) (4431:4431:4431))
        (PORT d[12] (3066:3066:3066) (3138:3138:3138))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
        (PORT ena (6634:6634:6634) (6534:6534:6534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5352:5352:5352) (5432:5432:5432))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
        (PORT ena (6634:6634:6634) (6534:6534:6534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2742:2742:2742))
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (PORT ena (6638:6638:6638) (6538:6538:6538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (PORT d[0] (6638:6638:6638) (6538:6538:6538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1799:1799:1799))
        (PORT datab (3803:3803:3803) (4017:4017:4017))
        (PORT datac (2818:2818:2818) (2873:2873:2873))
        (PORT datad (2059:2059:2059) (2096:2096:2096))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (3021:3021:3021))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT ena (4801:4801:4801) (4847:4847:4847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3407:3407:3407))
        (PORT d[1] (4179:4179:4179) (4183:4183:4183))
        (PORT d[2] (2485:2485:2485) (2559:2559:2559))
        (PORT d[3] (5087:5087:5087) (5313:5313:5313))
        (PORT d[4] (4932:4932:4932) (4868:4868:4868))
        (PORT d[5] (5414:5414:5414) (5376:5376:5376))
        (PORT d[6] (4763:4763:4763) (4723:4723:4723))
        (PORT d[7] (6950:6950:6950) (6852:6852:6852))
        (PORT d[8] (3950:3950:3950) (4033:4033:4033))
        (PORT d[9] (4683:4683:4683) (4662:4662:4662))
        (PORT d[10] (5822:5822:5822) (5981:5981:5981))
        (PORT d[11] (4680:4680:4680) (4654:4654:4654))
        (PORT d[12] (4868:4868:4868) (4999:4999:4999))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (4797:4797:4797) (4843:4843:4843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3555:3555:3555))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (4797:4797:4797) (4843:4843:4843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4420:4420:4420) (4350:4350:4350))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT ena (4801:4801:4801) (4847:4847:4847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT d[0] (4801:4801:4801) (4847:4847:4847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2024:2024:2024))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT ena (6834:6834:6834) (6744:6744:6744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6230:6230:6230) (6303:6303:6303))
        (PORT d[1] (5793:5793:5793) (5857:5857:5857))
        (PORT d[2] (3734:3734:3734) (3921:3921:3921))
        (PORT d[3] (5635:5635:5635) (5848:5848:5848))
        (PORT d[4] (5445:5445:5445) (5441:5441:5441))
        (PORT d[5] (8097:8097:8097) (8195:8195:8195))
        (PORT d[6] (4495:4495:4495) (4634:4634:4634))
        (PORT d[7] (6106:6106:6106) (6023:6023:6023))
        (PORT d[8] (6945:6945:6945) (7066:7066:7066))
        (PORT d[9] (6482:6482:6482) (6548:6548:6548))
        (PORT d[10] (7536:7536:7536) (7727:7727:7727))
        (PORT d[11] (3509:3509:3509) (3548:3548:3548))
        (PORT d[12] (5102:5102:5102) (5254:5254:5254))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT ena (6830:6830:6830) (6740:6740:6740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2983:2983:2983))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT ena (6830:6830:6830) (6740:6740:6740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4415:4415:4415) (4551:4551:4551))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT ena (6834:6834:6834) (6744:6744:6744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT d[0] (6834:6834:6834) (6744:6744:6744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2428:2428:2428) (2315:2315:2315))
        (PORT datac (931:931:931) (888:888:888))
        (PORT datad (3754:3754:3754) (3970:3970:3970))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[7\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (923:923:923))
        (PORT datab (1651:1651:1651) (1618:1618:1618))
        (PORT datac (1296:1296:1296) (1301:1301:1301))
        (PORT datad (1284:1284:1284) (1279:1279:1279))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT asdata (1705:1705:1705) (1726:1726:1726))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1162:1162:1162) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1501:1501:1501))
        (PORT datab (1160:1160:1160) (1198:1198:1198))
        (PORT datad (2060:2060:2060) (2067:2067:2067))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT asdata (1228:1228:1228) (1274:1274:1274))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1162:1162:1162) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (1996:1996:1996))
        (PORT datab (1585:1585:1585) (1650:1650:1650))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2590:2590:2590) (2542:2542:2542))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (1591:1591:1591) (1563:1563:1563))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT asdata (1151:1151:1151) (1206:1206:1206))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT asdata (5847:5847:5847) (5845:5845:5845))
        (PORT clrn (1459:1459:1459) (1514:1514:1514))
        (PORT ena (1434:1434:1434) (1409:1409:1409))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2088:2088:2088))
        (PORT ena (1424:1424:1424) (1377:1377:1377))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2088:2088:2088))
        (PORT ena (1424:1424:1424) (1377:1377:1377))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2088:2088:2088))
        (PORT ena (1424:1424:1424) (1377:1377:1377))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2088:2088:2088))
        (PORT ena (1424:1424:1424) (1377:1377:1377))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2088:2088:2088))
        (PORT ena (1424:1424:1424) (1377:1377:1377))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2119:2119:2119) (2088:2088:2088))
        (PORT ena (1424:1424:1424) (1377:1377:1377))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2127:2127:2127) (2096:2096:2096))
        (PORT ena (1017:1017:1017) (1022:1022:1022))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2127:2127:2127) (2096:2096:2096))
        (PORT ena (1017:1017:1017) (1022:1022:1022))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2127:2127:2127) (2096:2096:2096))
        (PORT ena (1017:1017:1017) (1022:1022:1022))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (809:809:809))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2127:2127:2127) (2096:2096:2096))
        (PORT ena (1017:1017:1017) (1022:1022:1022))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2127:2127:2127) (2096:2096:2096))
        (PORT ena (1017:1017:1017) (1022:1022:1022))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (733:733:733) (766:766:766))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2127:2127:2127) (2096:2096:2096))
        (PORT ena (1017:1017:1017) (1022:1022:1022))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1479:1479:1479) (1509:1509:1509))
        (PORT ena (1454:1454:1454) (1434:1434:1434))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2126:2126:2126))
        (PORT asdata (1185:1185:1185) (1227:1227:1227))
        (PORT clrn (1432:1432:1432) (1458:1458:1458))
        (PORT ena (1439:1439:1439) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2122:2122:2122))
        (PORT asdata (669:669:669) (750:750:750))
        (PORT clrn (1479:1479:1479) (1509:1509:1509))
        (PORT ena (1454:1454:1454) (1434:1434:1434))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (997:997:997) (1028:1028:1028))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1432:1432:1432) (1458:1458:1458))
        (PORT ena (1439:1439:1439) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2126:2126:2126))
        (PORT asdata (1499:1499:1499) (1519:1519:1519))
        (PORT clrn (1432:1432:1432) (1458:1458:1458))
        (PORT ena (1439:1439:1439) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1024:1024:1024) (1055:1055:1055))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1432:1432:1432) (1458:1458:1458))
        (PORT ena (1439:1439:1439) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2126:2126:2126))
        (PORT asdata (5842:5842:5842) (5843:5843:5843))
        (PORT clrn (1432:1432:1432) (1458:1458:1458))
        (PORT ena (1439:1439:1439) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (820:820:820) (847:847:847))
        (PORT d[1] (817:817:817) (853:853:853))
        (PORT d[2] (825:825:825) (858:858:858))
        (PORT d[3] (877:877:877) (917:917:917))
        (PORT d[4] (821:821:821) (853:853:853))
        (PORT d[5] (833:833:833) (850:850:850))
        (PORT d[6] (834:834:834) (869:869:869))
        (PORT d[7] (825:825:825) (855:855:855))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1455:1455:1455))
        (PORT d[1] (1133:1133:1133) (1163:1163:1163))
        (PORT d[2] (1116:1116:1116) (1152:1152:1152))
        (PORT d[3] (814:814:814) (858:858:858))
        (PORT d[4] (817:817:817) (860:860:860))
        (PORT d[5] (822:822:822) (872:872:872))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1057:1057:1057))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT d[0] (1764:1764:1764) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (830:830:830) (863:863:863))
        (PORT d[1] (878:878:878) (912:912:912))
        (PORT d[2] (816:816:816) (849:849:849))
        (PORT d[3] (844:844:844) (882:882:882))
        (PORT d[4] (863:863:863) (892:892:892))
        (PORT d[5] (881:881:881) (921:921:921))
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT ena (1677:1677:1677) (1608:1608:1608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT d[0] (1677:1677:1677) (1608:1608:1608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|jtag_uart_0\|the_CRC_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|av_readdata\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (538:538:538))
        (PORT datad (1661:1661:1661) (1643:1643:1643))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[7\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1930:1930:1930) (1937:1937:1937))
        (PORT datab (729:729:729) (778:778:778))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[7\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1205:1205:1205))
        (PORT datab (1102:1102:1102) (1153:1153:1153))
        (PORT datad (1546:1546:1546) (1560:1560:1560))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (772:772:772))
        (PORT datab (1986:1986:1986) (2018:2018:2018))
        (PORT datad (699:699:699) (725:725:725))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT asdata (1177:1177:1177) (1222:1222:1222))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (PORT ena (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1644:1644:1644))
        (PORT datab (1812:1812:1812) (1868:1868:1868))
        (PORT datad (2305:2305:2305) (2299:2299:2299))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (784:784:784) (833:833:833))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (PORT ena (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (743:743:743))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (430:430:430) (480:480:480))
        (PORT datad (721:721:721) (722:722:722))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT asdata (1712:1712:1712) (1706:1706:1706))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[7\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (1286:1286:1286) (1328:1328:1328))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[7\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (450:450:450))
        (PORT datab (280:280:280) (337:337:337))
        (PORT datac (635:635:635) (627:627:627))
        (PORT datad (764:764:764) (815:815:815))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (333:333:333))
        (PORT datad (309:309:309) (398:398:398))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (911:911:911))
        (PORT datab (828:828:828) (861:861:861))
        (PORT datac (1049:1049:1049) (1090:1090:1090))
        (PORT datad (1272:1272:1272) (1300:1300:1300))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[31\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1607:1607:1607))
        (PORT datac (1520:1520:1520) (1457:1457:1457))
        (PORT datad (988:988:988) (970:970:970))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (957:957:957) (947:947:947))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1521:1521:1521) (1450:1450:1450))
        (PORT clrn (2172:2172:2172) (2143:2143:2143))
        (PORT sload (1824:1824:1824) (1917:1917:1917))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (381:381:381))
        (PORT datad (1665:1665:1665) (1690:1690:1690))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1063:1063:1063))
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (PORT ena (7150:7150:7150) (7065:7065:7065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6228:6228:6228) (6305:6305:6305))
        (PORT d[1] (3297:3297:3297) (3230:3230:3230))
        (PORT d[2] (4061:4061:4061) (4238:4238:4238))
        (PORT d[3] (1834:1834:1834) (1819:1819:1819))
        (PORT d[4] (5780:5780:5780) (5770:5770:5770))
        (PORT d[5] (2057:2057:2057) (2013:2013:2013))
        (PORT d[6] (4504:4504:4504) (4631:4631:4631))
        (PORT d[7] (6451:6451:6451) (6371:6371:6371))
        (PORT d[8] (7285:7285:7285) (7410:7410:7410))
        (PORT d[9] (6855:6855:6855) (6924:6924:6924))
        (PORT d[10] (2030:2030:2030) (1977:1977:1977))
        (PORT d[11] (3877:3877:3877) (3916:3916:3916))
        (PORT d[12] (5414:5414:5414) (5561:5561:5561))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
        (PORT ena (7146:7146:7146) (7061:7061:7061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4330:4330:4330) (4335:4335:4335))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
        (PORT ena (7146:7146:7146) (7061:7061:7061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (1884:1884:1884))
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (PORT ena (7150:7150:7150) (7065:7065:7065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (PORT d[0] (7150:7150:7150) (7065:7065:7065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3330:3330:3330))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (6044:6044:6044) (5970:5970:5970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4468:4468:4468) (4578:4578:4578))
        (PORT d[1] (3916:3916:3916) (3876:3876:3876))
        (PORT d[2] (3361:3361:3361) (3360:3360:3360))
        (PORT d[3] (3984:3984:3984) (3912:3912:3912))
        (PORT d[4] (4776:4776:4776) (4654:4654:4654))
        (PORT d[5] (2821:2821:2821) (2857:2857:2857))
        (PORT d[6] (5188:5188:5188) (5296:5296:5296))
        (PORT d[7] (4789:4789:4789) (4712:4712:4712))
        (PORT d[8] (3987:3987:3987) (4071:4071:4071))
        (PORT d[9] (3639:3639:3639) (3697:3697:3697))
        (PORT d[10] (5062:5062:5062) (4960:4960:4960))
        (PORT d[11] (5448:5448:5448) (5499:5499:5499))
        (PORT d[12] (4309:4309:4309) (4439:4439:4439))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT ena (6040:6040:6040) (5966:5966:5966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4942:4942:4942) (4565:4565:4565))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT ena (6040:6040:6040) (5966:5966:5966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4055:4055:4055) (3828:3828:3828))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (6044:6044:6044) (5970:5970:5970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT d[0] (6044:6044:6044) (5970:5970:5970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (969:969:969))
        (PORT datab (3564:3564:3564) (3530:3530:3530))
        (PORT datac (1375:1375:1375) (1415:1415:1415))
        (PORT datad (3016:3016:3016) (3226:3226:3226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1322:1322:1322))
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (PORT ena (7186:7186:7186) (7100:7100:7100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6573:6573:6573) (6642:6642:6642))
        (PORT d[1] (3303:3303:3303) (3237:3237:3237))
        (PORT d[2] (3457:3457:3457) (3647:3647:3647))
        (PORT d[3] (1850:1850:1850) (1836:1836:1836))
        (PORT d[4] (3204:3204:3204) (3162:3162:3162))
        (PORT d[5] (2019:2019:2019) (1970:1970:1970))
        (PORT d[6] (3320:3320:3320) (3258:3258:3258))
        (PORT d[7] (6458:6458:6458) (6377:6377:6377))
        (PORT d[8] (7300:7300:7300) (7428:7428:7428))
        (PORT d[9] (6830:6830:6830) (6897:6897:6897))
        (PORT d[10] (1993:1993:1993) (1942:1942:1942))
        (PORT d[11] (3878:3878:3878) (3917:3917:3917))
        (PORT d[12] (5447:5447:5447) (5596:5596:5596))
        (PORT clk (2560:2560:2560) (2591:2591:2591))
        (PORT ena (7182:7182:7182) (7096:7096:7096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2049:2049:2049))
        (PORT clk (2560:2560:2560) (2591:2591:2591))
        (PORT ena (7182:7182:7182) (7096:7096:7096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1567:1567:1567))
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (PORT ena (7186:7186:7186) (7100:7100:7100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (PORT d[0] (7186:7186:7186) (7100:7100:7100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3544:3544:3544))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (7152:7152:7152) (7016:7016:7016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (4105:4105:4105))
        (PORT d[1] (4310:4310:4310) (4359:4359:4359))
        (PORT d[2] (4060:4060:4060) (4186:4186:4186))
        (PORT d[3] (3986:3986:3986) (4222:4222:4222))
        (PORT d[4] (6547:6547:6547) (6589:6589:6589))
        (PORT d[5] (6288:6288:6288) (6385:6385:6385))
        (PORT d[6] (5220:5220:5220) (5363:5363:5363))
        (PORT d[7] (4349:4349:4349) (4271:4271:4271))
        (PORT d[8] (4676:4676:4676) (4793:4793:4793))
        (PORT d[9] (4849:4849:4849) (4928:4928:4928))
        (PORT d[10] (5967:5967:5967) (6188:6188:6188))
        (PORT d[11] (3860:3860:3860) (3926:3926:3926))
        (PORT d[12] (3187:3187:3187) (3326:3326:3326))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (7148:7148:7148) (7012:7012:7012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4150:4150:4150) (3997:3997:3997))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (7148:7148:7148) (7012:7012:7012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4375:4375:4375) (4360:4360:4360))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (7152:7152:7152) (7016:7016:7016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (7152:7152:7152) (7016:7016:7016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (3064:3064:3064) (3271:3271:3271))
        (PORT datac (1215:1215:1215) (1163:1163:1163))
        (PORT datad (1726:1726:1726) (1757:1757:1757))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2589:2589:2589))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (7542:7542:7542) (7406:7406:7406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5162:5162:5162) (5230:5230:5230))
        (PORT d[1] (4655:4655:4655) (4718:4718:4718))
        (PORT d[2] (2931:2931:2931) (3082:3082:3082))
        (PORT d[3] (4625:4625:4625) (4847:4847:4847))
        (PORT d[4] (6515:6515:6515) (6526:6526:6526))
        (PORT d[5] (7027:7027:7027) (7128:7128:7128))
        (PORT d[6] (6261:6261:6261) (6385:6385:6385))
        (PORT d[7] (5079:5079:5079) (5005:5005:5005))
        (PORT d[8] (5862:5862:5862) (5978:5978:5978))
        (PORT d[9] (5457:5457:5457) (5527:5527:5527))
        (PORT d[10] (6158:6158:6158) (6357:6357:6357))
        (PORT d[11] (4230:4230:4230) (4300:4300:4300))
        (PORT d[12] (4029:4029:4029) (4177:4177:4177))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (7538:7538:7538) (7402:7402:7402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4636:4636:4636))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (7538:7538:7538) (7402:7402:7402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5041:5041:5041) (5020:5020:5020))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (7542:7542:7542) (7406:7406:7406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT d[0] (7542:7542:7542) (7406:7406:7406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3269:3269:3269))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT ena (7126:7126:7126) (6996:6996:6996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3816:3816:3816))
        (PORT d[1] (4579:4579:4579) (4630:4630:4630))
        (PORT d[2] (3744:3744:3744) (3872:3872:3872))
        (PORT d[3] (4079:4079:4079) (4328:4328:4328))
        (PORT d[4] (6258:6258:6258) (6308:6308:6308))
        (PORT d[5] (6367:6367:6367) (6471:6471:6471))
        (PORT d[6] (4939:4939:4939) (5100:5100:5100))
        (PORT d[7] (4369:4369:4369) (4295:4295:4295))
        (PORT d[8] (4688:4688:4688) (4827:4827:4827))
        (PORT d[9] (4788:4788:4788) (4864:4864:4864))
        (PORT d[10] (5947:5947:5947) (6171:6171:6171))
        (PORT d[11] (3473:3473:3473) (3543:3543:3543))
        (PORT d[12] (3237:3237:3237) (3379:3379:3379))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (7122:7122:7122) (6992:6992:6992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4001:4001:4001) (4004:4004:4004))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (7122:7122:7122) (6992:6992:6992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4375:4375:4375) (4343:4343:4343))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT ena (7126:7126:7126) (6996:6996:6996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT d[0] (7126:7126:7126) (6996:6996:6996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4178:4178:4178) (3933:3933:3933))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (PORT ena (6094:6094:6094) (6014:6014:6014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4843:4843:4843) (4947:4947:4947))
        (PORT d[1] (4253:4253:4253) (4199:4199:4199))
        (PORT d[2] (3365:3365:3365) (3362:3362:3362))
        (PORT d[3] (4314:4314:4314) (4239:4239:4239))
        (PORT d[4] (5469:5469:5469) (5335:5335:5335))
        (PORT d[5] (2468:2468:2468) (2508:2508:2508))
        (PORT d[6] (5207:5207:5207) (5317:5317:5317))
        (PORT d[7] (4736:4736:4736) (4654:4654:4654))
        (PORT d[8] (3690:3690:3690) (3782:3782:3782))
        (PORT d[9] (3295:3295:3295) (3359:3359:3359))
        (PORT d[10] (5042:5042:5042) (4939:4939:4939))
        (PORT d[11] (5149:5149:5149) (5206:5206:5206))
        (PORT d[12] (4261:4261:4261) (4389:4389:4389))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (PORT ena (6090:6090:6090) (6010:6010:6010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4010:4010:4010) (4047:4047:4047))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (PORT ena (6090:6090:6090) (6010:6010:6010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4379:4379:4379) (4141:4141:4141))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (PORT ena (6094:6094:6094) (6014:6014:6014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (PORT d[0] (6094:6094:6094) (6014:6014:6014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2508:2508:2508))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT ena (7639:7639:7639) (7472:7472:7472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5132:5132:5132) (5224:5224:5224))
        (PORT d[1] (5039:5039:5039) (5107:5107:5107))
        (PORT d[2] (4012:4012:4012) (4158:4158:4158))
        (PORT d[3] (5390:5390:5390) (5593:5593:5593))
        (PORT d[4] (3011:3011:3011) (2954:2954:2954))
        (PORT d[5] (7175:7175:7175) (7200:7200:7200))
        (PORT d[6] (2575:2575:2575) (2569:2569:2569))
        (PORT d[7] (3122:3122:3122) (3111:3111:3111))
        (PORT d[8] (5033:5033:5033) (5156:5156:5156))
        (PORT d[9] (2979:2979:2979) (2951:2951:2951))
        (PORT d[10] (6580:6580:6580) (6789:6789:6789))
        (PORT d[11] (2557:2557:2557) (2565:2565:2565))
        (PORT d[12] (4444:4444:4444) (4524:4524:4524))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT ena (7635:7635:7635) (7468:7468:7468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5078:5078:5078) (5247:5247:5247))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT ena (7635:7635:7635) (7468:7468:7468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2610:2610:2610))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT ena (7639:7639:7639) (7472:7472:7472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT d[0] (7639:7639:7639) (7472:7472:7472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3072:3072:3072) (2959:2959:2959))
        (PORT datab (3063:3063:3063) (3271:3271:3271))
        (PORT datac (1375:1375:1375) (1414:1414:1414))
        (PORT datad (2441:2441:2441) (2514:2514:2514))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1801:1801:1801) (1826:1826:1826))
        (PORT datab (1416:1416:1416) (1450:1450:1450))
        (PORT datac (1976:1976:1976) (2006:2006:2006))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3257:3257:3257) (3201:3201:3201))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[31\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (779:779:779))
        (PORT datab (269:269:269) (308:308:308))
        (PORT datac (962:962:962) (939:939:939))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT ena (2358:2358:2358) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1398:1398:1398))
        (PORT datab (653:653:653) (642:642:642))
        (PORT datad (1049:1049:1049) (1078:1078:1078))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1440:1440:1440) (1440:1440:1440))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1655:1655:1655) (1692:1692:1692))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2068:2068:2068) (2065:2065:2065))
        (PORT datab (349:349:349) (457:457:457))
        (PORT datac (473:473:473) (545:545:545))
        (PORT datad (810:810:810) (857:857:857))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1330:1330:1330) (1332:1332:1332))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu_custom_instruction_master_multi_xconnect\|ci_slave_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1719:1719:1719))
        (PORT datab (1590:1590:1590) (1700:1700:1700))
        (PORT datac (2099:2099:2099) (2117:2117:2117))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[2\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1459:1459:1459))
        (PORT datab (472:472:472) (475:475:475))
        (PORT datac (735:735:735) (744:744:744))
        (PORT datad (1429:1429:1429) (1436:1436:1436))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[2\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1460:1460:1460))
        (PORT datab (968:968:968) (990:990:990))
        (PORT datac (202:202:202) (232:232:232))
        (PORT datad (270:270:270) (349:349:349))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[2\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1311:1311:1311) (1284:1284:1284))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal6\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2385:2385:2385) (2415:2415:2415))
        (PORT datac (1870:1870:1870) (1936:1936:1936))
        (PORT datad (1743:1743:1743) (1797:1797:1797))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (817:817:817) (866:866:866))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1162:1162:1162) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1318:1318:1318) (1340:1340:1340))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1162:1162:1162) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1502:1502:1502))
        (PORT datab (2106:2106:2106) (2109:2109:2109))
        (PORT datac (1120:1120:1120) (1163:1163:1163))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[6\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (1994:1994:1994))
        (PORT datab (1580:1580:1580) (1645:1645:1645))
        (PORT datad (277:277:277) (350:350:350))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[6\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2588:2588:2588) (2540:2540:2540))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (378:378:378) (384:384:384))
        (PORT datad (692:692:692) (697:697:697))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2188:2188:2188))
        (PORT asdata (1699:1699:1699) (1714:1714:1714))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT asdata (1210:1210:1210) (1248:1248:1248))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (PORT ena (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1643:1643:1643))
        (PORT datab (1812:1812:1812) (1868:1868:1868))
        (PORT datad (2303:2303:2303) (2297:2297:2297))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[6\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (566:566:566))
        (PORT datab (308:308:308) (370:370:370))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT asdata (1465:1465:1465) (1494:1494:1494))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (PORT ena (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[6\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (952:952:952) (937:937:937))
        (PORT datac (1298:1298:1298) (1271:1271:1271))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2188:2188:2188))
        (PORT asdata (1133:1133:1133) (1168:1168:1168))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[6\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1416:1416:1416))
        (PORT datab (1973:1973:1973) (1965:1965:1965))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|av_readdata\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1478:1478:1478) (1521:1521:1521))
        (PORT datac (729:729:729) (720:720:720))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2120:2120:2120) (2092:2092:2092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1287:1287:1287))
        (PORT datab (1952:1952:1952) (1974:1974:1974))
        (PORT datac (1140:1140:1140) (1201:1201:1201))
        (PORT datad (341:341:341) (443:443:443))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1213:1213:1213) (1269:1269:1269))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3210:3210:3210))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (PORT ena (4063:4063:4063) (4103:4103:4103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4047:4047:4047) (4103:4103:4103))
        (PORT d[1] (4922:4922:4922) (4916:4916:4916))
        (PORT d[2] (2899:2899:2899) (2982:2982:2982))
        (PORT d[3] (2179:2179:2179) (2223:2223:2223))
        (PORT d[4] (5313:5313:5313) (5259:5259:5259))
        (PORT d[5] (3830:3830:3830) (3741:3741:3741))
        (PORT d[6] (5154:5154:5154) (5124:5124:5124))
        (PORT d[7] (4116:4116:4116) (4167:4167:4167))
        (PORT d[8] (2389:2389:2389) (2341:2341:2341))
        (PORT d[9] (5398:5398:5398) (5371:5371:5371))
        (PORT d[10] (4210:4210:4210) (4156:4156:4156))
        (PORT d[11] (5080:5080:5080) (5058:5058:5058))
        (PORT d[12] (5556:5556:5556) (5679:5679:5679))
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (PORT ena (4059:4059:4059) (4099:4099:4099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3524:3524:3524) (3505:3505:3505))
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (PORT ena (4059:4059:4059) (4099:4099:4099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4133:4133:4133))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (PORT ena (4063:4063:4063) (4103:4103:4103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (PORT d[0] (4063:4063:4063) (4103:4103:4103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2095:2095:2095))
        (PORT clk (2480:2480:2480) (2503:2503:2503))
        (PORT ena (3649:3649:3649) (3672:3672:3672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1723:1723:1723))
        (PORT d[1] (6930:6930:6930) (7090:7090:7090))
        (PORT d[2] (4654:4654:4654) (4790:4790:4790))
        (PORT d[3] (3052:3052:3052) (3190:3190:3190))
        (PORT d[4] (2066:2066:2066) (2052:2052:2052))
        (PORT d[5] (3992:3992:3992) (4109:4109:4109))
        (PORT d[6] (4124:4124:4124) (4148:4148:4148))
        (PORT d[7] (2058:2058:2058) (2045:2045:2045))
        (PORT d[8] (4755:4755:4755) (4752:4752:4752))
        (PORT d[9] (4853:4853:4853) (4919:4919:4919))
        (PORT d[10] (4910:4910:4910) (4930:4930:4930))
        (PORT d[11] (1677:1677:1677) (1669:1669:1669))
        (PORT d[12] (3202:3202:3202) (3303:3303:3303))
        (PORT clk (2476:2476:2476) (2499:2499:2499))
        (PORT ena (3645:3645:3645) (3668:3668:3668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2917:2917:2917))
        (PORT clk (2476:2476:2476) (2499:2499:2499))
        (PORT ena (3645:3645:3645) (3668:3668:3668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (1937:1937:1937))
        (PORT clk (2480:2480:2480) (2503:2503:2503))
        (PORT ena (3649:3649:3649) (3672:3672:3672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2503:2503:2503))
        (PORT d[0] (3649:3649:3649) (3672:3672:3672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2058:2058:2058))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT ena (3272:3272:3272) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2294:2294:2294))
        (PORT d[1] (1707:1707:1707) (1668:1668:1668))
        (PORT d[2] (4671:4671:4671) (4807:4807:4807))
        (PORT d[3] (3434:3434:3434) (3569:3569:3569))
        (PORT d[4] (1714:1714:1714) (1675:1675:1675))
        (PORT d[5] (4302:4302:4302) (4410:4410:4410))
        (PORT d[6] (1390:1390:1390) (1386:1386:1386))
        (PORT d[7] (1395:1395:1395) (1398:1398:1398))
        (PORT d[8] (4794:4794:4794) (4793:4793:4793))
        (PORT d[9] (4860:4860:4860) (4927:4927:4927))
        (PORT d[10] (2304:2304:2304) (2269:2269:2269))
        (PORT d[11] (1386:1386:1386) (1389:1389:1389))
        (PORT d[12] (2860:2860:2860) (2972:2972:2972))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (3268:3268:3268) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3907:3907:3907) (3853:3853:3853))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (3268:3268:3268) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (1906:1906:1906))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT ena (3272:3272:3272) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT d[0] (3272:3272:3272) (3293:3293:3293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2548:2548:2548))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT ena (5220:5220:5220) (5267:5267:5267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3133:3133:3133))
        (PORT d[1] (5133:5133:5133) (5208:5208:5208))
        (PORT d[2] (3346:3346:3346) (3424:3424:3424))
        (PORT d[3] (2652:2652:2652) (2753:2753:2753))
        (PORT d[4] (3511:3511:3511) (3439:3439:3439))
        (PORT d[5] (7624:7624:7624) (7664:7664:7664))
        (PORT d[6] (4889:4889:4889) (4953:4953:4953))
        (PORT d[7] (5085:5085:5085) (5174:5174:5174))
        (PORT d[8] (4605:4605:4605) (4670:4670:4670))
        (PORT d[9] (5549:5549:5549) (5700:5700:5700))
        (PORT d[10] (3441:3441:3441) (3386:3386:3386))
        (PORT d[11] (4447:4447:4447) (4615:4615:4615))
        (PORT d[12] (2898:2898:2898) (3016:3016:3016))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (PORT ena (5216:5216:5216) (5263:5263:5263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (4284:4284:4284))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (PORT ena (5216:5216:5216) (5263:5263:5263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (2955:2955:2955))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT ena (5220:5220:5220) (5267:5267:5267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT d[0] (5220:5220:5220) (5267:5267:5267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (1707:1707:1707))
        (PORT datab (1744:1744:1744) (1794:1794:1794))
        (PORT datac (2641:2641:2641) (2682:2682:2682))
        (PORT datad (1129:1129:1129) (1176:1176:1176))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2150:2150:2150) (2067:2067:2067))
        (PORT datab (1741:1741:1741) (1791:1791:1791))
        (PORT datac (1735:1735:1735) (1700:1700:1700))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3258:3258:3258) (3231:3231:3231))
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (PORT ena (4473:4473:4473) (4515:4515:4515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3723:3723:3723) (3783:3783:3783))
        (PORT d[1] (4549:4549:4549) (4548:4548:4548))
        (PORT d[2] (2529:2529:2529) (2613:2613:2613))
        (PORT d[3] (5450:5450:5450) (5675:5675:5675))
        (PORT d[4] (5287:5287:5287) (5229:5229:5229))
        (PORT d[5] (3493:3493:3493) (3410:3410:3410))
        (PORT d[6] (5119:5119:5119) (5083:5083:5083))
        (PORT d[7] (3726:3726:3726) (3781:3781:3781))
        (PORT d[8] (4285:4285:4285) (4363:4363:4363))
        (PORT d[9] (5040:5040:5040) (5022:5022:5022))
        (PORT d[10] (4605:4605:4605) (4551:4551:4551))
        (PORT d[11] (5027:5027:5027) (4999:4999:4999))
        (PORT d[12] (5213:5213:5213) (5343:5343:5343))
        (PORT clk (2535:2535:2535) (2567:2567:2567))
        (PORT ena (4469:4469:4469) (4511:4511:4511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2316:2316:2316))
        (PORT clk (2535:2535:2535) (2567:2567:2567))
        (PORT ena (4469:4469:4469) (4511:4511:4511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4074:4074:4074) (4007:4007:4007))
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (PORT ena (4473:4473:4473) (4515:4515:4515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (PORT d[0] (4473:4473:4473) (4515:4515:4515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (2927:2927:2927))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (PORT ena (4420:4420:4420) (4468:4468:4468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (4104:4104:4104))
        (PORT d[1] (3929:3929:3929) (3977:3977:3977))
        (PORT d[2] (2880:2880:2880) (2964:2964:2964))
        (PORT d[3] (2181:2181:2181) (2225:2225:2225))
        (PORT d[4] (5648:5648:5648) (5587:5587:5587))
        (PORT d[5] (3862:3862:3862) (3776:3776:3776))
        (PORT d[6] (5459:5459:5459) (5420:5420:5420))
        (PORT d[7] (4048:4048:4048) (4101:4101:4101))
        (PORT d[8] (2420:2420:2420) (2375:2375:2375))
        (PORT d[9] (5705:5705:5705) (5675:5675:5675))
        (PORT d[10] (4234:4234:4234) (4182:4182:4182))
        (PORT d[11] (5206:5206:5206) (5367:5367:5367))
        (PORT d[12] (3539:3539:3539) (3645:3645:3645))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (PORT ena (4416:4416:4416) (4464:4464:4464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3801:3801:3801) (3752:3752:3752))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (PORT ena (4416:4416:4416) (4464:4464:4464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3680:3680:3680) (3615:3615:3615))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (PORT ena (4420:4420:4420) (4468:4468:4468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (PORT d[0] (4420:4420:4420) (4468:4468:4468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2000:2000:2000))
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (PORT ena (3674:3674:3674) (3694:3694:3694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1723:1723:1723))
        (PORT d[1] (2534:2534:2534) (2485:2485:2485))
        (PORT d[2] (4377:4377:4377) (4529:4529:4529))
        (PORT d[3] (3075:3075:3075) (3230:3230:3230))
        (PORT d[4] (4518:4518:4518) (4470:4470:4470))
        (PORT d[5] (2605:2605:2605) (2540:2540:2540))
        (PORT d[6] (1458:1458:1458) (1448:1448:1448))
        (PORT d[7] (1365:1365:1365) (1365:1365:1365))
        (PORT d[8] (6110:6110:6110) (6233:6233:6233))
        (PORT d[9] (4045:4045:4045) (4014:4014:4014))
        (PORT d[10] (1951:1951:1951) (1918:1918:1918))
        (PORT d[11] (1426:1426:1426) (1427:1427:1427))
        (PORT d[12] (3403:3403:3403) (3455:3455:3455))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT ena (3670:3670:3670) (3690:3690:3690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4323:4323:4323) (4429:4429:4429))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT ena (3670:3670:3670) (3690:3690:3690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4343:4343:4343) (4488:4488:4488))
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (PORT ena (3674:3674:3674) (3694:3694:3694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (PORT d[0] (3674:3674:3674) (3694:3694:3694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2065:2065:2065))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT ena (3603:3603:3603) (3630:3630:3630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2276:2276:2276))
        (PORT d[1] (7206:7206:7206) (7353:7353:7353))
        (PORT d[2] (4666:4666:4666) (4801:4801:4801))
        (PORT d[3] (3400:3400:3400) (3533:3533:3533))
        (PORT d[4] (1694:1694:1694) (1687:1687:1687))
        (PORT d[5] (4289:4289:4289) (4396:4396:4396))
        (PORT d[6] (4452:4452:4452) (4464:4464:4464))
        (PORT d[7] (2327:2327:2327) (2315:2315:2315))
        (PORT d[8] (4761:4761:4761) (4759:4759:4759))
        (PORT d[9] (4891:4891:4891) (4961:4961:4961))
        (PORT d[10] (1930:1930:1930) (1903:1903:1903))
        (PORT d[11] (2067:2067:2067) (2052:2052:2052))
        (PORT d[12] (3149:3149:3149) (3237:3237:3237))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
        (PORT ena (3599:3599:3599) (3626:3626:3626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5267:5267:5267) (5432:5432:5432))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
        (PORT ena (3599:3599:3599) (3626:3626:3626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1604:1604:1604))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT ena (3603:3603:3603) (3630:3630:3630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT d[0] (3603:3603:3603) (3630:3630:3630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1224:1224:1224))
        (PORT datab (1742:1742:1742) (1792:1792:1792))
        (PORT datac (1072:1072:1072) (1053:1053:1053))
        (PORT datad (1674:1674:1674) (1641:1641:1641))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1224:1224:1224))
        (PORT datab (2054:2054:2054) (2063:2063:2063))
        (PORT datac (1373:1373:1373) (1380:1380:1380))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[6\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datab (1650:1650:1650) (1634:1634:1634))
        (PORT datac (855:855:855) (926:926:926))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1019:1019:1019))
        (PORT datab (1931:1931:1931) (1958:1958:1958))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (450:450:450))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (745:745:745) (806:806:806))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (PORT ena (1192:1192:1192) (1179:1179:1179))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[6\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (973:973:973))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (1113:1113:1113) (1167:1167:1167))
        (PORT datad (841:841:841) (865:865:865))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[30\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1697:1697:1697) (1709:1709:1709))
        (PORT datab (1258:1258:1258) (1223:1223:1223))
        (PORT datad (1070:1070:1070) (1066:1066:1066))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[30\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (984:984:984) (962:962:962))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1531:1531:1531) (1458:1458:1458))
        (PORT clrn (2172:2172:2172) (2143:2143:2143))
        (PORT sload (1824:1824:1824) (1917:1917:1917))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1739:1739:1739))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4471:4471:4471) (4484:4484:4484))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (6438:6438:6438) (6336:6336:6336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3666:3666:3666))
        (PORT d[1] (4112:4112:4112) (4117:4117:4117))
        (PORT d[2] (2990:2990:2990) (3120:3120:3120))
        (PORT d[3] (3645:3645:3645) (3871:3871:3871))
        (PORT d[4] (4541:4541:4541) (4468:4468:4468))
        (PORT d[5] (6435:6435:6435) (6413:6413:6413))
        (PORT d[6] (4372:4372:4372) (4328:4328:4328))
        (PORT d[7] (5924:5924:5924) (5833:5833:5833))
        (PORT d[8] (4315:4315:4315) (4429:4429:4429))
        (PORT d[9] (5064:5064:5064) (5098:5098:5098))
        (PORT d[10] (6498:6498:6498) (6671:6671:6671))
        (PORT d[11] (4275:4275:4275) (4248:4248:4248))
        (PORT d[12] (4858:4858:4858) (4970:4970:4970))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (6434:6434:6434) (6332:6332:6332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (3833:3833:3833))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (6434:6434:6434) (6332:6332:6332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5137:5137:5137) (5117:5117:5117))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (6438:6438:6438) (6336:6336:6336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT d[0] (6438:6438:6438) (6336:6336:6336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4811:4811:4811) (4827:4827:4827))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT ena (6438:6438:6438) (6331:6331:6331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3686:3686:3686))
        (PORT d[1] (4113:4113:4113) (4117:4117:4117))
        (PORT d[2] (2929:2929:2929) (3041:3041:3041))
        (PORT d[3] (3710:3710:3710) (3802:3802:3802))
        (PORT d[4] (5557:5557:5557) (5470:5470:5470))
        (PORT d[5] (5813:5813:5813) (5801:5801:5801))
        (PORT d[6] (5157:5157:5157) (5116:5116:5116))
        (PORT d[7] (5213:5213:5213) (5123:5123:5123))
        (PORT d[8] (3945:3945:3945) (4055:4055:4055))
        (PORT d[9] (4089:4089:4089) (4144:4144:4144))
        (PORT d[10] (5812:5812:5812) (5990:5990:5990))
        (PORT d[11] (4986:4986:4986) (4952:4952:4952))
        (PORT d[12] (4478:4478:4478) (4591:4591:4591))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT ena (6434:6434:6434) (6327:6327:6327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4744:4744:4744) (4592:4592:4592))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT ena (6434:6434:6434) (6327:6327:6327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4515:4515:4515) (4508:4508:4508))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT ena (6438:6438:6438) (6331:6331:6331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT d[0] (6438:6438:6438) (6331:6331:6331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4550:4550:4550))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (6786:6786:6786) (6682:6682:6682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3452:3452:3452))
        (PORT d[1] (4149:4149:4149) (4155:4155:4155))
        (PORT d[2] (3529:3529:3529) (3630:3630:3630))
        (PORT d[3] (3558:3558:3558) (3763:3763:3763))
        (PORT d[4] (4881:4881:4881) (4812:4812:4812))
        (PORT d[5] (5778:5778:5778) (5762:5762:5762))
        (PORT d[6] (4772:4772:4772) (4732:4732:4732))
        (PORT d[7] (5216:5216:5216) (5124:5124:5124))
        (PORT d[8] (4265:4265:4265) (4358:4358:4358))
        (PORT d[9] (4413:4413:4413) (4461:4461:4461))
        (PORT d[10] (5851:5851:5851) (6032:6032:6032))
        (PORT d[11] (4614:4614:4614) (4583:4583:4583))
        (PORT d[12] (4498:4498:4498) (4613:4613:4613))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (6782:6782:6782) (6678:6678:6678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4868:4868:4868) (4722:4722:4722))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (6782:6782:6782) (6678:6678:6678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4497:4497:4497) (4488:4488:4488))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (6786:6786:6786) (6682:6682:6682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (6786:6786:6786) (6682:6682:6682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4774:4774:4774) (4791:4791:4791))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT ena (6945:6945:6945) (6790:6790:6790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4774:4774:4774) (4867:4867:4867))
        (PORT d[1] (4703:4703:4703) (4773:4773:4773))
        (PORT d[2] (3684:3684:3684) (3863:3863:3863))
        (PORT d[3] (5004:5004:5004) (5207:5207:5207))
        (PORT d[4] (3389:3389:3389) (3339:3339:3339))
        (PORT d[5] (6462:6462:6462) (6496:6496:6496))
        (PORT d[6] (6048:6048:6048) (6219:6219:6219))
        (PORT d[7] (4111:4111:4111) (4081:4081:4081))
        (PORT d[8] (4682:4682:4682) (4805:4805:4805))
        (PORT d[9] (4753:4753:4753) (4832:4832:4832))
        (PORT d[10] (6188:6188:6188) (6397:6397:6397))
        (PORT d[11] (3221:3221:3221) (3214:3214:3214))
        (PORT d[12] (2686:2686:2686) (2780:2780:2780))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT ena (6941:6941:6941) (6786:6786:6786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5073:5073:5073) (5099:5099:5099))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT ena (6941:6941:6941) (6786:6786:6786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4335:4335:4335) (4271:4271:4271))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT ena (6945:6945:6945) (6790:6790:6790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT d[0] (6945:6945:6945) (6790:6790:6790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1928:1928:1928) (1845:1845:1845))
        (PORT datab (2505:2505:2505) (2634:2634:2634))
        (PORT datac (2772:2772:2772) (2838:2838:2838))
        (PORT datad (1203:1203:1203) (1156:1156:1156))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1490:1490:1490))
        (PORT datab (2502:2502:2502) (2631:2631:2631))
        (PORT datac (1842:1842:1842) (1872:1872:1872))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[30\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1203:1203:1203))
        (PORT datab (1340:1340:1340) (1316:1316:1316))
        (PORT datac (3110:3110:3110) (3023:3023:3023))
        (PORT datad (2811:2811:2811) (2746:2746:2746))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[30\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1613:1613:1613))
        (PORT datab (1139:1139:1139) (1141:1141:1141))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2119:2119:2119))
        (PORT ena (1750:1750:1750) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[1\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (642:642:642))
        (PORT datab (855:855:855) (893:893:893))
        (PORT datac (1198:1198:1198) (1296:1296:1296))
        (PORT datad (363:363:363) (483:483:483))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_arith_result\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1718:1718:1718))
        (PORT datab (947:947:947) (919:919:919))
        (PORT datad (678:678:678) (681:681:681))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_mem_byte_en\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (333:333:333))
        (PORT datab (851:851:851) (911:911:911))
        (PORT datac (454:454:454) (470:470:470))
        (PORT datad (1170:1170:1170) (1229:1229:1229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (966:966:966))
        (PORT datac (1150:1150:1150) (1195:1195:1195))
        (PORT datad (823:823:823) (881:881:881))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_byteenable\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1097:1097:1097) (1152:1152:1152))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1113:1113:1113))
        (PORT datab (342:342:342) (444:444:444))
        (PORT datac (744:744:744) (792:792:792))
        (PORT datad (806:806:806) (826:826:826))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1518:1518:1518) (1531:1531:1531))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (531:531:531))
        (PORT datab (1122:1122:1122) (1161:1161:1161))
        (PORT datac (1394:1394:1394) (1440:1440:1440))
        (PORT datad (1740:1740:1740) (1739:1739:1739))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1069:1069:1069) (1114:1114:1114))
        (PORT datac (801:801:801) (856:856:856))
        (PORT datad (426:426:426) (479:479:479))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1215:1215:1215))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datac (1247:1247:1247) (1229:1229:1229))
        (PORT datad (262:262:262) (336:336:336))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1446:1446:1446) (1436:1436:1436))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1080:1080:1080))
        (PORT datab (1121:1121:1121) (1144:1144:1144))
        (PORT datac (1412:1412:1412) (1429:1429:1429))
        (PORT datad (986:986:986) (1016:1016:1016))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1766:1766:1766) (1758:1758:1758))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (389:389:389))
        (PORT datab (1128:1128:1128) (1182:1182:1182))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1218:1218:1218))
        (PORT datab (298:298:298) (385:385:385))
        (PORT datac (1241:1241:1241) (1222:1222:1222))
        (PORT datad (961:961:961) (938:938:938))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1446:1446:1446) (1436:1436:1436))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (775:775:775))
        (PORT datab (1123:1123:1123) (1161:1161:1161))
        (PORT datac (1394:1394:1394) (1441:1441:1441))
        (PORT datad (1741:1741:1741) (1740:1740:1740))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1070:1070:1070) (1114:1114:1114))
        (PORT datac (831:831:831) (880:880:880))
        (PORT datad (459:459:459) (514:514:514))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1216:1216:1216))
        (PORT datab (297:297:297) (384:384:384))
        (PORT datac (1246:1246:1246) (1227:1227:1227))
        (PORT datad (618:618:618) (601:601:601))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1446:1446:1446) (1436:1436:1436))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1518:1518:1518) (1531:1531:1531))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1067:1067:1067))
        (PORT datab (692:692:692) (678:678:678))
        (PORT datac (1057:1057:1057) (1062:1062:1062))
        (PORT datad (1100:1100:1100) (1137:1137:1137))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1695:1695:1695) (1645:1645:1645))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1133:1133:1133) (1188:1188:1188))
        (PORT datac (256:256:256) (337:337:337))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (741:741:741))
        (PORT datab (1113:1113:1113) (1118:1118:1118))
        (PORT datac (844:844:844) (903:903:903))
        (PORT datad (730:730:730) (726:726:726))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1670:1670:1670) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1791:1791:1791) (1798:1798:1798))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1069:1069:1069))
        (PORT datab (796:796:796) (849:849:849))
        (PORT datac (1025:1025:1025) (1050:1050:1050))
        (PORT datad (1360:1360:1360) (1398:1398:1398))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1991:1991:1991) (1920:1920:1920))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1065:1065:1065) (1105:1105:1105))
        (PORT datac (1034:1034:1034) (1076:1076:1076))
        (PORT datad (664:664:664) (695:695:695))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1216:1216:1216))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1245:1245:1245) (1226:1226:1226))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1446:1446:1446) (1436:1436:1436))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1518:1518:1518) (1531:1531:1531))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1553:1553:1553))
        (PORT datab (839:839:839) (869:869:869))
        (PORT datac (1016:1016:1016) (1034:1034:1034))
        (PORT datad (308:308:308) (400:400:400))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|Mux30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (519:519:519))
        (PORT datab (1104:1104:1104) (1156:1156:1156))
        (PORT datac (1041:1041:1041) (1074:1074:1074))
        (PORT datad (822:822:822) (880:880:880))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (746:746:746) (762:762:762))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (898:898:898) (946:946:946))
        (PORT sload (1742:1742:1742) (1774:1774:1774))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1075:1075:1075))
        (PORT datab (1123:1123:1123) (1146:1146:1146))
        (PORT datac (762:762:762) (817:817:817))
        (PORT datad (1420:1420:1420) (1438:1438:1438))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1766:1766:1766) (1758:1758:1758))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1186:1186:1186))
        (PORT datab (794:794:794) (852:852:852))
        (PORT datac (1064:1064:1064) (1114:1114:1114))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (948:948:948))
        (PORT datab (1109:1109:1109) (1113:1113:1113))
        (PORT datac (463:463:463) (516:516:516))
        (PORT datad (892:892:892) (856:856:856))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1670:1670:1670) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1458:1458:1458))
        (PORT datab (811:811:811) (857:857:857))
        (PORT datac (1005:1005:1005) (1020:1020:1020))
        (PORT datad (742:742:742) (799:799:799))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1991:1991:1991) (1920:1920:1920))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (820:820:820) (873:873:873))
        (PORT datac (837:837:837) (906:906:906))
        (PORT datad (782:782:782) (832:832:832))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (395:395:395))
        (PORT datab (1114:1114:1114) (1120:1120:1120))
        (PORT datac (844:844:844) (904:904:904))
        (PORT datad (704:704:704) (701:701:701))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1670:1670:1670) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1074:1074:1074))
        (PORT datab (556:556:556) (644:644:644))
        (PORT datac (796:796:796) (826:826:826))
        (PORT datad (662:662:662) (652:652:652))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1459:1459:1459) (1433:1433:1433))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1809:1809:1809) (1791:1791:1791))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (867:867:867))
        (PORT datab (1125:1125:1125) (1163:1163:1163))
        (PORT datac (1396:1396:1396) (1443:1443:1443))
        (PORT datad (1744:1744:1744) (1743:1743:1743))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (807:807:807) (851:851:851))
        (PORT datac (1061:1061:1061) (1110:1110:1110))
        (PORT datad (415:415:415) (463:463:463))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (415:415:415))
        (PORT datab (1114:1114:1114) (1119:1119:1119))
        (PORT datac (844:844:844) (904:904:904))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1670:1670:1670) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (748:748:748) (800:800:800))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1809:1809:1809) (1791:1791:1791))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1451:1451:1451) (1495:1495:1495))
        (PORT datab (1126:1126:1126) (1164:1164:1164))
        (PORT datac (770:770:770) (823:823:823))
        (PORT datad (1745:1745:1745) (1745:1745:1745))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (541:541:541))
        (PORT datac (1059:1059:1059) (1107:1107:1107))
        (PORT datad (765:765:765) (812:812:812))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (1115:1115:1115) (1121:1121:1121))
        (PORT datac (845:845:845) (907:907:907))
        (PORT datad (266:266:266) (342:342:342))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1670:1670:1670) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1791:1791:1791) (1798:1798:1798))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (753:753:753))
        (PORT datab (1124:1124:1124) (1163:1163:1163))
        (PORT datac (1396:1396:1396) (1442:1442:1442))
        (PORT datad (1743:1743:1743) (1743:1743:1743))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1190:1190:1190))
        (PORT datac (786:786:786) (837:837:837))
        (PORT datad (667:667:667) (695:695:695))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (1109:1109:1109) (1113:1113:1113))
        (PORT datac (842:842:842) (901:901:901))
        (PORT datad (268:268:268) (343:343:343))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1670:1670:1670) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1791:1791:1791) (1798:1798:1798))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (733:733:733))
        (PORT datab (1123:1123:1123) (1161:1161:1161))
        (PORT datac (1395:1395:1395) (1441:1441:1441))
        (PORT datad (1741:1741:1741) (1740:1740:1740))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1194:1194:1194))
        (PORT datab (1059:1059:1059) (1090:1090:1090))
        (PORT datac (730:730:730) (753:753:753))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (390:390:390))
        (PORT datab (1116:1116:1116) (1121:1121:1121))
        (PORT datac (845:845:845) (905:905:905))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1670:1670:1670) (1603:1603:1603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1791:1791:1791) (1798:1798:1798))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1096:1096:1096))
        (PORT datab (805:805:805) (851:851:851))
        (PORT datac (1367:1367:1367) (1398:1398:1398))
        (PORT datad (939:939:939) (921:921:921))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2012:2012:2012) (1953:1953:1953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1137:1137:1137) (1182:1182:1182))
        (PORT datac (1456:1456:1456) (1480:1480:1480))
        (PORT datad (769:769:769) (816:816:816))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1553:1553:1553))
        (PORT datab (1142:1142:1142) (1191:1191:1191))
        (PORT datac (1053:1053:1053) (1058:1058:1058))
        (PORT datad (857:857:857) (918:918:918))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2188:2188:2188))
        (PORT asdata (1972:1972:1972) (1975:1975:1975))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datab (968:968:968) (961:961:961))
        (PORT datac (856:856:856) (926:926:926))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[6\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (882:882:882))
        (PORT datab (1277:1277:1277) (1271:1271:1271))
        (PORT datac (1314:1314:1314) (1288:1288:1288))
        (PORT datad (994:994:994) (986:986:986))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (2640:2640:2640) (2578:2578:2578))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1415:1415:1415))
        (PORT datab (1449:1449:1449) (1494:1494:1494))
        (PORT datac (704:704:704) (704:704:704))
        (PORT datad (949:949:949) (895:895:895))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[0\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1839:1839:1839) (1876:1876:1876))
        (PORT datac (1075:1075:1075) (1128:1128:1128))
        (PORT datad (785:785:785) (855:855:855))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (820:820:820) (897:897:897))
        (PORT datac (816:816:816) (893:893:893))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[0\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1842:1842:1842) (1805:1805:1805))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (PORT ena (1474:1474:1474) (1445:1445:1445))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu_custom_instruction_master_multi_xconnect\|ci_slave_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2009:2009:2009) (1993:1993:1993))
        (PORT datab (1135:1135:1135) (1182:1182:1182))
        (PORT datac (252:252:252) (331:331:331))
        (PORT datad (1274:1274:1274) (1244:1244:1244))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[0\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (332:332:332))
        (PORT datab (804:804:804) (815:815:815))
        (PORT datac (821:821:821) (843:843:843))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[0\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (695:695:695))
        (PORT datab (861:861:861) (878:878:878))
        (PORT datac (1011:1011:1011) (1041:1041:1041))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[0\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1288:1288:1288) (1261:1261:1261))
        (PORT datad (878:878:878) (854:854:854))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_rshift8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (392:392:392))
        (PORT datab (304:304:304) (394:394:394))
        (PORT datac (777:777:777) (834:834:834))
        (PORT datad (991:991:991) (1014:1014:1014))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|av_readdata\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1072:1072:1072) (1113:1113:1113))
        (PORT datac (2273:2273:2273) (2240:2240:2240))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (789:789:789) (839:839:839))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1162:1162:1162) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT asdata (1499:1499:1499) (1537:1537:1537))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1162:1162:1162) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1503:1503:1503))
        (PORT datab (1162:1162:1162) (1200:1200:1200))
        (PORT datad (2059:2059:2059) (2066:2066:2066))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[5\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2334:2334:2334) (2309:2309:2309))
        (PORT datab (1784:1784:1784) (1836:1836:1836))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[5\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2589:2589:2589) (2540:2540:2540))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (995:995:995) (990:990:990))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT asdata (1407:1407:1407) (1439:1439:1439))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[5\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (1107:1107:1107) (1126:1126:1126))
        (PORT datad (1964:1964:1964) (1956:1956:1956))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[5\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1953:1953:1953) (1988:1988:1988))
        (PORT datab (937:937:937) (993:993:993))
        (PORT datad (372:372:372) (377:377:377))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[5\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (379:379:379))
        (PORT datab (308:308:308) (370:370:370))
        (PORT datad (780:780:780) (831:831:831))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[5\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (779:779:779) (826:826:826))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (PORT ena (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1640:1640:1640))
        (PORT datab (1813:1813:1813) (1869:1869:1869))
        (PORT datac (254:254:254) (333:333:333))
        (PORT datad (2300:2300:2300) (2294:2294:2294))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1061:1061:1061) (1088:1088:1088))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (PORT ena (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[5\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (727:727:727))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1297:1297:1297) (1269:1269:1269))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT asdata (1470:1470:1470) (1504:1504:1504))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1212:1212:1212) (1268:1268:1268))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3022:3022:3022))
        (PORT clk (2517:2517:2517) (2548:2548:2548))
        (PORT ena (6023:6023:6023) (5982:5982:5982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5258:5258:5258) (5342:5342:5342))
        (PORT d[1] (5480:5480:5480) (5521:5521:5521))
        (PORT d[2] (3786:3786:3786) (3792:3792:3792))
        (PORT d[3] (4455:4455:4455) (4611:4611:4611))
        (PORT d[4] (3151:3151:3151) (3042:3042:3042))
        (PORT d[5] (2052:2052:2052) (2051:2051:2051))
        (PORT d[6] (3953:3953:3953) (3976:3976:3976))
        (PORT d[7] (4954:4954:4954) (4943:4943:4943))
        (PORT d[8] (5937:5937:5937) (5992:5992:5992))
        (PORT d[9] (2570:2570:2570) (2597:2597:2597))
        (PORT d[10] (3780:3780:3780) (3660:3660:3660))
        (PORT d[11] (3136:3136:3136) (3174:3174:3174))
        (PORT d[12] (2859:2859:2859) (2977:2977:2977))
        (PORT clk (2513:2513:2513) (2544:2544:2544))
        (PORT ena (6019:6019:6019) (5978:5978:5978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4226:4226:4226))
        (PORT clk (2513:2513:2513) (2544:2544:2544))
        (PORT ena (6019:6019:6019) (5978:5978:5978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3327:3327:3327))
        (PORT clk (2517:2517:2517) (2548:2548:2548))
        (PORT ena (6023:6023:6023) (5982:5982:5982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2548:2548:2548))
        (PORT d[0] (6023:6023:6023) (5982:5982:5982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3077:3077:3077))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT ena (6064:6064:6064) (5996:5996:5996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4194:4194:4194) (4278:4278:4278))
        (PORT d[1] (4770:4770:4770) (4803:4803:4803))
        (PORT d[2] (3739:3739:3739) (3748:3748:3748))
        (PORT d[3] (3468:3468:3468) (3630:3630:3630))
        (PORT d[4] (5790:5790:5790) (5799:5799:5799))
        (PORT d[5] (2819:2819:2819) (2860:2860:2860))
        (PORT d[6] (4738:4738:4738) (4723:4723:4723))
        (PORT d[7] (3838:3838:3838) (3834:3834:3834))
        (PORT d[8] (4910:4910:4910) (4973:4973:4973))
        (PORT d[9] (2924:2924:2924) (2991:2991:2991))
        (PORT d[10] (5319:5319:5319) (5366:5366:5366))
        (PORT d[11] (3901:3901:3901) (3964:3964:3964))
        (PORT d[12] (3202:3202:3202) (3349:3349:3349))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT ena (6060:6060:6060) (5992:5992:5992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5176:5176:5176) (5232:5232:5232))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT ena (6060:6060:6060) (5992:5992:5992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3251:3251:3251))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT ena (6064:6064:6064) (5996:5996:5996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT d[0] (6064:6064:6064) (5996:5996:5996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3141:3141:3141))
        (PORT clk (2521:2521:2521) (2551:2551:2551))
        (PORT ena (6670:6670:6670) (6636:6636:6636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (1974:1974:1974))
        (PORT d[1] (3001:3001:3001) (2927:2927:2927))
        (PORT d[2] (2282:2282:2282) (2227:2227:2227))
        (PORT d[3] (4733:4733:4733) (4850:4850:4850))
        (PORT d[4] (2106:2106:2106) (2075:2075:2075))
        (PORT d[5] (4585:4585:4585) (4648:4648:4648))
        (PORT d[6] (2320:2320:2320) (2271:2271:2271))
        (PORT d[7] (3573:3573:3573) (3493:3493:3493))
        (PORT d[8] (4799:4799:4799) (4933:4933:4933))
        (PORT d[9] (2397:2397:2397) (2359:2359:2359))
        (PORT d[10] (1946:1946:1946) (1898:1898:1898))
        (PORT d[11] (2314:2314:2314) (2267:2267:2267))
        (PORT d[12] (4866:4866:4866) (4927:4927:4927))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT ena (6666:6666:6666) (6632:6632:6632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3004:3004:3004))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT ena (6666:6666:6666) (6632:6632:6632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2303:2303:2303))
        (PORT clk (2521:2521:2521) (2551:2551:2551))
        (PORT ena (6670:6670:6670) (6636:6636:6636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2551:2551:2551))
        (PORT d[0] (6670:6670:6670) (6636:6636:6636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2659:2659:2659))
        (PORT clk (2472:2472:2472) (2495:2495:2495))
        (PORT ena (6098:6098:6098) (6015:6015:6015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4893:4893:4893) (4977:4977:4977))
        (PORT d[1] (5114:5114:5114) (5160:5160:5160))
        (PORT d[2] (3405:3405:3405) (3415:3415:3415))
        (PORT d[3] (3830:3830:3830) (3995:3995:3995))
        (PORT d[4] (6120:6120:6120) (6129:6129:6129))
        (PORT d[5] (3161:3161:3161) (3201:3201:3201))
        (PORT d[6] (5019:5019:5019) (5007:5007:5007))
        (PORT d[7] (4182:4182:4182) (4171:4171:4171))
        (PORT d[8] (5242:5242:5242) (5305:5305:5305))
        (PORT d[9] (3316:3316:3316) (3386:3386:3386))
        (PORT d[10] (5654:5654:5654) (5694:5694:5694))
        (PORT d[11] (3469:3469:3469) (3533:3533:3533))
        (PORT d[12] (2840:2840:2840) (2958:2958:2958))
        (PORT clk (2468:2468:2468) (2491:2491:2491))
        (PORT ena (6094:6094:6094) (6011:6011:6011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (3938:3938:3938))
        (PORT clk (2468:2468:2468) (2491:2491:2491))
        (PORT ena (6094:6094:6094) (6011:6011:6011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4156:4156:4156) (4148:4148:4148))
        (PORT clk (2472:2472:2472) (2495:2495:2495))
        (PORT ena (6098:6098:6098) (6015:6015:6015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2495:2495:2495))
        (PORT d[0] (6098:6098:6098) (6015:6015:6015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1619:1619:1619))
        (PORT datab (2739:2739:2739) (2744:2744:2744))
        (PORT datac (3042:3042:3042) (3269:3269:3269))
        (PORT datad (2418:2418:2418) (2358:2358:2358))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2283:2283:2283) (2279:2279:2279))
        (PORT datab (2748:2748:2748) (2755:2755:2755))
        (PORT datac (2956:2956:2956) (3092:3092:3092))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3064:3064:3064))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT ena (6118:6118:6118) (6033:6033:6033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4220:4220:4220) (4306:4306:4306))
        (PORT d[1] (4743:4743:4743) (4787:4787:4787))
        (PORT d[2] (3003:3003:3003) (3013:3013:3013))
        (PORT d[3] (3441:3441:3441) (3602:3602:3602))
        (PORT d[4] (5855:5855:5855) (5886:5886:5886))
        (PORT d[5] (2823:2823:2823) (2868:2868:2868))
        (PORT d[6] (3966:3966:3966) (3955:3955:3955))
        (PORT d[7] (4760:4760:4760) (4713:4713:4713))
        (PORT d[8] (4940:4940:4940) (5008:5008:5008))
        (PORT d[9] (2935:2935:2935) (3001:3001:3001))
        (PORT d[10] (5318:5318:5318) (5365:5365:5365))
        (PORT d[11] (3900:3900:3900) (3963:3963:3963))
        (PORT d[12] (3621:3621:3621) (3764:3764:3764))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (6114:6114:6114) (6029:6029:6029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5148:5148:5148) (4903:4903:4903))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (6114:6114:6114) (6029:6029:6029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3189:3189:3189))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT ena (6118:6118:6118) (6033:6033:6033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT d[0] (6118:6118:6118) (6033:6033:6033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3170:3170:3170))
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT ena (7677:7677:7677) (7583:7583:7583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5166:5166:5166) (5259:5259:5259))
        (PORT d[1] (6177:6177:6177) (6277:6277:6277))
        (PORT d[2] (3673:3673:3673) (3811:3811:3811))
        (PORT d[3] (3691:3691:3691) (3812:3812:3812))
        (PORT d[4] (3243:3243:3243) (3206:3206:3206))
        (PORT d[5] (3538:3538:3538) (3607:3607:3607))
        (PORT d[6] (3783:3783:3783) (3808:3808:3808))
        (PORT d[7] (4988:4988:4988) (5017:5017:5017))
        (PORT d[8] (5461:5461:5461) (5593:5593:5593))
        (PORT d[9] (3395:3395:3395) (3509:3509:3509))
        (PORT d[10] (4302:4302:4302) (4330:4330:4330))
        (PORT d[11] (5231:5231:5231) (5310:5310:5310))
        (PORT d[12] (3814:3814:3814) (3883:3883:3883))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT ena (7673:7673:7673) (7579:7579:7579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5107:5107:5107) (5160:5160:5160))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT ena (7673:7673:7673) (7579:7579:7579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2780:2780:2780))
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT ena (7677:7677:7677) (7583:7583:7583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT d[0] (7677:7677:7677) (7583:7583:7583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3070:3070:3070))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (6112:6112:6112) (6025:6025:6025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4200:4200:4200) (4284:4284:4284))
        (PORT d[1] (5048:5048:5048) (5071:5071:5071))
        (PORT d[2] (3385:3385:3385) (3399:3399:3399))
        (PORT d[3] (3430:3430:3430) (3574:3574:3574))
        (PORT d[4] (5853:5853:5853) (5885:5885:5885))
        (PORT d[5] (2768:2768:2768) (2803:2803:2803))
        (PORT d[6] (4414:4414:4414) (4407:4407:4407))
        (PORT d[7] (4121:4121:4121) (4105:4105:4105))
        (PORT d[8] (4916:4916:4916) (4980:4980:4980))
        (PORT d[9] (2902:2902:2902) (2960:2960:2960))
        (PORT d[10] (5345:5345:5345) (5380:5380:5380))
        (PORT d[11] (3879:3879:3879) (3939:3939:3939))
        (PORT d[12] (3237:3237:3237) (3380:3380:3380))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (6108:6108:6108) (6021:6021:6021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4768:4768:4768) (4817:4817:4817))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (6108:6108:6108) (6021:6021:6021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3165:3165:3165))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (6112:6112:6112) (6025:6025:6025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT d[0] (6112:6112:6112) (6025:6025:6025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3079:3079:3079) (3315:3315:3315))
        (PORT datab (2740:2740:2740) (2746:2746:2746))
        (PORT datac (2652:2652:2652) (2599:2599:2599))
        (PORT datad (2790:2790:2790) (2773:2773:2773))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2240:2240:2240))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (PORT ena (5639:5639:5639) (5592:5592:5592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3380:3380:3380))
        (PORT d[1] (3927:3927:3927) (3863:3863:3863))
        (PORT d[2] (5963:5963:5963) (6145:6145:6145))
        (PORT d[3] (2504:2504:2504) (2415:2415:2415))
        (PORT d[4] (5472:5472:5472) (5468:5468:5468))
        (PORT d[5] (2078:2078:2078) (2082:2082:2082))
        (PORT d[6] (7019:7019:7019) (7134:7134:7134))
        (PORT d[7] (7694:7694:7694) (7630:7630:7630))
        (PORT d[8] (3272:3272:3272) (3327:3327:3327))
        (PORT d[9] (3264:3264:3264) (3283:3283:3283))
        (PORT d[10] (4135:4135:4135) (4009:4009:4009))
        (PORT d[11] (3507:3507:3507) (3533:3533:3533))
        (PORT d[12] (3278:3278:3278) (3443:3443:3443))
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (PORT ena (5635:5635:5635) (5588:5588:5588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1820:1820:1820))
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (PORT ena (5635:5635:5635) (5588:5588:5588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3300:3300:3300))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (PORT ena (5639:5639:5639) (5592:5592:5592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (PORT d[0] (5639:5639:5639) (5592:5592:5592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3078:3078:3078) (3315:3315:3315))
        (PORT datab (2699:2699:2699) (2731:2731:2731))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1684:1684:1684) (1609:1609:1609))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[5\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2316:2316:2316) (2259:2259:2259))
        (PORT datab (2682:2682:2682) (2680:2680:2680))
        (PORT datac (209:209:209) (245:245:245))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (967:967:967))
        (PORT datab (1328:1328:1328) (1367:1367:1367))
        (PORT datad (870:870:870) (851:851:851))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[5\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (447:447:447))
        (PORT datab (275:275:275) (331:331:331))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (980:980:980) (1005:1005:1005))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1435:1435:1435))
        (PORT datab (758:758:758) (766:766:766))
        (PORT datac (858:858:858) (916:916:916))
        (PORT datad (1027:1027:1027) (1058:1058:1058))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[12\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1489:1489:1489))
        (PORT datab (1611:1611:1611) (1578:1578:1578))
        (PORT datac (1155:1155:1155) (1209:1209:1209))
        (PORT datad (462:462:462) (516:516:516))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[12\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1139:1139:1139))
        (PORT datab (348:348:348) (456:456:456))
        (PORT datac (1081:1081:1081) (1119:1119:1119))
        (PORT datad (300:300:300) (381:381:381))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[12\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1067:1067:1067) (1095:1095:1095))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2153:2153:2153))
        (PORT ena (2269:2269:2269) (2252:2252:2252))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[12\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2313:2313:2313) (2322:2322:2322))
        (PORT datab (1704:1704:1704) (1679:1679:1679))
        (PORT datac (1465:1465:1465) (1569:1569:1569))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[12\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1090:1090:1090))
        (PORT datab (801:801:801) (805:805:805))
        (PORT datac (1062:1062:1062) (1060:1060:1060))
        (PORT datad (1104:1104:1104) (1107:1107:1107))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[12\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1677:1677:1677) (1648:1648:1648))
        (PORT datac (717:717:717) (713:713:713))
        (PORT datad (723:723:723) (756:756:756))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[12\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (697:697:697))
        (PORT datab (1545:1545:1545) (1559:1559:1559))
        (PORT datac (717:717:717) (713:713:713))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (804:804:804))
        (PORT datab (817:817:817) (847:847:847))
        (PORT datac (1001:1001:1001) (1071:1071:1071))
        (PORT datad (285:285:285) (376:376:376))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1361:1361:1361))
        (PORT datab (1203:1203:1203) (1207:1207:1207))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1342:1342:1342) (1374:1374:1374))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (393:393:393))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1498:1498:1498) (1481:1481:1481))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (295:295:295))
        (PORT datac (2536:2536:2536) (2621:2621:2621))
        (PORT datad (1163:1163:1163) (1173:1173:1173))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (429:429:429))
        (PORT datab (252:252:252) (295:295:295))
        (PORT datad (733:733:733) (786:786:786))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (518:518:518) (592:592:592))
        (PORT datad (729:729:729) (781:781:781))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (423:423:423))
        (PORT datab (252:252:252) (295:295:295))
        (PORT datac (2541:2541:2541) (2626:2626:2626))
        (PORT datad (1168:1168:1168) (1179:1179:1179))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (580:580:580))
        (PORT datab (1289:1289:1289) (1312:1312:1312))
        (PORT datad (1386:1386:1386) (1383:1383:1383))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (573:573:573))
        (PORT datab (297:297:297) (385:385:385))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (807:807:807))
        (PORT datab (820:820:820) (850:850:850))
        (PORT datad (287:287:287) (378:378:378))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (PORT datab (403:403:403) (418:418:418))
        (PORT datad (732:732:732) (784:784:784))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (836:836:836))
        (PORT datab (1187:1187:1187) (1255:1255:1255))
        (PORT datac (1343:1343:1343) (1361:1361:1361))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_aligning_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (617:617:617))
        (PORT datab (1012:1012:1012) (1010:1010:1010))
        (PORT datac (730:730:730) (730:730:730))
        (PORT datad (421:421:421) (439:439:439))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_aligning_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (386:386:386))
        (PORT datab (299:299:299) (389:389:389))
        (PORT datac (1613:1613:1613) (1641:1641:1641))
        (PORT datad (2001:2001:2001) (2029:2029:2029))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_aligning_data_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (794:794:794))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (1999:1999:1999) (2027:2027:2027))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_aligning_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT asdata (2140:2140:2140) (2155:2155:2155))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT asdata (1166:1166:1166) (1208:1208:1208))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (PORT ena (1440:1440:1440) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (2148:2148:2148))
        (PORT datab (1731:1731:1731) (1743:1743:1743))
        (PORT datad (2101:2101:2101) (2111:2111:2111))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1074:1074:1074) (1118:1118:1118))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (PORT ena (1440:1440:1440) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[12\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2332:2332:2332) (2307:2307:2307))
        (PORT datab (1780:1780:1780) (1831:1831:1831))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[12\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2316:2316:2316) (2266:2266:2266))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (710:710:710) (704:704:704))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT asdata (1169:1169:1169) (1212:1212:1212))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[12\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1745:1745:1745))
        (PORT datab (1414:1414:1414) (1434:1434:1434))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[12\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1369:1369:1369))
        (PORT datab (2603:2603:2603) (2606:2606:2606))
        (PORT datad (924:924:924) (906:906:906))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1135:1135:1135) (1170:1170:1170))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2149:2149:2149) (2121:2121:2121))
        (PORT ena (978:978:978) (983:983:983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[12\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (773:773:773))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datad (706:706:706) (710:710:710))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT asdata (1196:1196:1196) (1245:1245:1245))
        (PORT clrn (2149:2149:2149) (2121:2121:2121))
        (PORT ena (978:978:978) (983:983:983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2104:2104:2104))
        (PORT datab (2112:2112:2112) (2167:2167:2167))
        (PORT datad (1545:1545:1545) (1624:1624:1624))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[12\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (381:381:381))
        (PORT datab (1674:1674:1674) (1636:1636:1636))
        (PORT datac (1404:1404:1404) (1397:1397:1397))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2149:2149:2149) (2121:2121:2121))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT asdata (1915:1915:1915) (1881:1881:1881))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1378:1378:1378))
        (PORT datad (1011:1011:1011) (1045:1045:1045))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3181:3181:3181))
        (PORT clk (2518:2518:2518) (2550:2550:2550))
        (PORT ena (6503:6503:6503) (6436:6436:6436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4142:4142:4142) (4221:4221:4221))
        (PORT d[1] (4633:4633:4633) (4617:4617:4617))
        (PORT d[2] (2962:2962:2962) (2957:2957:2957))
        (PORT d[3] (4613:4613:4613) (4515:4515:4515))
        (PORT d[4] (4571:4571:4571) (4430:4430:4430))
        (PORT d[5] (2466:2466:2466) (2502:2502:2502))
        (PORT d[6] (4478:4478:4478) (4560:4560:4560))
        (PORT d[7] (4038:4038:4038) (3964:3964:3964))
        (PORT d[8] (3651:3651:3651) (3738:3738:3738))
        (PORT d[9] (2606:2606:2606) (2675:2675:2675))
        (PORT d[10] (4357:4357:4357) (4261:4261:4261))
        (PORT d[11] (4502:4502:4502) (4566:4566:4566))
        (PORT d[12] (3560:3560:3560) (3695:3695:3695))
        (PORT clk (2514:2514:2514) (2546:2546:2546))
        (PORT ena (6499:6499:6499) (6432:6432:6432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2589:2589:2589))
        (PORT clk (2514:2514:2514) (2546:2546:2546))
        (PORT ena (6499:6499:6499) (6432:6432:6432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (4358:4358:4358))
        (PORT clk (2518:2518:2518) (2550:2550:2550))
        (PORT ena (6503:6503:6503) (6436:6436:6436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2550:2550:2550))
        (PORT d[0] (6503:6503:6503) (6436:6436:6436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1440:1440:1440))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (PORT ena (5919:5919:5919) (5887:5887:5887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (2720:2720:2720))
        (PORT d[1] (2220:2220:2220) (2141:2141:2141))
        (PORT d[2] (4224:4224:4224) (4406:4406:4406))
        (PORT d[3] (1785:1785:1785) (1768:1768:1768))
        (PORT d[4] (2528:2528:2528) (2503:2503:2503))
        (PORT d[5] (1665:1665:1665) (1615:1615:1615))
        (PORT d[6] (2993:2993:2993) (2936:2936:2936))
        (PORT d[7] (3919:3919:3919) (3837:3837:3837))
        (PORT d[8] (5471:5471:5471) (5595:5595:5595))
        (PORT d[9] (2789:2789:2789) (2749:2749:2749))
        (PORT d[10] (1662:1662:1662) (1616:1616:1616))
        (PORT d[11] (2719:2719:2719) (2674:2674:2674))
        (PORT d[12] (2701:2701:2701) (2722:2722:2722))
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (PORT ena (5915:5915:5915) (5883:5883:5883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4686:4686:4686) (4685:4685:4685))
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (PORT ena (5915:5915:5915) (5883:5883:5883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2068:2068:2068))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (PORT ena (5919:5919:5919) (5887:5887:5887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (PORT d[0] (5919:5919:5919) (5887:5887:5887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1102:1102:1102))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT ena (6349:6349:6349) (6314:6314:6314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2000:2000:2000))
        (PORT d[1] (2064:2064:2064) (2023:2023:2023))
        (PORT d[2] (1412:1412:1412) (1384:1384:1384))
        (PORT d[3] (2104:2104:2104) (2084:2084:2084))
        (PORT d[4] (2154:2154:2154) (2126:2126:2126))
        (PORT d[5] (2723:2723:2723) (2665:2665:2665))
        (PORT d[6] (2340:2340:2340) (2295:2295:2295))
        (PORT d[7] (3573:3573:3573) (3497:3497:3497))
        (PORT d[8] (5140:5140:5140) (5271:5271:5271))
        (PORT d[9] (2402:2402:2402) (2366:2366:2366))
        (PORT d[10] (2359:2359:2359) (2309:2309:2309))
        (PORT d[11] (2366:2366:2366) (2326:2326:2326))
        (PORT d[12] (2325:2325:2325) (2348:2348:2348))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (PORT ena (6345:6345:6345) (6310:6310:6310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2148:2148:2148))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (PORT ena (6345:6345:6345) (6310:6310:6310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1718:1718:1718))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT ena (6349:6349:6349) (6314:6314:6314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT d[0] (6349:6349:6349) (6314:6314:6314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (682:682:682))
        (PORT datab (3025:3025:3025) (3250:3250:3250))
        (PORT datac (1002:1002:1002) (979:979:979))
        (PORT datad (1312:1312:1312) (1342:1342:1342))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2371:2371:2371))
        (PORT clk (2531:2531:2531) (2561:2561:2561))
        (PORT ena (5663:5663:5663) (5615:5615:5615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3284:3284:3284))
        (PORT d[1] (3467:3467:3467) (3397:3397:3397))
        (PORT d[2] (2999:2999:2999) (2978:2978:2978))
        (PORT d[3] (2181:2181:2181) (2092:2092:2092))
        (PORT d[4] (5484:5484:5484) (5481:5481:5481))
        (PORT d[5] (2004:2004:2004) (1998:1998:1998))
        (PORT d[6] (5749:5749:5749) (5738:5738:5738))
        (PORT d[7] (5268:5268:5268) (5252:5252:5252))
        (PORT d[8] (3143:3143:3143) (3189:3189:3189))
        (PORT d[9] (2917:2917:2917) (2938:2938:2938))
        (PORT d[10] (3739:3739:3739) (3618:3618:3618))
        (PORT d[11] (3087:3087:3087) (3115:3115:3115))
        (PORT d[12] (2846:2846:2846) (2963:2963:2963))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (PORT ena (5659:5659:5659) (5611:5611:5611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3147:3147:3147))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (PORT ena (5659:5659:5659) (5611:5611:5611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3661:3661:3661))
        (PORT clk (2531:2531:2531) (2561:2561:2561))
        (PORT ena (5663:5663:5663) (5615:5615:5615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2561:2561:2561))
        (PORT d[0] (5663:5663:5663) (5615:5615:5615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2721:2721:2721) (2767:2767:2767))
        (PORT datab (3029:3029:3029) (3254:3254:3254))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1979:1979:1979) (1908:1908:1908))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2662:2662:2662))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT ena (6022:6022:6022) (5980:5980:5980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5232:5232:5232) (5313:5313:5313))
        (PORT d[1] (3488:3488:3488) (3375:3375:3375))
        (PORT d[2] (2605:2605:2605) (2590:2590:2590))
        (PORT d[3] (4489:4489:4489) (4647:4647:4647))
        (PORT d[4] (5448:5448:5448) (5443:5443:5443))
        (PORT d[5] (2046:2046:2046) (2044:2044:2044))
        (PORT d[6] (5480:5480:5480) (5472:5472:5472))
        (PORT d[7] (4955:4955:4955) (4944:4944:4944))
        (PORT d[8] (5976:5976:5976) (6034:6034:6034))
        (PORT d[9] (2540:2540:2540) (2563:2563:2563))
        (PORT d[10] (3783:3783:3783) (3661:3661:3661))
        (PORT d[11] (3128:3128:3128) (3166:3166:3166))
        (PORT d[12] (2840:2840:2840) (2956:2956:2956))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (PORT ena (6018:6018:6018) (5976:5976:5976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4552:4552:4552) (4587:4587:4587))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (PORT ena (6018:6018:6018) (5976:5976:5976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3775:3775:3775) (3955:3955:3955))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT ena (6022:6022:6022) (5980:5980:5980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT d[0] (6022:6022:6022) (5980:5980:5980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3689:3689:3689) (3565:3565:3565))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (PORT ena (6467:6467:6467) (6388:6388:6388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4723:4723:4723) (4780:4780:4780))
        (PORT d[1] (3911:3911:3911) (3875:3875:3875))
        (PORT d[2] (3003:3003:3003) (3001:3001:3001))
        (PORT d[3] (4653:4653:4653) (4572:4572:4572))
        (PORT d[4] (4826:4826:4826) (4670:4670:4670))
        (PORT d[5] (2762:2762:2762) (2792:2792:2792))
        (PORT d[6] (4760:4760:4760) (4812:4812:4812))
        (PORT d[7] (4380:4380:4380) (4302:4302:4302))
        (PORT d[8] (3630:3630:3630) (3713:3713:3713))
        (PORT d[9] (2944:2944:2944) (3010:3010:3010))
        (PORT d[10] (4692:4692:4692) (4592:4592:4592))
        (PORT d[11] (5050:5050:5050) (5105:5105:5105))
        (PORT d[12] (3578:3578:3578) (3714:3714:3714))
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (PORT ena (6463:6463:6463) (6384:6384:6384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4352:4352:4352) (4382:4382:4382))
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (PORT ena (6463:6463:6463) (6384:6384:6384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4319:4319:4319))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (PORT ena (6467:6467:6467) (6388:6388:6388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (PORT d[0] (6467:6467:6467) (6388:6388:6388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2242:2242:2242) (2227:2227:2227))
        (PORT datab (3024:3024:3024) (3248:3248:3248))
        (PORT datac (2551:2551:2551) (2584:2584:2584))
        (PORT datad (1311:1311:1311) (1341:1341:1341))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1405:1405:1405))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT ena (5930:5930:5930) (5896:5896:5896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2366:2366:2366))
        (PORT d[1] (2427:2427:2427) (2366:2366:2366))
        (PORT d[2] (2911:2911:2911) (2848:2848:2848))
        (PORT d[3] (1094:1094:1094) (1087:1087:1087))
        (PORT d[4] (2467:2467:2467) (2437:2437:2437))
        (PORT d[5] (1037:1037:1037) (1014:1014:1014))
        (PORT d[6] (2656:2656:2656) (2603:2603:2603))
        (PORT d[7] (3939:3939:3939) (3852:3852:3852))
        (PORT d[8] (5179:5179:5179) (5314:5314:5314))
        (PORT d[9] (3094:3094:3094) (3048:3048:3048))
        (PORT d[10] (2046:2046:2046) (1994:1994:1994))
        (PORT d[11] (2681:2681:2681) (2631:2631:2631))
        (PORT d[12] (2662:2662:2662) (2678:2678:2678))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (PORT ena (5926:5926:5926) (5892:5892:5892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4178:4178:4178) (4227:4227:4227))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (PORT ena (5926:5926:5926) (5892:5892:5892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1664:1664:1664))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT ena (5930:5930:5930) (5896:5896:5896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT d[0] (5930:5930:5930) (5896:5896:5896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (2992:2992:2992))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (PORT ena (5655:5655:5655) (5607:5607:5607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (4001:4001:4001))
        (PORT d[1] (3537:3537:3537) (3471:3471:3471))
        (PORT d[2] (5659:5659:5659) (5867:5867:5867))
        (PORT d[3] (2444:2444:2444) (2351:2351:2351))
        (PORT d[4] (5471:5471:5471) (5467:5467:5467))
        (PORT d[5] (2095:2095:2095) (2100:2100:2100))
        (PORT d[6] (5824:5824:5824) (5808:5808:5808))
        (PORT d[7] (5303:5303:5303) (5289:5289:5289))
        (PORT d[8] (3265:3265:3265) (3319:3319:3319))
        (PORT d[9] (3251:3251:3251) (3267:3267:3267))
        (PORT d[10] (4108:4108:4108) (3981:3981:3981))
        (PORT d[11] (3098:3098:3098) (3133:3133:3133))
        (PORT d[12] (3610:3610:3610) (3770:3770:3770))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (PORT ena (5651:5651:5651) (5603:5603:5603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4748:4748:4748) (4786:4786:4786))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (PORT ena (5651:5651:5651) (5603:5603:5603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3614:3614:3614))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (PORT ena (5655:5655:5655) (5607:5607:5607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (PORT d[0] (5655:5655:5655) (5607:5607:5607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1034:1034:1034) (1006:1006:1006))
        (PORT datac (1678:1678:1678) (1621:1621:1621))
        (PORT datad (1313:1313:1313) (1343:1343:1343))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[12\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1368:1368:1368))
        (PORT datab (2700:2700:2700) (2682:2682:2682))
        (PORT datac (210:210:210) (246:246:246))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[12\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (889:889:889))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1807:1807:1807))
        (PORT datab (974:974:974) (963:963:963))
        (PORT datad (469:469:469) (488:488:488))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2112:2112:2112) (2142:2142:2142))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (PORT sload (1682:1682:1682) (1709:1709:1709))
        (PORT ena (2017:2017:2017) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|av_readdata\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1119:1119:1119) (1161:1161:1161))
        (PORT datac (1673:1673:1673) (1656:1656:1656))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[4\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1287:1287:1287))
        (PORT datab (374:374:374) (488:488:488))
        (PORT datac (1139:1139:1139) (1201:1201:1201))
        (PORT datad (985:985:985) (1010:1010:1010))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1409:1409:1409) (1438:1438:1438))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3458:3458:3458) (3336:3336:3336))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (PORT ena (6492:6492:6492) (6383:6383:6383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4159:4159:4159))
        (PORT d[1] (4736:4736:4736) (4776:4776:4776))
        (PORT d[2] (3378:3378:3378) (3391:3391:3391))
        (PORT d[3] (3082:3082:3082) (3246:3246:3246))
        (PORT d[4] (5879:5879:5879) (5912:5912:5912))
        (PORT d[5] (2484:2484:2484) (2523:2523:2523))
        (PORT d[6] (4368:4368:4368) (4352:4352:4352))
        (PORT d[7] (4421:4421:4421) (4381:4381:4381))
        (PORT d[8] (4039:4039:4039) (4169:4169:4169))
        (PORT d[9] (2902:2902:2902) (2959:2959:2959))
        (PORT d[10] (4976:4976:4976) (5024:5024:5024))
        (PORT d[11] (3551:3551:3551) (3622:3622:3622))
        (PORT d[12] (3954:3954:3954) (4082:4082:4082))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT ena (6488:6488:6488) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4029:4029:4029) (4089:4089:4089))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT ena (6488:6488:6488) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2840:2840:2840))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (PORT ena (6492:6492:6492) (6383:6383:6383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (PORT d[0] (6492:6492:6492) (6383:6383:6383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4482:4482:4482))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT ena (3658:3658:3658) (3680:3680:3680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6293:6293:6293) (6408:6408:6408))
        (PORT d[1] (7237:7237:7237) (7382:7382:7382))
        (PORT d[2] (4325:4325:4325) (4466:4466:4466))
        (PORT d[3] (3103:3103:3103) (3241:3241:3241))
        (PORT d[4] (2115:2115:2115) (2107:2107:2107))
        (PORT d[5] (3952:3952:3952) (4065:4065:4065))
        (PORT d[6] (4168:4168:4168) (4191:4191:4191))
        (PORT d[7] (2362:2362:2362) (2350:2350:2350))
        (PORT d[8] (4852:4852:4852) (4843:4843:4843))
        (PORT d[9] (4538:4538:4538) (4612:4612:4612))
        (PORT d[10] (4945:4945:4945) (4964:4964:4964))
        (PORT d[11] (5409:5409:5409) (5563:5563:5563))
        (PORT d[12] (4937:4937:4937) (4966:4966:4966))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (3654:3654:3654) (3676:3676:3676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (3612:3612:3612))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (3654:3654:3654) (3676:3676:3676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (1983:1983:1983))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT ena (3658:3658:3658) (3680:3680:3680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT d[0] (3658:3658:3658) (3680:3680:3680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3069:3069:3069) (3132:3132:3132))
        (PORT datab (1866:1866:1866) (1838:1838:1838))
        (PORT datac (3310:3310:3310) (3518:3518:3518))
        (PORT datad (1718:1718:1718) (1755:1755:1755))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4097:4097:4097) (3976:3976:3976))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (6112:6112:6112) (6028:6028:6028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4890:4890:4890) (4958:4958:4958))
        (PORT d[1] (5079:5079:5079) (5122:5122:5122))
        (PORT d[2] (3418:3418:3418) (3428:3428:3428))
        (PORT d[3] (3803:3803:3803) (3967:3967:3967))
        (PORT d[4] (3174:3174:3174) (3061:3061:3061))
        (PORT d[5] (3195:3195:3195) (3231:3231:3231))
        (PORT d[6] (4725:4725:4725) (4709:4709:4709))
        (PORT d[7] (4155:4155:4155) (4142:4142:4142))
        (PORT d[8] (5239:5239:5239) (5299:5299:5299))
        (PORT d[9] (3334:3334:3334) (3405:3405:3405))
        (PORT d[10] (5653:5653:5653) (5693:5693:5693))
        (PORT d[11] (4257:4257:4257) (4313:4313:4313))
        (PORT d[12] (3516:3516:3516) (3658:3658:3658))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (6108:6108:6108) (6024:6024:6024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5507:5507:5507) (5574:5574:5574))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (6108:6108:6108) (6024:6024:6024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4176:4176:4176) (4168:4168:4168))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (6112:6112:6112) (6028:6028:6028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT d[0] (6112:6112:6112) (6028:6028:6028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4815:4815:4815) (4762:4762:4762))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT ena (7585:7585:7585) (7616:7616:7616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5945:5945:5945) (6080:6080:6080))
        (PORT d[1] (7210:7210:7210) (7326:7326:7326))
        (PORT d[2] (3646:3646:3646) (3791:3791:3791))
        (PORT d[3] (2710:2710:2710) (2849:2849:2849))
        (PORT d[4] (2465:2465:2465) (2457:2457:2457))
        (PORT d[5] (3595:3595:3595) (3708:3708:3708))
        (PORT d[6] (3836:3836:3836) (3866:3866:3866))
        (PORT d[7] (2709:2709:2709) (2693:2693:2693))
        (PORT d[8] (4171:4171:4171) (4178:4178:4178))
        (PORT d[9] (4206:4206:4206) (4285:4285:4285))
        (PORT d[10] (4633:4633:4633) (4654:4654:4654))
        (PORT d[11] (5062:5062:5062) (5220:5220:5220))
        (PORT d[12] (4603:4603:4603) (4637:4637:4637))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (PORT ena (7581:7581:7581) (7612:7612:7612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3407:3407:3407))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (PORT ena (7581:7581:7581) (7612:7612:7612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4114:4114:4114) (4107:4107:4107))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT ena (7585:7585:7585) (7616:7616:7616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT d[0] (7585:7585:7585) (7616:7616:7616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1770:1770:1770) (1802:1802:1802))
        (PORT datac (2199:2199:2199) (2196:2196:2196))
        (PORT datad (1904:1904:1904) (1875:1875:1875))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4118:4118:4118) (4025:4025:4025))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (6360:6360:6360) (6364:6364:6364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5179:5179:5179) (5312:5312:5312))
        (PORT d[1] (6200:6200:6200) (6346:6346:6346))
        (PORT d[2] (3226:3226:3226) (3364:3364:3364))
        (PORT d[3] (2991:2991:2991) (3137:3137:3137))
        (PORT d[4] (3170:3170:3170) (3156:3156:3156))
        (PORT d[5] (3706:3706:3706) (3823:3823:3823))
        (PORT d[6] (3430:3430:3430) (3451:3451:3451))
        (PORT d[7] (4462:4462:4462) (4610:4610:4610))
        (PORT d[8] (4187:4187:4187) (4190:4190:4190))
        (PORT d[9] (3520:3520:3520) (3610:3610:3610))
        (PORT d[10] (3884:3884:3884) (3908:3908:3908))
        (PORT d[11] (4364:4364:4364) (4516:4516:4516))
        (PORT d[12] (3223:3223:3223) (3277:3277:3277))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (6356:6356:6356) (6360:6360:6360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5024:5024:5024) (5072:5072:5072))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (6356:6356:6356) (6360:6360:6360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3172:3172:3172) (3185:3185:3185))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (6360:6360:6360) (6364:6364:6364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT d[0] (6360:6360:6360) (6364:6364:6364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (3033:3033:3033))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT ena (7029:7029:7029) (6929:6929:6929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4805:4805:4805) (4898:4898:4898))
        (PORT d[1] (6119:6119:6119) (6198:6198:6198))
        (PORT d[2] (3304:3304:3304) (3448:3448:3448))
        (PORT d[3] (3329:3329:3329) (3450:3450:3450))
        (PORT d[4] (3605:3605:3605) (3567:3567:3567))
        (PORT d[5] (3812:3812:3812) (3870:3870:3870))
        (PORT d[6] (3705:3705:3705) (3719:3719:3719))
        (PORT d[7] (4630:4630:4630) (4665:4665:4665))
        (PORT d[8] (5116:5116:5116) (5254:5254:5254))
        (PORT d[9] (3968:3968:3968) (4054:4054:4054))
        (PORT d[10] (3960:3960:3960) (3997:3997:3997))
        (PORT d[11] (4867:4867:4867) (4947:4947:4947))
        (PORT d[12] (3752:3752:3752) (3802:3802:3802))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (7025:7025:7025) (6925:6925:6925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5141:5141:5141) (5203:5203:5203))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (7025:7025:7025) (6925:6925:6925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2435:2435:2435))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT ena (7029:7029:7029) (6929:6929:6929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT d[0] (7029:7029:7029) (6929:6929:6929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2171:2171:2171) (2240:2240:2240))
        (PORT datab (1768:1768:1768) (1799:1799:1799))
        (PORT datac (3310:3310:3310) (3517:3517:3517))
        (PORT datad (1949:1949:1949) (1950:1950:1950))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4549:4549:4549) (4507:4507:4507))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (PORT ena (3657:3657:3657) (3680:3680:3680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6584:6584:6584) (6705:6705:6705))
        (PORT d[1] (6955:6955:6955) (7116:7116:7116))
        (PORT d[2] (4332:4332:4332) (4475:4475:4475))
        (PORT d[3] (3104:3104:3104) (3242:3242:3242))
        (PORT d[4] (2410:2410:2410) (2375:2375:2375))
        (PORT d[5] (3960:3960:3960) (4073:4073:4073))
        (PORT d[6] (4136:4136:4136) (4158:4158:4158))
        (PORT d[7] (2072:2072:2072) (2061:2061:2061))
        (PORT d[8] (4460:4460:4460) (4466:4466:4466))
        (PORT d[9] (4839:4839:4839) (4903:4903:4903))
        (PORT d[10] (4945:4945:4945) (4964:4964:4964))
        (PORT d[11] (1713:1713:1713) (1708:1708:1708))
        (PORT d[12] (4975:4975:4975) (5006:5006:5006))
        (PORT clk (2483:2483:2483) (2508:2508:2508))
        (PORT ena (3653:3653:3653) (3676:3676:3676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2667:2667:2667))
        (PORT clk (2483:2483:2483) (2508:2508:2508))
        (PORT ena (3653:3653:3653) (3676:3676:3676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (1977:1977:1977))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (PORT ena (3657:3657:3657) (3680:3680:3680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (PORT d[0] (3657:3657:3657) (3680:3680:3680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (2872:2872:2872))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT ena (6452:6452:6452) (6349:6349:6349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4195:4195:4195) (4278:4278:4278))
        (PORT d[1] (5044:5044:5044) (5099:5099:5099))
        (PORT d[2] (3306:3306:3306) (3307:3307:3307))
        (PORT d[3] (3451:3451:3451) (3609:3609:3609))
        (PORT d[4] (5841:5841:5841) (5868:5868:5868))
        (PORT d[5] (2813:2813:2813) (2845:2845:2845))
        (PORT d[6] (4057:4057:4057) (4049:4049:4049))
        (PORT d[7] (4072:4072:4072) (4029:4029:4029))
        (PORT d[8] (4553:4553:4553) (4614:4614:4614))
        (PORT d[9] (2567:2567:2567) (2636:2636:2636))
        (PORT d[10] (4978:4978:4978) (5014:5014:5014))
        (PORT d[11] (3877:3877:3877) (3937:3937:3937))
        (PORT d[12] (3848:3848:3848) (3960:3960:3960))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (PORT ena (6448:6448:6448) (6345:6345:6345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4304:4304:4304) (4096:4096:4096))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (PORT ena (6448:6448:6448) (6345:6345:6345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2906:2906:2906))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT ena (6452:6452:6452) (6349:6349:6349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT d[0] (6452:6452:6452) (6349:6349:6349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2349:2349:2349) (2423:2423:2423))
        (PORT datac (3307:3307:3307) (3515:3515:3515))
        (PORT datad (3214:3214:3214) (3178:3178:3178))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[4\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (1725:1725:1725) (1762:1762:1762))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (1658:1658:1658) (1628:1628:1628))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[4\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1840:1840:1840) (1863:1863:1863))
        (PORT datab (1299:1299:1299) (1253:1253:1253))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[20\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (812:812:812) (856:856:856))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1162:1162:1162) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT asdata (1485:1485:1485) (1526:1526:1526))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT ena (1162:1162:1162) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1505:1505:1505))
        (PORT datab (1163:1163:1163) (1201:1201:1201))
        (PORT datad (2057:2057:2057) (2063:2063:2063))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[4\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (1994:1994:1994))
        (PORT datab (1581:1581:1581) (1646:1646:1646))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[4\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2591:2591:2591) (2543:2543:2543))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (674:674:674) (680:680:680))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2196:2196:2196))
        (PORT asdata (1180:1180:1180) (1230:1230:1230))
        (PORT clrn (2167:2167:2167) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[20\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (744:744:744) (788:788:788))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (PORT ena (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (765:765:765) (799:799:799))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (PORT ena (1147:1147:1147) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (836:836:836))
        (PORT datab (2384:2384:2384) (2414:2414:2414))
        (PORT datac (1869:1869:1869) (1934:1934:1934))
        (PORT datad (1750:1750:1750) (1804:1804:1804))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[4\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (374:374:374))
        (PORT datab (309:309:309) (371:371:371))
        (PORT datad (1392:1392:1392) (1420:1420:1420))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[4\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1112:1112:1112))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1650:1650:1650) (1608:1608:1608))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2196:2196:2196))
        (PORT asdata (2041:2041:2041) (2022:2022:2022))
        (PORT clrn (2167:2167:2167) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[4\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1718:1718:1718))
        (PORT datab (787:787:787) (842:842:842))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[4\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (394:394:394))
        (PORT datab (1091:1091:1091) (1074:1074:1074))
        (PORT datac (970:970:970) (947:947:947))
        (PORT datad (885:885:885) (867:867:867))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (PORT ena (2245:2245:2245) (2170:2170:2170))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1190:1190:1190))
        (PORT datab (316:316:316) (367:367:367))
        (PORT datac (1666:1666:1666) (1685:1685:1685))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1051:1051:1051))
        (PORT datab (1348:1348:1348) (1318:1318:1318))
        (PORT datad (1071:1071:1071) (1067:1067:1067))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1435:1435:1435) (1390:1390:1390))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1579:1579:1579) (1499:1499:1499))
        (PORT clrn (2172:2172:2172) (2143:2143:2143))
        (PORT sload (1824:1824:1824) (1917:1917:1917))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1739:1739:1739))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5100:5100:5100) (5056:5056:5056))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (2948:2948:2948) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2691:2691:2691))
        (PORT d[1] (2051:2051:2051) (2022:2022:2022))
        (PORT d[2] (5008:5008:5008) (5140:5140:5140))
        (PORT d[3] (1512:1512:1512) (1521:1521:1521))
        (PORT d[4] (2663:2663:2663) (2625:2625:2625))
        (PORT d[5] (1370:1370:1370) (1349:1349:1349))
        (PORT d[6] (1711:1711:1711) (1701:1701:1701))
        (PORT d[7] (1066:1066:1066) (1072:1072:1072))
        (PORT d[8] (1334:1334:1334) (1316:1316:1316))
        (PORT d[9] (1986:1986:1986) (1955:1955:1955))
        (PORT d[10] (2663:2663:2663) (2629:2629:2629))
        (PORT d[11] (1742:1742:1742) (1738:1738:1738))
        (PORT d[12] (3810:3810:3810) (3894:3894:3894))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (2944:2944:2944) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (1696:1696:1696))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (2944:2944:2944) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3242:3242:3242))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (2948:2948:2948) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT d[0] (2948:2948:2948) (2970:2970:2970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2870:2870:2870))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (7502:7502:7502) (7403:7403:7403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3075:3075:3075))
        (PORT d[1] (5143:5143:5143) (5137:5137:5137))
        (PORT d[2] (2258:2258:2258) (2344:2344:2344))
        (PORT d[3] (4727:4727:4727) (4949:4949:4949))
        (PORT d[4] (4563:4563:4563) (4486:4486:4486))
        (PORT d[5] (5051:5051:5051) (5017:5017:5017))
        (PORT d[6] (4406:4406:4406) (4366:4366:4366))
        (PORT d[7] (6627:6627:6627) (6536:6536:6536))
        (PORT d[8] (3585:3585:3585) (3666:3666:3666))
        (PORT d[9] (4269:4269:4269) (4243:4243:4243))
        (PORT d[10] (7812:7812:7812) (7974:7974:7974))
        (PORT d[11] (4329:4329:4329) (4300:4300:4300))
        (PORT d[12] (4513:4513:4513) (4641:4641:4641))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (7498:7498:7498) (7399:7399:7399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (3370:3370:3370))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (7498:7498:7498) (7399:7399:7399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3120:3120:3120))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (7502:7502:7502) (7403:7403:7403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT d[0] (7502:7502:7502) (7403:7403:7403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (970:970:970))
        (PORT datab (3706:3706:3706) (3901:3901:3901))
        (PORT datac (1441:1441:1441) (1498:1498:1498))
        (PORT datad (3324:3324:3324) (3316:3316:3316))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3905:3905:3905))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT ena (4844:4844:4844) (4886:4886:4886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2783:2783:2783))
        (PORT d[1] (5452:5452:5452) (5536:5536:5536))
        (PORT d[2] (1847:1847:1847) (1889:1889:1889))
        (PORT d[3] (2998:2998:2998) (3093:3093:3093))
        (PORT d[4] (3538:3538:3538) (3476:3476:3476))
        (PORT d[5] (4161:4161:4161) (4072:4072:4072))
        (PORT d[6] (5227:5227:5227) (5288:5288:5288))
        (PORT d[7] (4059:4059:4059) (4155:4155:4155))
        (PORT d[8] (4659:4659:4659) (4731:4731:4731))
        (PORT d[9] (6088:6088:6088) (6056:6056:6056))
        (PORT d[10] (3796:3796:3796) (3736:3736:3736))
        (PORT d[11] (4472:4472:4472) (4644:4644:4644))
        (PORT d[12] (2896:2896:2896) (3017:3017:3017))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (PORT ena (4840:4840:4840) (4882:4882:4882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3377:3377:3377))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (PORT ena (4840:4840:4840) (4882:4882:4882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3097:3097:3097))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT ena (4844:4844:4844) (4886:4886:4886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT d[0] (4844:4844:4844) (4886:4886:4886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2912:2912:2912))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (PORT ena (7122:7122:7122) (7021:7021:7021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2907:2907:2907))
        (PORT d[1] (4796:4796:4796) (4792:4792:4792))
        (PORT d[2] (3671:3671:3671) (3794:3794:3794))
        (PORT d[3] (4358:4358:4358) (4587:4587:4587))
        (PORT d[4] (4190:4190:4190) (4125:4125:4125))
        (PORT d[5] (4985:4985:4985) (4935:4935:4935))
        (PORT d[6] (4051:4051:4051) (4015:4015:4015))
        (PORT d[7] (6670:6670:6670) (6571:6571:6571))
        (PORT d[8] (3567:3567:3567) (3644:3644:3644))
        (PORT d[9] (3950:3950:3950) (3952:3952:3952))
        (PORT d[10] (7176:7176:7176) (7347:7347:7347))
        (PORT d[11] (4010:4010:4010) (3986:3986:3986))
        (PORT d[12] (2813:2813:2813) (2921:2921:2921))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (PORT ena (7118:7118:7118) (7017:7017:7017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (4136:4136:4136))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (PORT ena (7118:7118:7118) (7017:7017:7017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3039:3039:3039))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (PORT ena (7122:7122:7122) (7021:7021:7021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (PORT d[0] (7122:7122:7122) (7021:7021:7021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1663:1663:1663) (1680:1680:1680))
        (PORT datac (2977:2977:2977) (3003:3003:3003))
        (PORT datad (3658:3658:3658) (3859:3859:3859))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[29\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (443:443:443))
        (PORT datab (242:242:242) (279:279:279))
        (PORT datac (1416:1416:1416) (1463:1463:1463))
        (PORT datad (1867:1867:1867) (1824:1824:1824))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[29\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1397:1397:1397) (1424:1424:1424))
        (PORT datac (1815:1815:1815) (1774:1774:1774))
        (PORT datad (2366:2366:2366) (2292:2292:2292))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2142:2142:2142) (2113:2113:2113))
        (PORT ena (2033:2033:2033) (2000:2000:2000))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\[0\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (541:541:541))
        (PORT datab (1245:1245:1245) (1338:1338:1338))
        (PORT datac (810:810:810) (854:854:854))
        (PORT datad (399:399:399) (399:399:399))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_arith_result\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1719:1719:1719))
        (PORT datac (721:721:721) (710:710:710))
        (PORT datad (695:695:695) (684:684:684))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_mem_byte_en\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (332:332:332))
        (PORT datab (851:851:851) (911:911:911))
        (PORT datac (453:453:453) (468:468:468))
        (PORT datad (1170:1170:1170) (1229:1229:1229))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1161:1161:1161))
        (PORT datac (858:858:858) (922:922:922))
        (PORT datad (822:822:822) (881:881:881))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_byteenable\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1097:1097:1097) (1152:1152:1152))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (871:871:871))
        (PORT datab (560:560:560) (649:649:649))
        (PORT datac (673:673:673) (664:664:664))
        (PORT datad (798:798:798) (856:856:856))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1459:1459:1459) (1433:1433:1433))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (845:845:845))
        (PORT datac (967:967:967) (994:994:994))
        (PORT datad (1086:1086:1086) (1124:1124:1124))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (785:785:785))
        (PORT datab (1632:1632:1632) (1587:1587:1587))
        (PORT datac (379:379:379) (384:384:384))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1330:1330:1330) (1348:1348:1348))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1787:1787:1787) (1765:1765:1765))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (895:895:895))
        (PORT datab (1101:1101:1101) (1119:1119:1119))
        (PORT datac (705:705:705) (750:750:750))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1715:1715:1715))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (798:798:798))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (780:780:780) (850:850:850))
        (PORT datad (1052:1052:1052) (1074:1074:1074))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1715:1715:1715))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (768:768:768))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (774:774:774) (843:843:843))
        (PORT datad (1050:1050:1050) (1072:1072:1072))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1715:1715:1715))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_addr\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (456:456:456))
        (PORT datab (816:816:816) (856:856:856))
        (PORT datac (1363:1363:1363) (1386:1386:1386))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1730:1730:1730) (1778:1778:1778))
        (PORT datab (515:515:515) (550:550:550))
        (PORT datac (1212:1212:1212) (1274:1274:1274))
        (PORT datad (1917:1917:1917) (1879:1879:1879))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT asdata (1496:1496:1496) (1534:1534:1534))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1474:1474:1474) (1494:1494:1494))
        (PORT datad (282:282:282) (357:357:357))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4318:4318:4318) (4299:4299:4299))
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT ena (7132:7132:7132) (7033:7033:7033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3663:3663:3663))
        (PORT d[1] (4520:4520:4520) (4520:4520:4520))
        (PORT d[2] (2969:2969:2969) (3096:3096:3096))
        (PORT d[3] (3898:3898:3898) (4095:4095:4095))
        (PORT d[4] (4937:4937:4937) (4864:4864:4864))
        (PORT d[5] (5684:5684:5684) (5665:5665:5665))
        (PORT d[6] (4774:4774:4774) (4733:4733:4733))
        (PORT d[7] (5575:5575:5575) (5482:5482:5482))
        (PORT d[8] (3974:3974:3974) (4094:4094:4094))
        (PORT d[9] (5071:5071:5071) (5107:5107:5107))
        (PORT d[10] (6118:6118:6118) (6282:6282:6282))
        (PORT d[11] (4594:4594:4594) (4563:4563:4563))
        (PORT d[12] (4825:4825:4825) (4935:4935:4935))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
        (PORT ena (7128:7128:7128) (7029:7029:7029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5415:5415:5415) (5237:5237:5237))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
        (PORT ena (7128:7128:7128) (7029:7029:7029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3433:3433:3433))
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT ena (7132:7132:7132) (7033:7033:7033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT d[0] (7132:7132:7132) (7033:7033:7033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3217:3217:3217))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT ena (6947:6947:6947) (6778:6778:6778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4757:4757:4757) (4849:4849:4849))
        (PORT d[1] (4635:4635:4635) (4700:4700:4700))
        (PORT d[2] (4088:4088:4088) (4242:4242:4242))
        (PORT d[3] (5283:5283:5283) (5469:5469:5469))
        (PORT d[4] (4099:4099:4099) (4029:4029:4029))
        (PORT d[5] (6500:6500:6500) (6528:6528:6528))
        (PORT d[6] (6042:6042:6042) (6211:6211:6211))
        (PORT d[7] (4072:4072:4072) (4039:4039:4039))
        (PORT d[8] (4675:4675:4675) (4797:4797:4797))
        (PORT d[9] (4784:4784:4784) (4866:4866:4866))
        (PORT d[10] (5824:5824:5824) (6048:6048:6048))
        (PORT d[11] (5302:5302:5302) (5392:5392:5392))
        (PORT d[12] (3766:3766:3766) (3856:3856:3856))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT ena (6943:6943:6943) (6774:6774:6774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3621:3621:3621) (3702:3702:3702))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT ena (6943:6943:6943) (6774:6774:6774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4692:4692:4692) (4869:4869:4869))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT ena (6947:6947:6947) (6778:6778:6778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT d[0] (6947:6947:6947) (6778:6778:6778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4316:4316:4316) (4298:4298:4298))
        (PORT clk (2470:2470:2470) (2491:2491:2491))
        (PORT ena (6786:6786:6786) (6682:6682:6682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3398:3398:3398) (3480:3480:3480))
        (PORT d[1] (3788:3788:3788) (3790:3790:3790))
        (PORT d[2] (2636:2636:2636) (2760:2760:2760))
        (PORT d[3] (3270:3270:3270) (3480:3480:3480))
        (PORT d[4] (4890:4890:4890) (4814:4814:4814))
        (PORT d[5] (5779:5779:5779) (5763:5763:5763))
        (PORT d[6] (4802:4802:4802) (4767:4767:4767))
        (PORT d[7] (5558:5558:5558) (5465:5465:5465))
        (PORT d[8] (3965:3965:3965) (4083:4083:4083))
        (PORT d[9] (4364:4364:4364) (4410:4410:4410))
        (PORT d[10] (5491:5491:5491) (5672:5672:5672))
        (PORT d[11] (4950:4950:4950) (4918:4918:4918))
        (PORT d[12] (4525:4525:4525) (4641:4641:4641))
        (PORT clk (2466:2466:2466) (2487:2487:2487))
        (PORT ena (6782:6782:6782) (6678:6678:6678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4890:4890:4890) (4744:4744:4744))
        (PORT clk (2466:2466:2466) (2487:2487:2487))
        (PORT ena (6782:6782:6782) (6678:6678:6678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2780:2780:2780))
        (PORT clk (2470:2470:2470) (2491:2491:2491))
        (PORT ena (6786:6786:6786) (6682:6682:6682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2491:2491:2491))
        (PORT d[0] (6786:6786:6786) (6682:6682:6682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2887:2887:2887))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (7283:7283:7283) (7118:7118:7118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4775:4775:4775) (4868:4868:4868))
        (PORT d[1] (4657:4657:4657) (4725:4725:4725))
        (PORT d[2] (3671:3671:3671) (3821:3821:3821))
        (PORT d[3] (5007:5007:5007) (5210:5210:5210))
        (PORT d[4] (4456:4456:4456) (4377:4377:4377))
        (PORT d[5] (6826:6826:6826) (6857:6857:6857))
        (PORT d[6] (6017:6017:6017) (6186:6186:6186))
        (PORT d[7] (4112:4112:4112) (4082:4082:4082))
        (PORT d[8] (4683:4683:4683) (4806:4806:4806))
        (PORT d[9] (2971:2971:2971) (2935:2935:2935))
        (PORT d[10] (6228:6228:6228) (6441:6441:6441))
        (PORT d[11] (5276:5276:5276) (5365:5365:5365))
        (PORT d[12] (4094:4094:4094) (4176:4176:4176))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT ena (7279:7279:7279) (7114:7114:7114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5059:5059:5059) (5086:5086:5086))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT ena (7279:7279:7279) (7114:7114:7114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4767:4767:4767) (4951:4951:4951))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (7283:7283:7283) (7118:7118:7118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (7283:7283:7283) (7118:7118:7118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2073:2073:2073) (2093:2093:2093))
        (PORT datab (2510:2510:2510) (2641:2641:2641))
        (PORT datac (2781:2781:2781) (2849:2849:2849))
        (PORT datad (909:909:909) (872:872:872))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1872:1872:1872) (1800:1800:1800))
        (PORT datab (2504:2504:2504) (2634:2634:2634))
        (PORT datac (1178:1178:1178) (1133:1133:1133))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4337:4337:4337) (4320:4320:4320))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (6779:6779:6779) (6677:6677:6677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3664:3664:3664))
        (PORT d[1] (4869:4869:4869) (4869:4869:4869))
        (PORT d[2] (2965:2965:2965) (3094:3094:3094))
        (PORT d[3] (3977:3977:3977) (4190:4190:4190))
        (PORT d[4] (4835:4835:4835) (4746:4746:4746))
        (PORT d[5] (6467:6467:6467) (6446:6446:6446))
        (PORT d[6] (4430:4430:4430) (4394:4394:4394))
        (PORT d[7] (5940:5940:5940) (5851:5851:5851))
        (PORT d[8] (4316:4316:4316) (4430:4430:4430))
        (PORT d[9] (5096:5096:5096) (5135:5135:5135))
        (PORT d[10] (6807:6807:6807) (6979:6979:6979))
        (PORT d[11] (4532:4532:4532) (4468:4468:4468))
        (PORT d[12] (3472:3472:3472) (3603:3603:3603))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT ena (6775:6775:6775) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3152:3152:3152))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT ena (6775:6775:6775) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3421:3421:3421))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (6779:6779:6779) (6677:6677:6677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT d[0] (6779:6779:6779) (6677:6677:6677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4334:4334:4334) (4316:4316:4316))
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT ena (6774:6774:6774) (6683:6683:6683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3502:3502:3502))
        (PORT d[1] (4150:4150:4150) (4156:4156:4156))
        (PORT d[2] (2631:2631:2631) (2757:2757:2757))
        (PORT d[3] (3099:3099:3099) (3230:3230:3230))
        (PORT d[4] (5238:5238:5238) (5161:5161:5161))
        (PORT d[5] (5771:5771:5771) (5755:5755:5755))
        (PORT d[6] (5138:5138:5138) (5093:5093:5093))
        (PORT d[7] (5215:5215:5215) (5123:5123:5123))
        (PORT d[8] (3997:3997:3997) (4108:4108:4108))
        (PORT d[9] (4383:4383:4383) (4430:4430:4430))
        (PORT d[10] (5475:5475:5475) (5658:5658:5658))
        (PORT d[11] (4941:4941:4941) (4905:4905:4905))
        (PORT d[12] (3196:3196:3196) (3342:3342:3342))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
        (PORT ena (6770:6770:6770) (6679:6679:6679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4232:4232:4232) (4260:4260:4260))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
        (PORT ena (6770:6770:6770) (6679:6679:6679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2764:2764:2764))
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT ena (6774:6774:6774) (6683:6683:6683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT d[0] (6774:6774:6774) (6683:6683:6683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (2856:2856:2856))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (7140:7140:7140) (7001:7001:7001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4442:4442:4442) (4513:4513:4513))
        (PORT d[1] (4030:4030:4030) (4102:4102:4102))
        (PORT d[2] (4403:4403:4403) (4545:4545:4545))
        (PORT d[3] (4005:4005:4005) (4245:4245:4245))
        (PORT d[4] (6559:6559:6559) (6609:6609:6609))
        (PORT d[5] (6675:6675:6675) (6774:6774:6774))
        (PORT d[6] (5542:5542:5542) (5675:5675:5675))
        (PORT d[7] (4364:4364:4364) (4292:4292:4292))
        (PORT d[8] (5121:5121:5121) (5244:5244:5244))
        (PORT d[9] (4783:4783:4783) (4861:4861:4861))
        (PORT d[10] (5923:5923:5923) (6144:6144:6144))
        (PORT d[11] (3887:3887:3887) (3957:3957:3957))
        (PORT d[12] (3643:3643:3643) (3790:3790:3790))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (7136:7136:7136) (6997:6997:6997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5005:5005:5005) (5166:5166:5166))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (7136:7136:7136) (6997:6997:6997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3836:3836:3836))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (7140:7140:7140) (7001:7001:7001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (7140:7140:7140) (7001:7001:7001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3626:3626:3626) (3568:3568:3568))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (6890:6890:6890) (6732:6732:6732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4493:4493:4493))
        (PORT d[1] (4279:4279:4279) (4345:4345:4345))
        (PORT d[2] (3751:3751:3751) (3912:3912:3912))
        (PORT d[3] (4927:4927:4927) (5113:5113:5113))
        (PORT d[4] (6979:6979:6979) (7084:7084:7084))
        (PORT d[5] (6479:6479:6479) (6499:6499:6499))
        (PORT d[6] (5690:5690:5690) (5860:5860:5860))
        (PORT d[7] (3714:3714:3714) (3684:3684:3684))
        (PORT d[8] (4197:4197:4197) (4242:4242:4242))
        (PORT d[9] (5101:5101:5101) (5178:5178:5178))
        (PORT d[10] (6527:6527:6527) (6739:6739:6739))
        (PORT d[11] (4979:4979:4979) (5074:5074:5074))
        (PORT d[12] (3418:3418:3418) (3509:3509:3509))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (6886:6886:6886) (6728:6728:6728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (3940:3940:3940))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (6886:6886:6886) (6728:6728:6728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4383:4383:4383) (4568:4568:4568))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (6890:6890:6890) (6732:6732:6732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT d[0] (6890:6890:6890) (6732:6732:6732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1813:1813:1813))
        (PORT datab (2507:2507:2507) (2637:2637:2637))
        (PORT datac (2776:2776:2776) (2842:2842:2842))
        (PORT datad (1531:1531:1531) (1484:1484:1484))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2820:2820:2820) (2882:2882:2882))
        (PORT datab (1586:1586:1586) (1518:1518:1518))
        (PORT datac (2273:2273:2273) (2186:2186:2186))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[10\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3215:3215:3215) (3133:3133:3133))
        (PORT datab (2958:2958:2958) (3109:3109:3109))
        (PORT datac (3156:3156:3156) (3141:3141:3141))
        (PORT datad (1297:1297:1297) (1279:1279:1279))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[10\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1651:1651:1651))
        (PORT datab (408:408:408) (416:416:416))
        (PORT datac (1418:1418:1418) (1421:1421:1421))
        (PORT datad (1319:1319:1319) (1325:1325:1325))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1750:1750:1750) (1721:1721:1721))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[9\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1081:1081:1081) (1131:1131:1131))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2430:2430:2430) (2398:2398:2398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[9\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2493:2493:2493) (2538:2538:2538))
        (PORT datab (1633:1633:1633) (1773:1773:1773))
        (PORT datac (1715:1715:1715) (1716:1716:1716))
        (PORT datad (1011:1011:1011) (1035:1035:1035))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[9\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1026:1026:1026))
        (PORT datac (1450:1450:1450) (1496:1496:1496))
        (PORT datad (1199:1199:1199) (1216:1216:1216))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[9\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (983:983:983))
        (PORT datac (1469:1469:1469) (1489:1489:1489))
        (PORT datad (743:743:743) (744:744:744))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[9\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1089:1089:1089))
        (PORT datab (1078:1078:1078) (1115:1115:1115))
        (PORT datac (1403:1403:1403) (1441:1441:1441))
        (PORT datad (1082:1082:1082) (1118:1118:1118))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[9\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (391:391:391))
        (PORT datac (1463:1463:1463) (1481:1481:1481))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[9\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (736:736:736) (741:741:741))
        (PORT datac (754:754:754) (761:761:761))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1983:1983:1983))
        (PORT datab (1050:1050:1050) (1105:1105:1105))
        (PORT datac (1043:1043:1043) (1102:1102:1102))
        (PORT datad (1073:1073:1073) (1119:1119:1119))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1800:1800:1800) (1848:1848:1848))
        (PORT datab (1043:1043:1043) (1118:1118:1118))
        (PORT datac (1363:1363:1363) (1385:1385:1385))
        (PORT datad (811:811:811) (885:885:885))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (1003:1003:1003))
        (PORT datac (1032:1032:1032) (1118:1118:1118))
        (PORT datad (220:220:220) (249:249:249))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1046:1046:1046))
        (PORT datab (850:850:850) (891:891:891))
        (PORT datac (263:263:263) (349:349:349))
        (PORT datad (1249:1249:1249) (1206:1206:1206))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1389:1389:1389) (1372:1372:1372))
        (PORT sload (1778:1778:1778) (1783:1783:1783))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT asdata (1186:1186:1186) (1234:1234:1234))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2250:2250:2250) (2292:2292:2292))
        (PORT datab (1484:1484:1484) (1523:1523:1523))
        (PORT datac (1783:1783:1783) (1829:1829:1829))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|control_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT asdata (1751:1751:1751) (1766:1766:1766))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT ena (961:961:961) (962:962:962))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|Equal6\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1811:1811:1811) (1867:1867:1867))
        (PORT datac (1528:1528:1528) (1594:1594:1594))
        (PORT datad (2299:2299:2299) (2292:2292:2292))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT asdata (1507:1507:1507) (1546:1546:1546))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (PORT ena (1455:1455:1455) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1125:1125:1125) (1171:1171:1171))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (PORT ena (1455:1455:1455) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[3\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1934:1934:1934) (1865:1865:1865))
        (PORT datab (2630:2630:2630) (2569:2569:2569))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[3\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (1995:1995:1995))
        (PORT datab (1581:1581:1581) (1646:1646:1646))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1484:1484:1484))
        (PORT datab (824:824:824) (889:889:889))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1068:1068:1068) (1065:1065:1065))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT asdata (662:662:662) (737:737:737))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|av_readdata\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1118:1118:1118) (1160:1160:1160))
        (PORT datac (1736:1736:1736) (1713:1713:1713))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[3\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1744:1744:1744))
        (PORT datab (1415:1415:1415) (1436:1436:1436))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[3\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (893:893:893))
        (PORT datab (2230:2230:2230) (2255:2255:2255))
        (PORT datad (933:933:933) (913:913:913))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT asdata (1526:1526:1526) (1550:1550:1550))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (PORT ena (1764:1764:1764) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (751:751:751) (793:793:793))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (PORT ena (1764:1764:1764) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[3\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1738:1738:1738) (1706:1706:1706))
        (PORT datab (1093:1093:1093) (1087:1087:1087))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|control_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT asdata (1668:1668:1668) (1690:1690:1690))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (PORT ena (961:961:961) (960:960:960))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[3\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (773:773:773))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datad (705:705:705) (709:709:709))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (610:610:610))
        (PORT datab (276:276:276) (317:317:317))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (890:890:890) (858:858:858))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT asdata (1484:1484:1484) (1509:1509:1509))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (373:373:373))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2336:2336:2336))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (PORT ena (6340:6340:6340) (6278:6278:6278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3969:3969:3969) (3956:3956:3956))
        (PORT d[1] (5298:5298:5298) (5383:5383:5383))
        (PORT d[2] (3238:3238:3238) (3333:3333:3333))
        (PORT d[3] (3567:3567:3567) (3662:3662:3662))
        (PORT d[4] (3517:3517:3517) (3456:3456:3456))
        (PORT d[5] (6516:6516:6516) (6567:6567:6567))
        (PORT d[6] (4192:4192:4192) (4258:4258:4258))
        (PORT d[7] (4049:4049:4049) (4146:4146:4146))
        (PORT d[8] (3607:3607:3607) (3681:3681:3681))
        (PORT d[9] (6293:6293:6293) (6465:6465:6465))
        (PORT d[10] (4710:4710:4710) (4677:4677:4677))
        (PORT d[11] (4823:4823:4823) (5029:5029:5029))
        (PORT d[12] (2868:2868:2868) (2977:2977:2977))
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (PORT ena (6336:6336:6336) (6274:6274:6274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4117:4117:4117) (4123:4123:4123))
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (PORT ena (6336:6336:6336) (6274:6274:6274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3296:3296:3296))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (PORT ena (6340:6340:6340) (6278:6278:6278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (PORT d[0] (6340:6340:6340) (6278:6278:6278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (3065:3065:3065))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (7895:7895:7895) (7933:7933:7933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6302:6302:6302) (6431:6431:6431))
        (PORT d[1] (6881:6881:6881) (7035:7035:7035))
        (PORT d[2] (4266:4266:4266) (4394:4394:4394))
        (PORT d[3] (3070:3070:3070) (3206:3206:3206))
        (PORT d[4] (2116:2116:2116) (2107:2107:2107))
        (PORT d[5] (3938:3938:3938) (4048:4048:4048))
        (PORT d[6] (4123:4123:4123) (4142:4142:4142))
        (PORT d[7] (2080:2080:2080) (2070:2070:2070))
        (PORT d[8] (4547:4547:4547) (4548:4548:4548))
        (PORT d[9] (4235:4235:4235) (4322:4322:4322))
        (PORT d[10] (4568:4568:4568) (4595:4595:4595))
        (PORT d[11] (5376:5376:5376) (5529:5529:5529))
        (PORT d[12] (4603:4603:4603) (4635:4635:4635))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (7891:7891:7891) (7929:7929:7929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3352:3352:3352))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (7891:7891:7891) (7929:7929:7929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4132:4132:4132) (4125:4125:4125))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (7895:7895:7895) (7933:7933:7933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT d[0] (7895:7895:7895) (7933:7933:7933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2925:2925:2925))
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (PORT ena (6683:6683:6683) (6626:6626:6626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3939:3939:3939) (3924:3924:3924))
        (PORT d[1] (4349:4349:4349) (4441:4441:4441))
        (PORT d[2] (2642:2642:2642) (2729:2729:2729))
        (PORT d[3] (2656:2656:2656) (2751:2751:2751))
        (PORT d[4] (3787:3787:3787) (3711:3711:3711))
        (PORT d[5] (6158:6158:6158) (6216:6216:6216))
        (PORT d[6] (4171:4171:4171) (4235:4235:4235))
        (PORT d[7] (3752:3752:3752) (3859:3859:3859))
        (PORT d[8] (3628:3628:3628) (3705:3705:3705))
        (PORT d[9] (5557:5557:5557) (5743:5743:5743))
        (PORT d[10] (4734:4734:4734) (4696:4696:4696))
        (PORT d[11] (4857:4857:4857) (5066:5066:5066))
        (PORT d[12] (2868:2868:2868) (2980:2980:2980))
        (PORT clk (2486:2486:2486) (2510:2510:2510))
        (PORT ena (6679:6679:6679) (6622:6622:6622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5919:5919:5919) (6049:6049:6049))
        (PORT clk (2486:2486:2486) (2510:2510:2510))
        (PORT ena (6679:6679:6679) (6622:6622:6622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3326:3326:3326))
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (PORT ena (6683:6683:6683) (6626:6626:6626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (PORT d[0] (6683:6683:6683) (6626:6626:6626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2965:2965:2965) (3170:3170:3170))
        (PORT datab (1416:1416:1416) (1450:1450:1450))
        (PORT datac (1724:1724:1724) (1767:1767:1767))
        (PORT datad (3222:3222:3222) (3200:3200:3200))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2343:2343:2343))
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (PORT ena (6648:6648:6648) (6592:6592:6592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (3924:3924:3924))
        (PORT d[1] (5661:5661:5661) (5733:5733:5733))
        (PORT d[2] (2600:2600:2600) (2682:2682:2682))
        (PORT d[3] (2306:2306:2306) (2394:2394:2394))
        (PORT d[4] (3508:3508:3508) (3447:3447:3447))
        (PORT d[5] (7189:7189:7189) (7266:7266:7266))
        (PORT d[6] (4168:4168:4168) (4232:4232:4232))
        (PORT d[7] (3750:3750:3750) (3856:3856:3856))
        (PORT d[8] (3596:3596:3596) (3669:3669:3669))
        (PORT d[9] (6590:6590:6590) (6763:6763:6763))
        (PORT d[10] (3812:3812:3812) (3826:3826:3826))
        (PORT d[11] (4804:4804:4804) (5009:5009:5009))
        (PORT d[12] (2911:2911:2911) (3027:3027:3027))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
        (PORT ena (6644:6644:6644) (6588:6588:6588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5682:5682:5682) (5879:5879:5879))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
        (PORT ena (6644:6644:6644) (6588:6588:6588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3332:3332:3332))
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (PORT ena (6648:6648:6648) (6592:6592:6592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (PORT d[0] (6648:6648:6648) (6592:6592:6592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3757:3757:3757) (3826:3826:3826))
        (PORT datab (1416:1416:1416) (1450:1450:1450))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2343:2343:2343) (2346:2346:2346))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1704:1704:1704))
        (PORT datab (245:245:245) (283:283:283))
        (PORT datac (3228:3228:3228) (3171:3171:3171))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[3\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (897:897:897))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[3\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (925:925:925))
        (PORT datab (853:853:853) (893:893:893))
        (PORT datac (1701:1701:1701) (1714:1714:1714))
        (PORT datad (251:251:251) (300:300:300))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (906:906:906))
        (PORT datab (1418:1418:1418) (1455:1455:1455))
        (PORT datac (468:468:468) (526:526:526))
        (PORT datad (862:862:862) (919:919:919))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[5\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1053:1053:1053))
        (PORT datab (1096:1096:1096) (1138:1138:1138))
        (PORT datac (1158:1158:1158) (1213:1213:1213))
        (PORT datad (1579:1579:1579) (1538:1538:1538))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[5\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (906:906:906))
        (PORT datab (1818:1818:1818) (1840:1840:1840))
        (PORT datac (816:816:816) (893:893:893))
        (PORT datad (786:786:786) (855:855:855))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[5\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (2110:2110:2110) (2080:2080:2080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu_custom_instruction_master_multi_xconnect\|ci_slave_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2491:2491:2491) (2536:2536:2536))
        (PORT datab (1634:1634:1634) (1775:1775:1775))
        (PORT datac (1714:1714:1714) (1716:1716:1716))
        (PORT datad (750:750:750) (794:794:794))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_arith_result\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1030:1030:1030))
        (PORT datac (1450:1450:1450) (1495:1495:1495))
        (PORT datad (956:956:956) (990:990:990))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[5\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1518:1518:1518))
        (PORT datab (1068:1068:1068) (1078:1078:1078))
        (PORT datac (1498:1498:1498) (1520:1520:1520))
        (PORT datad (1105:1105:1105) (1108:1108:1108))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[5\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1730:1730:1730))
        (PORT datab (1304:1304:1304) (1356:1356:1356))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (1040:1040:1040) (1042:1042:1042))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[5\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1651:1651:1651) (1613:1613:1613))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1096:1096:1096) (1183:1183:1183))
        (PORT datac (1371:1371:1371) (1426:1426:1426))
        (PORT datad (1110:1110:1110) (1162:1162:1162))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|read_latency_shift_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1429:1429:1429))
        (PORT datab (322:322:322) (412:412:412))
        (PORT datac (1254:1254:1254) (1275:1275:1275))
        (PORT datad (276:276:276) (359:359:359))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|read_latency_shift_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (732:732:732))
        (PORT datab (763:763:763) (761:761:761))
        (PORT datac (269:269:269) (359:359:359))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|read_latency_shift_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1076:1076:1076))
        (PORT datab (1319:1319:1319) (1346:1346:1346))
        (PORT datac (2832:2832:2832) (2919:2919:2919))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT asdata (1549:1549:1549) (1586:1586:1586))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (PORT ena (1440:1440:1440) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT asdata (1244:1244:1244) (1291:1291:1291))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (PORT ena (1440:1440:1440) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (2148:2148:2148))
        (PORT datab (1735:1735:1735) (1748:1748:1748))
        (PORT datad (2098:2098:2098) (2108:2108:2108))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[10\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2334:2334:2334) (2310:2310:2310))
        (PORT datab (1786:1786:1786) (1838:1838:1838))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[10\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (559:559:559))
        (PORT datab (2310:2310:2310) (2259:2259:2259))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (694:694:694) (693:693:693))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1271:1271:1271) (1295:1295:1295))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|ac\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (769:769:769) (812:812:812))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|ac\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (978:978:978))
        (PORT datab (2008:2008:2008) (1969:1969:1969))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|ac\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT asdata (1450:1450:1450) (1485:1485:1485))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[10\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (716:716:716))
        (PORT datab (1946:1946:1946) (1948:1948:1948))
        (PORT datad (1019:1019:1019) (1062:1062:1062))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[10\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (1953:1953:1953))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datad (1071:1071:1071) (1113:1113:1113))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2179:2179:2179))
        (PORT asdata (2024:2024:2024) (2008:2008:2008))
        (PORT clrn (2149:2149:2149) (2121:2121:2121))
        (PORT ena (978:978:978) (983:983:983))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2104:2104:2104))
        (PORT datab (2114:2114:2114) (2169:2169:2169))
        (PORT datad (1546:1546:1546) (1625:1625:1625))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (778:778:778) (819:819:819))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2124:2124:2124))
        (PORT ena (1792:1792:1792) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[10\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1041:1041:1041))
        (PORT datab (308:308:308) (370:370:370))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[10\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (733:733:733))
        (PORT datab (1683:1683:1683) (1642:1642:1642))
        (PORT datac (732:732:732) (776:776:776))
        (PORT datad (667:667:667) (657:657:657))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT asdata (1165:1165:1165) (1204:1204:1204))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[10\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3214:3214:3214) (3132:3132:3132))
        (PORT datab (1704:1704:1704) (1665:1665:1665))
        (PORT datac (3157:3157:3157) (3143:3143:3143))
        (PORT datad (2928:2928:2928) (3069:3069:3069))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[10\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1073:1073:1073))
        (PORT datab (1910:1910:1910) (1857:1857:1857))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (455:455:455))
        (PORT datab (1748:1748:1748) (1758:1758:1758))
        (PORT datad (469:469:469) (488:488:488))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte1_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (884:884:884) (926:926:926))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (PORT sload (1682:1682:1682) (1709:1709:1709))
        (PORT ena (2017:2017:2017) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|av_readdata\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1650:1650:1650) (1667:1667:1667))
        (PORT datad (1894:1894:1894) (1850:1850:1850))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2142:2142:2142) (2113:2113:2113))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[2\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1295:1295:1295))
        (PORT datab (1185:1185:1185) (1239:1239:1239))
        (PORT datac (981:981:981) (1010:1010:1010))
        (PORT datad (338:338:338) (440:440:440))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1430:1430:1430) (1453:1453:1453))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2922:2922:2922))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT ena (7804:7804:7804) (7728:7728:7728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4540:4540:4540) (4473:4473:4473))
        (PORT d[1] (5763:5763:5763) (5795:5795:5795))
        (PORT d[2] (2617:2617:2617) (2692:2692:2692))
        (PORT d[3] (3144:3144:3144) (3319:3319:3319))
        (PORT d[4] (4398:4398:4398) (4294:4294:4294))
        (PORT d[5] (6105:6105:6105) (6127:6127:6127))
        (PORT d[6] (6007:6007:6007) (6225:6225:6225))
        (PORT d[7] (3923:3923:3923) (4001:4001:4001))
        (PORT d[8] (5031:5031:5031) (5162:5162:5162))
        (PORT d[9] (5456:5456:5456) (5559:5559:5559))
        (PORT d[10] (4537:4537:4537) (4552:4552:4552))
        (PORT d[11] (4386:4386:4386) (4542:4542:4542))
        (PORT d[12] (3276:3276:3276) (3427:3427:3427))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
        (PORT ena (7800:7800:7800) (7724:7724:7724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3383:3383:3383))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
        (PORT ena (7800:7800:7800) (7724:7724:7724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4542:4542:4542) (4406:4406:4406))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT ena (7804:7804:7804) (7728:7728:7728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (7804:7804:7804) (7728:7728:7728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2833:2833:2833))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (5219:5219:5219) (5263:5263:5263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4934:4934:4934) (4894:4894:4894))
        (PORT d[1] (5088:5088:5088) (5173:5173:5173))
        (PORT d[2] (2962:2962:2962) (3042:3042:3042))
        (PORT d[3] (2630:2630:2630) (2730:2730:2730))
        (PORT d[4] (2779:2779:2779) (2722:2722:2722))
        (PORT d[5] (7247:7247:7247) (7294:7294:7294))
        (PORT d[6] (4910:4910:4910) (4979:4979:4979))
        (PORT d[7] (4776:4776:4776) (4867:4867:4867))
        (PORT d[8] (4303:4303:4303) (4373:4373:4373))
        (PORT d[9] (5570:5570:5570) (5724:5724:5724))
        (PORT d[10] (3135:3135:3135) (3084:3084:3084))
        (PORT d[11] (4453:4453:4453) (4617:4617:4617))
        (PORT d[12] (3248:3248:3248) (3359:3359:3359))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT ena (5215:5215:5215) (5259:5259:5259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3067:3067:3067))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT ena (5215:5215:5215) (5259:5259:5259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3502:3502:3502))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (5219:5219:5219) (5263:5263:5263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT d[0] (5219:5219:5219) (5263:5263:5263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3243:3243:3243))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (8188:8188:8188) (8115:8115:8115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4222:4222:4222) (4157:4157:4157))
        (PORT d[1] (5798:5798:5798) (5831:5831:5831))
        (PORT d[2] (2939:2939:2939) (3044:3044:3044))
        (PORT d[3] (3443:3443:3443) (3608:3608:3608))
        (PORT d[4] (4059:4059:4059) (3941:3941:3941))
        (PORT d[5] (5794:5794:5794) (5819:5819:5819))
        (PORT d[6] (6036:6036:6036) (6251:6251:6251))
        (PORT d[7] (3930:3930:3930) (4008:4008:4008))
        (PORT d[8] (5005:5005:5005) (5136:5136:5136))
        (PORT d[9] (5157:5157:5157) (5266:5266:5266))
        (PORT d[10] (4486:4486:4486) (4496:4496:4496))
        (PORT d[11] (4402:4402:4402) (4560:4560:4560))
        (PORT d[12] (3282:3282:3282) (3426:3426:3426))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (PORT ena (8184:8184:8184) (8111:8111:8111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4517:4517:4517) (4497:4497:4497))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (PORT ena (8184:8184:8184) (8111:8111:8111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4085:4085:4085))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (8188:8188:8188) (8115:8115:8115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT d[0] (8188:8188:8188) (8115:8115:8115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2898:2898:2898))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT ena (7438:7438:7438) (7360:7360:7360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4718:4718:4718) (4787:4787:4787))
        (PORT d[1] (5427:5427:5427) (5447:5447:5447))
        (PORT d[2] (2594:2594:2594) (2673:2673:2673))
        (PORT d[3] (3090:3090:3090) (3260:3260:3260))
        (PORT d[4] (4764:4764:4764) (4656:4656:4656))
        (PORT d[5] (5532:5532:5532) (5398:5398:5398))
        (PORT d[6] (6057:6057:6057) (6279:6279:6279))
        (PORT d[7] (4912:4912:4912) (4970:4970:4970))
        (PORT d[8] (5056:5056:5056) (5191:5191:5191))
        (PORT d[9] (5806:5806:5806) (5904:5904:5904))
        (PORT d[10] (5223:5223:5223) (5228:5228:5228))
        (PORT d[11] (4430:4430:4430) (4590:4590:4590))
        (PORT d[12] (3676:3676:3676) (3834:3834:3834))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (PORT ena (7434:7434:7434) (7356:7356:7356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3822:3822:3822) (3766:3766:3766))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (PORT ena (7434:7434:7434) (7356:7356:7356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4923:4923:4923) (4790:4790:4790))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT ena (7438:7438:7438) (7360:7360:7360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT d[0] (7438:7438:7438) (7360:7360:7360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1831:1831:1831) (1880:1880:1880))
        (PORT datab (3884:3884:3884) (3751:3751:3751))
        (PORT datac (1770:1770:1770) (1808:1808:1808))
        (PORT datad (1869:1869:1869) (1929:1929:1929))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3073:3073:3073) (2993:2993:2993))
        (PORT datab (2549:2549:2549) (2439:2439:2439))
        (PORT datac (1780:1780:1780) (1836:1836:1836))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2863:2863:2863))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT ena (6684:6684:6684) (6627:6627:6627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4558:4558:4558))
        (PORT d[1] (4689:4689:4689) (4776:4776:4776))
        (PORT d[2] (2184:2184:2184) (2265:2265:2265))
        (PORT d[3] (2997:2997:2997) (3082:3082:3082))
        (PORT d[4] (3160:3160:3160) (3101:3101:3101))
        (PORT d[5] (6927:6927:6927) (6981:6981:6981))
        (PORT d[6] (4546:4546:4546) (4611:4611:4611))
        (PORT d[7] (4465:4465:4465) (4562:4562:4562))
        (PORT d[8] (3935:3935:3935) (4009:4009:4009))
        (PORT d[9] (6682:6682:6682) (6850:6850:6850))
        (PORT d[10] (4735:4735:4735) (4697:4697:4697))
        (PORT d[11] (4864:4864:4864) (5074:5074:5074))
        (PORT d[12] (2875:2875:2875) (2988:2988:2988))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (6680:6680:6680) (6623:6623:6623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4508:4508:4508) (4503:4503:4503))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (6680:6680:6680) (6623:6623:6623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3373:3373:3373))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT ena (6684:6684:6684) (6627:6627:6627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT d[0] (6684:6684:6684) (6627:6627:6627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2840:2840:2840))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (5571:5571:5571) (5541:5541:5541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4594:4594:4594) (4559:4559:4559))
        (PORT d[1] (4705:4705:4705) (4794:4794:4794))
        (PORT d[2] (2598:2598:2598) (2682:2682:2682))
        (PORT d[3] (2650:2650:2650) (2746:2746:2746))
        (PORT d[4] (3160:3160:3160) (3100:3100:3100))
        (PORT d[5] (7226:7226:7226) (7269:7269:7269))
        (PORT d[6] (4513:4513:4513) (4571:4571:4571))
        (PORT d[7] (4440:4440:4440) (4536:4536:4536))
        (PORT d[8] (3968:3968:3968) (4045:4045:4045))
        (PORT d[9] (6715:6715:6715) (6885:6885:6885))
        (PORT d[10] (3347:3347:3347) (3268:3268:3268))
        (PORT d[11] (4833:4833:4833) (5040:5040:5040))
        (PORT d[12] (2907:2907:2907) (3024:3024:3024))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (5567:5567:5567) (5537:5537:5537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6001:6001:6001) (6169:6169:6169))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (5567:5567:5567) (5537:5537:5537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (2964:2964:2964))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (5571:5571:5571) (5541:5541:5541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (5571:5571:5571) (5541:5541:5541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2928:2928:2928))
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (PORT ena (7794:7794:7794) (7719:7719:7719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4520:4520:4520) (4451:4451:4451))
        (PORT d[1] (5441:5441:5441) (5478:5478:5478))
        (PORT d[2] (2910:2910:2910) (2984:2984:2984))
        (PORT d[3] (3105:3105:3105) (3277:3277:3277))
        (PORT d[4] (4381:4381:4381) (4276:4276:4276))
        (PORT d[5] (6107:6107:6107) (6128:6128:6128))
        (PORT d[6] (5760:5760:5760) (5990:5990:5990))
        (PORT d[7] (4587:4587:4587) (4646:4646:4646))
        (PORT d[8] (4847:4847:4847) (4962:4962:4962))
        (PORT d[9] (5463:5463:5463) (5567:5567:5567))
        (PORT d[10] (4848:4848:4848) (4856:4856:4856))
        (PORT d[11] (4440:4440:4440) (4601:4601:4601))
        (PORT d[12] (3329:3329:3329) (3487:3487:3487))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (PORT ena (7790:7790:7790) (7715:7715:7715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (4164:4164:4164))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (PORT ena (7790:7790:7790) (7715:7715:7715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4892:4892:4892) (4750:4750:4750))
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (PORT ena (7794:7794:7794) (7719:7719:7719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (PORT d[0] (7794:7794:7794) (7719:7719:7719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2915:2915:2915))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT ena (7439:7439:7439) (7362:7362:7362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4726:4726:4726) (4798:4798:4798))
        (PORT d[1] (5432:5432:5432) (5468:5468:5468))
        (PORT d[2] (2307:2307:2307) (2400:2400:2400))
        (PORT d[3] (3501:3501:3501) (3654:3654:3654))
        (PORT d[4] (5102:5102:5102) (4968:4968:4968))
        (PORT d[5] (5866:5866:5866) (5727:5727:5727))
        (PORT d[6] (5704:5704:5704) (5938:5938:5938))
        (PORT d[7] (4596:4596:4596) (4657:4657:4657))
        (PORT d[8] (5044:5044:5044) (5175:5175:5175))
        (PORT d[9] (5800:5800:5800) (5897:5897:5897))
        (PORT d[10] (5205:5205:5205) (5212:5212:5212))
        (PORT d[11] (4455:4455:4455) (4616:4616:4616))
        (PORT d[12] (3663:3663:3663) (3818:3818:3818))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (PORT ena (7435:7435:7435) (7358:7358:7358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4748:4748:4748) (4830:4830:4830))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (PORT ena (7435:7435:7435) (7358:7358:7358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4942:4942:4942) (4802:4802:4802))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT ena (7439:7439:7439) (7362:7362:7362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT d[0] (7439:7439:7439) (7362:7362:7362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1830:1830:1830) (1880:1880:1880))
        (PORT datab (3341:3341:3341) (3149:3149:3149))
        (PORT datac (1771:1771:1771) (1809:1809:1809))
        (PORT datad (3091:3091:3091) (3016:3016:3016))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2829:2829:2829) (2733:2733:2733))
        (PORT datab (2802:2802:2802) (2685:2685:2685))
        (PORT datac (1772:1772:1772) (1810:1810:1810))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[2\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1620:1620:1620))
        (PORT datab (1274:1274:1274) (1339:1339:1339))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[2\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1622:1622:1622) (1657:1657:1657))
        (PORT datab (405:405:405) (422:422:422))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[2\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (1995:1995:1995))
        (PORT datab (1582:1582:1582) (1647:1647:1647))
        (PORT datad (277:277:277) (350:350:350))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|control_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT asdata (2007:2007:2007) (2011:2011:2011))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT ena (961:961:961) (962:962:962))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (813:813:813) (857:857:857))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (1705:1705:1705) (1671:1671:1671))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT asdata (1545:1545:1545) (1584:1584:1584))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (1705:1705:1705) (1671:1671:1671))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[2\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (377:377:377))
        (PORT datab (2333:2333:2333) (2280:2280:2280))
        (PORT datad (2498:2498:2498) (2402:2402:2402))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (705:705:705))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (676:676:676) (672:672:672))
        (PORT datad (1264:1264:1264) (1237:1237:1237))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT asdata (1844:1844:1844) (1843:1843:1843))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|control_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT asdata (2208:2208:2208) (2199:2199:2199))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (PORT ena (961:961:961) (960:960:960))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT asdata (1865:1865:1865) (1896:1896:1896))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (PORT ena (1764:1764:1764) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT asdata (1236:1236:1236) (1267:1267:1267))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (PORT ena (1764:1764:1764) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[2\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1704:1704:1704))
        (PORT datab (1091:1091:1091) (1084:1084:1084))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[2\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1529:1529:1529))
        (PORT datab (1031:1031:1031) (1008:1008:1008))
        (PORT datad (1317:1317:1317) (1328:1328:1328))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (548:548:548))
        (PORT datab (664:664:664) (644:644:644))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (426:426:426) (432:432:432))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT asdata (661:661:661) (737:737:737))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[2\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1061:1061:1061))
        (PORT datab (343:343:343) (446:446:446))
        (PORT datad (672:672:672) (693:693:693))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[2\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (876:876:876))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1037:1037:1037) (1020:1020:1020))
        (PORT datad (938:938:938) (916:916:916))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2119:2119:2119))
        (PORT ena (1502:1502:1502) (1486:1486:1486))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_control_rd_data\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (452:452:452))
        (PORT datab (296:296:296) (384:384:384))
        (PORT datac (1039:1039:1039) (1078:1078:1078))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_control_rd_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[2\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1913:1913:1913) (1976:1976:1976))
        (PORT datac (1265:1265:1265) (1273:1273:1273))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[2\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (1387:1387:1387) (1431:1431:1431))
        (PORT datac (1127:1127:1127) (1179:1179:1179))
        (PORT datad (968:968:968) (951:951:951))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (721:721:721))
        (PORT datab (1318:1318:1318) (1388:1388:1388))
        (PORT datac (1289:1289:1289) (1296:1296:1296))
        (PORT datad (681:681:681) (678:678:678))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[1\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (874:874:874))
        (PORT datab (1477:1477:1477) (1503:1503:1503))
        (PORT datac (816:816:816) (893:893:893))
        (PORT datad (787:787:787) (857:857:857))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1082:1082:1082) (1113:1113:1113))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (PORT ena (1474:1474:1474) (1445:1445:1445))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu_custom_instruction_master_multi_xconnect\|ci_slave_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2009:2009:2009) (1993:1993:1993))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (1098:1098:1098) (1143:1143:1143))
        (PORT datad (1274:1274:1274) (1245:1245:1245))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[1\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1008:1008:1008))
        (PORT datab (800:800:800) (811:811:811))
        (PORT datac (693:693:693) (697:697:697))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[1\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (802:802:802) (812:812:812))
        (PORT datac (738:738:738) (763:763:763))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[1\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (995:995:995))
        (PORT datad (1531:1531:1531) (1486:1486:1486))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_control_rd_data\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (269:269:269) (309:309:309))
        (PORT datac (1040:1040:1040) (1080:1080:1080))
        (PORT datad (266:266:266) (342:342:342))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_control_rd_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (1264:1264:1264) (1272:1272:1272))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1406:1406:1406) (1434:1434:1434))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (3936:3936:3936))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (PORT ena (7872:7872:7872) (7779:7779:7779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3406:3406:3406))
        (PORT d[1] (4141:4141:4141) (4120:4120:4120))
        (PORT d[2] (2632:2632:2632) (2715:2715:2715))
        (PORT d[3] (5061:5061:5061) (5285:5285:5285))
        (PORT d[4] (4577:4577:4577) (4517:4517:4517))
        (PORT d[5] (3183:3183:3183) (3105:3105:3105))
        (PORT d[6] (4444:4444:4444) (4414:4414:4414))
        (PORT d[7] (6976:6976:6976) (6879:6879:6879))
        (PORT d[8] (3576:3576:3576) (3656:3656:3656))
        (PORT d[9] (4651:4651:4651) (4625:4625:4625))
        (PORT d[10] (5806:5806:5806) (5962:5962:5962))
        (PORT d[11] (4373:4373:4373) (4355:4355:4355))
        (PORT d[12] (4836:4836:4836) (4963:4963:4963))
        (PORT clk (2539:2539:2539) (2562:2562:2562))
        (PORT ena (7868:7868:7868) (7775:7775:7775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (4140:4140:4140))
        (PORT clk (2539:2539:2539) (2562:2562:2562))
        (PORT ena (7868:7868:7868) (7775:7775:7775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4389:4389:4389) (4316:4316:4316))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (PORT ena (7872:7872:7872) (7779:7779:7779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (PORT d[0] (7872:7872:7872) (7779:7779:7779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2580:2580:2580))
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (PORT ena (4834:4834:4834) (4877:4877:4877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2401:2401:2401))
        (PORT d[1] (5464:5464:5464) (5536:5536:5536))
        (PORT d[2] (3209:3209:3209) (3287:3287:3287))
        (PORT d[3] (3052:3052:3052) (3150:3150:3150))
        (PORT d[4] (3491:3491:3491) (3427:3427:3427))
        (PORT d[5] (4180:4180:4180) (4091:4091:4091))
        (PORT d[6] (5222:5222:5222) (5283:5283:5283))
        (PORT d[7] (4091:4091:4091) (4192:4192:4192))
        (PORT d[8] (2344:2344:2344) (2293:2293:2293))
        (PORT d[9] (5697:5697:5697) (5669:5669:5669))
        (PORT d[10] (3804:3804:3804) (3745:3745:3745))
        (PORT d[11] (4877:4877:4877) (5051:5051:5051))
        (PORT d[12] (3227:3227:3227) (3343:3343:3343))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT ena (4830:4830:4830) (4873:4873:4873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6371:6371:6371) (6585:6585:6585))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT ena (4830:4830:4830) (4873:4873:4873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3340:3340:3340))
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (PORT ena (4834:4834:4834) (4877:4877:4877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (PORT d[0] (4834:4834:4834) (4877:4877:4877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4571:4571:4571) (4606:4606:4606))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT ena (7137:7137:7137) (7060:7060:7060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4391:4391:4391) (4467:4467:4467))
        (PORT d[1] (4693:4693:4693) (4725:4725:4725))
        (PORT d[2] (2934:2934:2934) (3038:3038:3038))
        (PORT d[3] (3128:3128:3128) (3285:3285:3285))
        (PORT d[4] (7088:7088:7088) (6940:6940:6940))
        (PORT d[5] (5134:5134:5134) (4999:4999:4999))
        (PORT d[6] (6250:6250:6250) (6404:6404:6404))
        (PORT d[7] (7147:7147:7147) (7023:7023:7023))
        (PORT d[8] (4627:4627:4627) (4744:4744:4744))
        (PORT d[9] (4888:4888:4888) (4970:4970:4970))
        (PORT d[10] (5563:5563:5563) (5564:5564:5564))
        (PORT d[11] (4623:4623:4623) (4695:4695:4695))
        (PORT d[12] (4621:4621:4621) (4741:4741:4741))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (7133:7133:7133) (7056:7056:7056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5075:5075:5075) (5148:5148:5148))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (7133:7133:7133) (7056:7056:7056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5555:5555:5555) (5406:5406:5406))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT ena (7137:7137:7137) (7060:7060:7060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT d[0] (7137:7137:7137) (7060:7060:7060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (2952:2952:2952))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT ena (4449:4449:4449) (4494:4494:4494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (4098:4098:4098))
        (PORT d[1] (4915:4915:4915) (4909:4909:4909))
        (PORT d[2] (2129:2129:2129) (2159:2159:2159))
        (PORT d[3] (5688:5688:5688) (5893:5893:5893))
        (PORT d[4] (5311:5311:5311) (5256:5256:5256))
        (PORT d[5] (3503:3503:3503) (3421:3421:3421))
        (PORT d[6] (5184:5184:5184) (5153:5153:5153))
        (PORT d[7] (3736:3736:3736) (3792:3792:3792))
        (PORT d[8] (4292:4292:4292) (4371:4371:4371))
        (PORT d[9] (5365:5365:5365) (5337:5337:5337))
        (PORT d[10] (4552:4552:4552) (4491:4491:4491))
        (PORT d[11] (5048:5048:5048) (5022:5022:5022))
        (PORT d[12] (5523:5523:5523) (5644:5644:5644))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
        (PORT ena (4445:4445:4445) (4490:4490:4490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3884:3884:3884) (3939:3939:3939))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
        (PORT ena (4445:4445:4445) (4490:4490:4490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (3622:3622:3622))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT ena (4449:4449:4449) (4494:4494:4494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT d[0] (4449:4449:4449) (4494:4494:4494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1663:1663:1663))
        (PORT datab (2129:2129:2129) (2234:2234:2234))
        (PORT datac (1312:1312:1312) (1371:1371:1371))
        (PORT datad (994:994:994) (959:959:959))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1886:1886:1886))
        (PORT datab (1902:1902:1902) (1831:1831:1831))
        (PORT datac (1316:1316:1316) (1376:1376:1376))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4881:4881:4881) (4905:4905:4905))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (PORT ena (7110:7110:7110) (7034:7034:7034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4386:4386:4386) (4463:4463:4463))
        (PORT d[1] (5054:5054:5054) (5072:5072:5072))
        (PORT d[2] (3233:3233:3233) (3312:3312:3312))
        (PORT d[3] (3101:3101:3101) (3256:3256:3256))
        (PORT d[4] (7102:7102:7102) (6956:6956:6956))
        (PORT d[5] (5191:5191:5191) (5066:5066:5066))
        (PORT d[6] (5688:5688:5688) (5911:5911:5911))
        (PORT d[7] (5230:5230:5230) (5280:5280:5280))
        (PORT d[8] (4621:4621:4621) (4733:4733:4733))
        (PORT d[9] (4865:4865:4865) (4954:4954:4954))
        (PORT d[10] (5556:5556:5556) (5557:5557:5557))
        (PORT d[11] (4626:4626:4626) (4696:4696:4696))
        (PORT d[12] (4327:4327:4327) (4471:4471:4471))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT ena (7106:7106:7106) (7030:7030:7030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3781:3781:3781))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT ena (7106:7106:7106) (7030:7030:7030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5261:5261:5261) (5122:5122:5122))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (PORT ena (7110:7110:7110) (7034:7034:7034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (PORT d[0] (7110:7110:7110) (7034:7034:7034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (4103:4103:4103))
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (PORT ena (4021:4021:4021) (4044:4044:4044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5836:5836:5836) (5923:5923:5923))
        (PORT d[1] (5777:5777:5777) (5842:5842:5842))
        (PORT d[2] (4057:4057:4057) (4210:4210:4210))
        (PORT d[3] (6067:6067:6067) (6264:6264:6264))
        (PORT d[4] (3763:3763:3763) (3712:3712:3712))
        (PORT d[5] (2379:2379:2379) (2354:2354:2354))
        (PORT d[6] (1807:1807:1807) (1795:1795:1795))
        (PORT d[7] (3146:3146:3146) (3134:3134:3134))
        (PORT d[8] (5769:5769:5769) (5890:5890:5890))
        (PORT d[9] (3349:3349:3349) (3325:3325:3325))
        (PORT d[10] (1981:1981:1981) (1960:1960:1960))
        (PORT d[11] (1810:1810:1810) (1817:1817:1817))
        (PORT d[12] (2680:2680:2680) (2737:2737:2737))
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (PORT ena (4017:4017:4017) (4040:4040:4040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1671:1671:1671))
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (PORT ena (4017:4017:4017) (4040:4040:4040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4392:4392:4392) (4540:4540:4540))
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (PORT ena (4021:4021:4021) (4044:4044:4044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (PORT d[0] (4021:4021:4021) (4044:4044:4044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4362:4362:4362))
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (PORT ena (6467:6467:6467) (6393:6393:6393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5898:5898:5898) (5969:5969:5969))
        (PORT d[1] (5715:5715:5715) (5773:5773:5773))
        (PORT d[2] (5830:5830:5830) (5966:5966:5966))
        (PORT d[3] (5743:5743:5743) (5963:5963:5963))
        (PORT d[4] (6423:6423:6423) (6390:6390:6390))
        (PORT d[5] (8087:8087:8087) (8184:8184:8184))
        (PORT d[6] (4546:4546:4546) (4676:4676:4676))
        (PORT d[7] (5742:5742:5742) (5664:5664:5664))
        (PORT d[8] (6579:6579:6579) (6704:6704:6704))
        (PORT d[9] (6125:6125:6125) (6190:6190:6190))
        (PORT d[10] (7230:7230:7230) (7429:7429:7429))
        (PORT d[11] (3527:3527:3527) (3572:3572:3572))
        (PORT d[12] (4680:4680:4680) (4831:4831:4831))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (PORT ena (6463:6463:6463) (6389:6389:6389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4526:4526:4526) (4508:4508:4508))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (PORT ena (6463:6463:6463) (6389:6389:6389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4395:4395:4395) (4527:4527:4527))
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (PORT ena (6467:6467:6467) (6393:6393:6393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (PORT d[0] (6467:6467:6467) (6393:6393:6393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1381:1381:1381))
        (PORT datab (3803:3803:3803) (4016:4016:4016))
        (PORT datac (1685:1685:1685) (1750:1750:1750))
        (PORT datad (1291:1291:1291) (1256:1256:1256))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1185:1185:1185))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (PORT ena (6311:6311:6311) (6278:6278:6278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2356:2356:2356))
        (PORT d[1] (2123:2123:2123) (2085:2085:2085))
        (PORT d[2] (2595:2595:2595) (2538:2538:2538))
        (PORT d[3] (2105:2105:2105) (2085:2085:2085))
        (PORT d[4] (2478:2478:2478) (2449:2449:2449))
        (PORT d[5] (2722:2722:2722) (2664:2664:2664))
        (PORT d[6] (2674:2674:2674) (2623:2623:2623))
        (PORT d[7] (3574:3574:3574) (3498:3498:3498))
        (PORT d[8] (5147:5147:5147) (5279:5279:5279))
        (PORT d[9] (2729:2729:2729) (2681:2681:2681))
        (PORT d[10] (2330:2330:2330) (2277:2277:2277))
        (PORT d[11] (2667:2667:2667) (2616:2616:2616))
        (PORT d[12] (2678:2678:2678) (2697:2697:2697))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (PORT ena (6307:6307:6307) (6274:6274:6274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2818:2818:2818))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (PORT ena (6307:6307:6307) (6274:6274:6274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2866:2866:2866))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (PORT ena (6311:6311:6311) (6278:6278:6278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (PORT d[0] (6311:6311:6311) (6278:6278:6278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3733:3733:3733) (3496:3496:3496))
        (PORT datab (2968:2968:2968) (3180:3180:3180))
        (PORT datac (1482:1482:1482) (1474:1474:1474))
        (PORT datad (1221:1221:1221) (1189:1189:1189))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[1\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1740:1740:1740))
        (PORT datab (2999:2999:2999) (2969:2969:2969))
        (PORT datac (677:677:677) (679:679:679))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (788:788:788) (799:799:799))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|monitor_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (488:488:488))
        (PORT datab (840:840:840) (888:888:888))
        (PORT datad (758:758:758) (764:764:764))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|monitor_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1034:1034:1034))
        (PORT datab (1079:1079:1079) (1086:1086:1086))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1421:1421:1421) (1404:1404:1404))
        (PORT sload (1481:1481:1481) (1488:1488:1488))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT asdata (1453:1453:1453) (1479:1479:1479))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1512:1512:1512))
        (PORT datab (1311:1311:1311) (1280:1280:1280))
        (PORT datad (272:272:272) (354:354:354))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (1996:1996:1996))
        (PORT datab (1585:1585:1585) (1651:1651:1651))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT asdata (1781:1781:1781) (1809:1809:1809))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (1705:1705:1705) (1671:1671:1671))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (753:753:753) (799:799:799))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (1705:1705:1705) (1671:1671:1671))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2526:2526:2526) (2433:2433:2433))
        (PORT datab (2333:2333:2333) (2279:2279:2279))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (964:964:964) (944:944:944))
        (PORT datac (1535:1535:1535) (1521:1521:1521))
        (PORT datad (589:589:589) (577:577:577))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|av_readdata\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1072:1072:1072) (1114:1114:1114))
        (PORT datac (2387:2387:2387) (2339:2339:2339))
        (PORT datad (265:265:265) (341:341:341))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[1\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (2009:2009:2009))
        (PORT datab (1106:1106:1106) (1125:1125:1125))
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[1\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (325:325:325))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (405:405:405) (411:411:411))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (774:774:774))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datad (704:704:704) (708:708:708))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT asdata (1538:1538:1538) (1559:1559:1559))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (PORT ena (1764:1764:1764) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT asdata (1153:1153:1153) (1185:1185:1185))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (PORT ena (1764:1764:1764) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1706:1706:1706))
        (PORT datab (1092:1092:1092) (1086:1086:1086))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (323:323:323))
        (PORT datab (273:273:273) (314:314:314))
        (PORT datad (272:272:272) (355:355:355))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (767:767:767))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (624:624:624) (614:614:614))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1283:1283:1283) (1322:1322:1322))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (995:995:995))
        (PORT datab (691:691:691) (680:680:680))
        (PORT datac (1204:1204:1204) (1167:1167:1167))
        (PORT datad (715:715:715) (742:742:742))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (PORT ena (1743:1743:1743) (1682:1682:1682))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (758:758:758))
        (PORT datab (1192:1192:1192) (1256:1256:1256))
        (PORT datac (1023:1023:1023) (1059:1059:1059))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[28\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (993:993:993))
        (PORT datab (1113:1113:1113) (1106:1106:1106))
        (PORT datad (1498:1498:1498) (1444:1444:1444))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (984:984:984) (960:960:960))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1634:1634:1634) (1558:1558:1558))
        (PORT clrn (2172:2172:2172) (2143:2143:2143))
        (PORT sload (1824:1824:1824) (1917:1917:1917))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1738:1738:1738))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3227:3227:3227))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (8745:8745:8745) (8555:8555:8555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5914:5914:5914) (6015:6015:6015))
        (PORT d[1] (6007:6007:6007) (6062:6062:6062))
        (PORT d[2] (4578:4578:4578) (4787:4787:4787))
        (PORT d[3] (5189:5189:5189) (5448:5448:5448))
        (PORT d[4] (6500:6500:6500) (6478:6478:6478))
        (PORT d[5] (7670:7670:7670) (7753:7753:7753))
        (PORT d[6] (6270:6270:6270) (6383:6383:6383))
        (PORT d[7] (6689:6689:6689) (6629:6629:6629))
        (PORT d[8] (6427:6427:6427) (6573:6573:6573))
        (PORT d[9] (5985:5985:5985) (6123:6123:6123))
        (PORT d[10] (8064:8064:8064) (8305:8305:8305))
        (PORT d[11] (4264:4264:4264) (4335:4335:4335))
        (PORT d[12] (3628:3628:3628) (3780:3780:3780))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT ena (8741:8741:8741) (8551:8551:8551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6270:6270:6270) (6282:6282:6282))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT ena (8741:8741:8741) (8551:8551:8551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5474:5474:5474) (5453:5453:5453))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (8745:8745:8745) (8555:8555:8555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT d[0] (8745:8745:8745) (8555:8555:8555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2884:2884:2884))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT ena (8709:8709:8709) (8520:8520:8520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5879:5879:5879) (5983:5983:5983))
        (PORT d[1] (5721:5721:5721) (5801:5801:5801))
        (PORT d[2] (4881:4881:4881) (5067:5067:5067))
        (PORT d[3] (5213:5213:5213) (5467:5467:5467))
        (PORT d[4] (6134:6134:6134) (6117:6117:6117))
        (PORT d[5] (3178:3178:3178) (3177:3177:3177))
        (PORT d[6] (5953:5953:5953) (6069:6069:6069))
        (PORT d[7] (6356:6356:6356) (6302:6302:6302))
        (PORT d[8] (6092:6092:6092) (6242:6242:6242))
        (PORT d[9] (5940:5940:5940) (6075:6075:6075))
        (PORT d[10] (8068:8068:8068) (8313:8313:8313))
        (PORT d[11] (4289:4289:4289) (4362:4362:4362))
        (PORT d[12] (3251:3251:3251) (3410:3410:3410))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT ena (8705:8705:8705) (8516:8516:8516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3454:3454:3454))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT ena (8705:8705:8705) (8516:8516:8516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5481:5481:5481) (5462:5462:5462))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT ena (8709:8709:8709) (8520:8520:8520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT d[0] (8709:8709:8709) (8520:8520:8520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1796:1796:1796))
        (PORT datab (3801:3801:3801) (4014:4014:4014))
        (PORT datac (2025:2025:2025) (1961:1961:1961))
        (PORT datad (2481:2481:2481) (2453:2453:2453))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2253:2253:2253))
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (PORT ena (7977:7977:7977) (7813:7813:7813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5762:5762:5762) (5851:5851:5851))
        (PORT d[1] (5397:5397:5397) (5463:5463:5463))
        (PORT d[2] (3654:3654:3654) (3813:3813:3813))
        (PORT d[3] (6025:6025:6025) (6220:6220:6220))
        (PORT d[4] (3755:3755:3755) (3705:3705:3705))
        (PORT d[5] (2377:2377:2377) (2351:2351:2351))
        (PORT d[6] (2163:2163:2163) (2151:2151:2151))
        (PORT d[7] (2735:2735:2735) (2722:2722:2722))
        (PORT d[8] (5735:5735:5735) (5854:5854:5854))
        (PORT d[9] (3354:3354:3354) (3324:3324:3324))
        (PORT d[10] (2325:2325:2325) (2298:2298:2298))
        (PORT d[11] (2142:2142:2142) (2140:2140:2140))
        (PORT d[12] (2671:2671:2671) (2728:2728:2728))
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (PORT ena (7973:7973:7973) (7809:7809:7809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (2979:2979:2979))
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (PORT ena (7973:7973:7973) (7809:7809:7809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3501:3501:3501))
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (PORT ena (7977:7977:7977) (7813:7813:7813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (PORT d[0] (7977:7977:7977) (7813:7813:7813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2891:2891:2891))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT ena (9099:9099:9099) (8922:8922:8922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6276:6276:6276) (6378:6378:6378))
        (PORT d[1] (3557:3557:3557) (3495:3495:3495))
        (PORT d[2] (4951:4951:4951) (5162:5162:5162))
        (PORT d[3] (5544:5544:5544) (5802:5802:5802))
        (PORT d[4] (5051:5051:5051) (4987:4987:4987))
        (PORT d[5] (8024:8024:8024) (8103:8103:8103))
        (PORT d[6] (6675:6675:6675) (6790:6790:6790))
        (PORT d[7] (7043:7043:7043) (6985:6985:6985))
        (PORT d[8] (6793:6793:6793) (6939:6939:6939))
        (PORT d[9] (6328:6328:6328) (6462:6462:6462))
        (PORT d[10] (8426:8426:8426) (8664:8664:8664))
        (PORT d[11] (4622:4622:4622) (4694:4694:4694))
        (PORT d[12] (3305:3305:3305) (3473:3473:3473))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT ena (9095:9095:9095) (8918:8918:8918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2330:2330:2330))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT ena (9095:9095:9095) (8918:8918:8918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (2920:2920:2920))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT ena (9099:9099:9099) (8922:8922:8922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT d[0] (9099:9099:9099) (8922:8922:8922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (3804:3804:3804) (4017:4017:4017))
        (PORT datac (1529:1529:1529) (1471:1471:1471))
        (PORT datad (1564:1564:1564) (1570:1570:1570))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (1965:1965:1965))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (PORT ena (3276:3276:3276) (3300:3300:3300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1426:1426:1426))
        (PORT d[1] (1899:1899:1899) (1872:1872:1872))
        (PORT d[2] (1700:1700:1700) (1732:1732:1732))
        (PORT d[3] (3863:3863:3863) (4023:4023:4023))
        (PORT d[4] (2669:2669:2669) (2619:2619:2619))
        (PORT d[5] (1431:1431:1431) (1413:1413:1413))
        (PORT d[6] (1653:1653:1653) (1630:1630:1630))
        (PORT d[7] (699:699:699) (703:703:703))
        (PORT d[8] (3767:3767:3767) (3769:3769:3769))
        (PORT d[9] (2331:2331:2331) (2294:2294:2294))
        (PORT d[10] (2283:2283:2283) (2250:2250:2250))
        (PORT d[11] (1385:1385:1385) (1375:1375:1375))
        (PORT d[12] (4168:4168:4168) (4248:4248:4248))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (PORT ena (3272:3272:3272) (3296:3296:3296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1333:1333:1333))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (PORT ena (3272:3272:3272) (3296:3296:3296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3561:3561:3561))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (PORT ena (3276:3276:3276) (3300:3300:3300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (PORT d[0] (3276:3276:3276) (3300:3300:3300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3240:3240:3240))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT ena (8745:8745:8745) (8555:8555:8555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5902:5902:5902) (6010:6010:6010))
        (PORT d[1] (6001:6001:6001) (6076:6076:6076))
        (PORT d[2] (4921:4921:4921) (5128:5128:5128))
        (PORT d[3] (5562:5562:5562) (5818:5818:5818))
        (PORT d[4] (6534:6534:6534) (6515:6515:6515))
        (PORT d[5] (8006:8006:8006) (8085:8085:8085))
        (PORT d[6] (6317:6317:6317) (6438:6438:6438))
        (PORT d[7] (6727:6727:6727) (6670:6670:6670))
        (PORT d[8] (6723:6723:6723) (6869:6869:6869))
        (PORT d[9] (6283:6283:6283) (6419:6419:6419))
        (PORT d[10] (8372:8372:8372) (8607:8607:8607))
        (PORT d[11] (4265:4265:4265) (4336:4336:4336))
        (PORT d[12] (3234:3234:3234) (3392:3392:3392))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (8741:8741:8741) (8551:8551:8551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4590:4590:4590) (4664:4664:4664))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (8741:8741:8741) (8551:8551:8551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5519:5519:5519) (5501:5501:5501))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT ena (8745:8745:8745) (8555:8555:8555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT d[0] (8745:8745:8745) (8555:8555:8555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3212:3212:3212))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT ena (6108:6108:6108) (6039:6039:6039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4876:4876:4876) (4982:4982:4982))
        (PORT d[1] (3886:3886:3886) (3848:3848:3848))
        (PORT d[2] (3340:3340:3340) (3329:3329:3329))
        (PORT d[3] (4340:4340:4340) (4267:4267:4267))
        (PORT d[4] (4521:4521:4521) (4410:4410:4410))
        (PORT d[5] (2461:2461:2461) (2501:2501:2501))
        (PORT d[6] (4783:4783:4783) (4856:4856:4856))
        (PORT d[7] (4435:4435:4435) (4365:4365:4365))
        (PORT d[8] (3651:3651:3651) (3737:3737:3737))
        (PORT d[9] (3295:3295:3295) (3357:3357:3357))
        (PORT d[10] (4714:4714:4714) (4618:4618:4618))
        (PORT d[11] (4824:4824:4824) (4888:4888:4888))
        (PORT d[12] (3962:3962:3962) (4096:4096:4096))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (PORT ena (6104:6104:6104) (6035:6035:6035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4315:4315:4315) (4340:4340:4340))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (PORT ena (6104:6104:6104) (6035:6035:6035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4142:4142:4142))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT ena (6108:6108:6108) (6039:6039:6039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT d[0] (6108:6108:6108) (6039:6039:6039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1661:1661:1661))
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (PORT ena (3665:3665:3665) (3686:3686:3686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1722:1722:1722))
        (PORT d[1] (2224:2224:2224) (2185:2185:2185))
        (PORT d[2] (4349:4349:4349) (4502:4502:4502))
        (PORT d[3] (3519:3519:3519) (3683:3683:3683))
        (PORT d[4] (2330:2330:2330) (2286:2286:2286))
        (PORT d[5] (2675:2675:2675) (2617:2617:2617))
        (PORT d[6] (1419:1419:1419) (1404:1404:1404))
        (PORT d[7] (1440:1440:1440) (1435:1435:1435))
        (PORT d[8] (3398:3398:3398) (3405:3405:3405))
        (PORT d[9] (4045:4045:4045) (4015:4015:4015))
        (PORT d[10] (1624:1624:1624) (1604:1604:1604))
        (PORT d[11] (1444:1444:1444) (1445:1445:1445))
        (PORT d[12] (1346:1346:1346) (1323:1323:1323))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT ena (3661:3661:3661) (3682:3682:3682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4682:4682:4682) (4777:4777:4777))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT ena (3661:3661:3661) (3682:3682:3682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1892:1892:1892))
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (PORT ena (3665:3665:3665) (3686:3686:3686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (PORT d[0] (3665:3665:3665) (3686:3686:3686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2115:2115:2115) (2172:2172:2172))
        (PORT datab (2167:2167:2167) (2210:2210:2210))
        (PORT datac (4141:4141:4141) (4023:4023:4023))
        (PORT datad (1039:1039:1039) (1018:1018:1018))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (753:753:753))
        (PORT datab (2162:2162:2162) (2204:2204:2204))
        (PORT datac (3251:3251:3251) (3155:3155:3155))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1072:1072:1072))
        (PORT datab (2668:2668:2668) (2653:2653:2653))
        (PORT datac (886:886:886) (847:847:847))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[28\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1424:1424:1424) (1437:1437:1437))
        (PORT datac (2911:2911:2911) (2921:2921:2921))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[28\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (2494:2494:2494) (2434:2434:2434))
        (PORT datac (829:829:829) (852:852:852))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (1453:1453:1453) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (2240:2240:2240))
        (PORT datab (725:725:725) (731:731:731))
        (PORT datad (966:966:966) (936:936:936))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_arith_result\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1111:1111:1111))
        (PORT datab (668:668:668) (671:671:671))
        (PORT datad (633:633:633) (624:624:624))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_no_crst_nxt\[17\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1153:1153:1153))
        (PORT datab (353:353:353) (462:462:462))
        (PORT datac (645:645:645) (624:624:624))
        (PORT datad (981:981:981) (958:958:958))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_no_crst_nxt\[17\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (993:993:993))
        (PORT datab (352:352:352) (461:461:461))
        (PORT datac (972:972:972) (964:964:964))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT ena (1565:1565:1565) (1599:1599:1599))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_plus_one\[17\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (455:455:455) (505:505:505))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1053:1053:1053) (1027:1027:1027))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT sload (1663:1663:1663) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[19\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2303:2303:2303) (2277:2277:2277))
        (PORT datab (351:351:351) (459:459:459))
        (PORT datac (1105:1105:1105) (1137:1137:1137))
        (PORT datad (301:301:301) (383:383:383))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[19\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (739:739:739))
        (PORT datab (805:805:805) (859:859:859))
        (PORT datac (408:408:408) (416:416:416))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[19\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (390:390:390))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT ena (2375:2375:2375) (2335:2335:2335))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[19\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2496:2496:2496) (2542:2542:2542))
        (PORT datab (1630:1630:1630) (1769:1769:1769))
        (PORT datac (1716:1716:1716) (1717:1717:1717))
        (PORT datad (716:716:716) (744:744:744))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[19\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datac (406:406:406) (414:414:414))
        (PORT datad (1018:1018:1018) (1005:1005:1005))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[19\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (269:269:269) (308:308:308))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1372:1372:1372) (1427:1427:1427))
        (PORT datad (1110:1110:1110) (1161:1161:1161))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1233:1233:1233))
        (PORT datab (751:751:751) (789:789:789))
        (PORT datac (268:268:268) (355:355:355))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (782:782:782))
        (PORT datab (783:783:783) (799:799:799))
        (PORT datac (1091:1091:1091) (1099:1099:1099))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (721:721:721) (760:760:760))
        (PORT datad (458:458:458) (511:511:511))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1366:1366:1366))
        (PORT datab (268:268:268) (307:307:307))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (790:790:790) (845:845:845))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2078:2078:2078) (2134:2134:2134))
        (PORT datab (1423:1423:1423) (1442:1442:1442))
        (PORT datad (707:707:707) (745:745:745))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1729:1729:1729))
        (PORT datab (819:819:819) (874:874:874))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (PORT datab (1424:1424:1424) (1443:1443:1443))
        (PORT datad (2025:2025:2025) (2082:2082:2082))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (428:428:428))
        (PORT datab (342:342:342) (444:444:444))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (813:813:813) (867:867:867))
        (PORT datac (309:309:309) (409:409:409))
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (843:843:843))
        (PORT datab (1115:1115:1115) (1166:1166:1166))
        (PORT datac (1635:1635:1635) (1630:1630:1630))
        (PORT datad (1576:1576:1576) (1583:1583:1583))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|WideOr1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1122:1122:1122))
        (PORT datab (343:343:343) (445:445:445))
        (PORT datac (969:969:969) (1016:1016:1016))
        (PORT datad (767:767:767) (825:825:825))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (463:463:463))
        (PORT datad (275:275:275) (347:347:347))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1219:1219:1219) (1177:1177:1177))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1009:1009:1009) (1007:1007:1007))
        (PORT datac (734:734:734) (733:733:733))
        (PORT datad (425:425:425) (443:443:443))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (746:746:746) (806:806:806))
        (PORT datac (1495:1495:1495) (1556:1556:1556))
        (PORT datad (2776:2776:2776) (2848:2848:2848))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datac (228:228:228) (259:259:259))
        (PORT datad (441:441:441) (459:459:459))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (402:402:402))
        (PORT datac (332:332:332) (429:429:429))
        (PORT datad (343:343:343) (443:443:443))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (374:374:374) (485:485:485))
        (PORT datac (749:749:749) (805:805:805))
        (PORT datad (395:395:395) (404:404:404))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (401:401:401))
        (PORT datac (331:331:331) (429:429:429))
        (PORT datad (336:336:336) (434:434:434))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (332:332:332) (429:429:429))
        (PORT datad (271:271:271) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (248:248:248) (286:286:286))
        (PORT datac (746:746:746) (801:801:801))
        (PORT datad (396:396:396) (405:405:405))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (586:586:586))
        (PORT datab (786:786:786) (841:841:841))
        (PORT datad (396:396:396) (404:404:404))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1107:1107:1107))
        (PORT datab (318:318:318) (404:404:404))
        (PORT datac (1652:1652:1652) (1679:1679:1679))
        (PORT datad (500:500:500) (568:568:568))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1106:1106:1106))
        (PORT datab (548:548:548) (611:611:611))
        (PORT datac (1653:1653:1653) (1680:1680:1680))
        (PORT datad (429:429:429) (481:481:481))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (421:421:421))
        (PORT datab (554:554:554) (618:618:618))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (530:530:530))
        (PORT datab (553:553:553) (617:617:617))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1025:1025:1025))
        (PORT datab (514:514:514) (570:570:570))
        (PORT datac (753:753:753) (809:809:809))
        (PORT datad (345:345:345) (445:445:445))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1060:1060:1060))
        (PORT datab (1195:1195:1195) (1213:1213:1213))
        (PORT datac (1157:1157:1157) (1167:1167:1167))
        (PORT datad (731:731:731) (735:735:735))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (814:814:814))
        (PORT datab (251:251:251) (293:293:293))
        (PORT datac (2543:2543:2543) (2628:2628:2628))
        (PORT datad (214:214:214) (243:243:243))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (323:323:323))
        (PORT datab (321:321:321) (408:408:408))
        (PORT datad (433:433:433) (457:457:457))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|fifo_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1151:1151:1151) (1206:1206:1206))
        (PORT datad (786:786:786) (840:840:840))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|rf_source_valid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1734:1734:1734))
        (PORT datab (1545:1545:1545) (1601:1601:1601))
        (PORT datac (1179:1179:1179) (1140:1140:1140))
        (PORT datad (1686:1686:1686) (1662:1662:1662))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2087:2087:2087) (2156:2156:2156))
        (PORT datab (426:426:426) (443:443:443))
        (PORT datac (750:750:750) (805:805:805))
        (PORT datad (340:340:340) (439:439:439))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[24\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1953:1953:1953) (1989:1989:1989))
        (PORT datac (897:897:897) (959:959:959))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[24\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (780:780:780))
        (PORT datab (1021:1021:1021) (995:995:995))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1614:1614:1614) (1625:1625:1625))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (1441:1441:1441) (1415:1415:1415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_st_data\[23\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (900:900:900))
        (PORT datac (1517:1517:1517) (1454:1454:1454))
        (PORT datad (1553:1553:1553) (1499:1499:1499))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1406:1406:1406) (1426:1426:1426))
        (PORT datad (262:262:262) (336:336:336))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2064:2064:2064))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (8067:8067:8067) (7986:7986:7986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5534:5534:5534) (5626:5626:5626))
        (PORT d[1] (5835:5835:5835) (5914:5914:5914))
        (PORT d[2] (4029:4029:4029) (4169:4169:4169))
        (PORT d[3] (4034:4034:4034) (4167:4167:4167))
        (PORT d[4] (2485:2485:2485) (2450:2450:2450))
        (PORT d[5] (3895:3895:3895) (3963:3963:3963))
        (PORT d[6] (4111:4111:4111) (4129:4129:4129))
        (PORT d[7] (3223:3223:3223) (3145:3145:3145))
        (PORT d[8] (4106:4106:4106) (4244:4244:4244))
        (PORT d[9] (3680:3680:3680) (3787:3787:3787))
        (PORT d[10] (4674:4674:4674) (4705:4705:4705))
        (PORT d[11] (3901:3901:3901) (4011:4011:4011))
        (PORT d[12] (4244:4244:4244) (4319:4319:4319))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT ena (8063:8063:8063) (7982:7982:7982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5234:5234:5234) (5370:5370:5370))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT ena (8063:8063:8063) (7982:7982:7982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5504:5504:5504) (5499:5499:5499))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (8067:8067:8067) (7986:7986:7986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT d[0] (8067:8067:8067) (7986:7986:7986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3426:3426:3426))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT ena (7265:7265:7265) (7301:7301:7301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5594:5594:5594) (5729:5729:5729))
        (PORT d[1] (6924:6924:6924) (7054:7054:7054))
        (PORT d[2] (3273:3273:3273) (3422:3422:3422))
        (PORT d[3] (2691:2691:2691) (2823:2823:2823))
        (PORT d[4] (2814:2814:2814) (2804:2804:2804))
        (PORT d[5] (3292:3292:3292) (3411:3411:3411))
        (PORT d[6] (3798:3798:3798) (3821:3821:3821))
        (PORT d[7] (4867:4867:4867) (5021:5021:5021))
        (PORT d[8] (3834:3834:3834) (3845:3845:3845))
        (PORT d[9] (3250:3250:3250) (3351:3351:3351))
        (PORT d[10] (4273:4273:4273) (4300:4300:4300))
        (PORT d[11] (4711:4711:4711) (4872:4872:4872))
        (PORT d[12] (4244:4244:4244) (4276:4276:4276))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT ena (7261:7261:7261) (7297:7297:7297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4787:4787:4787) (4885:4885:4885))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT ena (7261:7261:7261) (7297:7297:7297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5127:5127:5127) (5112:5112:5112))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT ena (7265:7265:7265) (7301:7301:7301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT d[0] (7265:7265:7265) (7301:7301:7301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2508:2508:2508))
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (PORT ena (4038:4038:4038) (4060:4060:4060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6105:6105:6105) (6187:6187:6187))
        (PORT d[1] (5759:5759:5759) (5823:5823:5823))
        (PORT d[2] (4008:4008:4008) (4166:4166:4166))
        (PORT d[3] (3184:3184:3184) (3346:3346:3346))
        (PORT d[4] (4151:4151:4151) (4100:4100:4100))
        (PORT d[5] (2037:2037:2037) (2013:2013:2013))
        (PORT d[6] (1820:1820:1820) (1808:1808:1808))
        (PORT d[7] (3156:3156:3156) (3145:3145:3145))
        (PORT d[8] (6062:6062:6062) (6181:6181:6181))
        (PORT d[9] (3708:3708:3708) (3686:3686:3686))
        (PORT d[10] (2001:2001:2001) (1975:1975:1975))
        (PORT d[11] (1823:1823:1823) (1829:1829:1829))
        (PORT d[12] (3069:3069:3069) (3126:3126:3126))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (PORT ena (4034:4034:4034) (4056:4056:4056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4305:4305:4305) (4399:4399:4399))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (PORT ena (4034:4034:4034) (4056:4056:4056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (1960:1960:1960))
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (PORT ena (4038:4038:4038) (4060:4060:4060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (PORT d[0] (4038:4038:4038) (4060:4060:4060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1794:1794:1794))
        (PORT datab (3800:3800:3800) (4013:4013:4013))
        (PORT datac (2732:2732:2732) (2770:2770:2770))
        (PORT datad (1173:1173:1173) (1124:1124:1124))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2244:2244:2244))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (PORT ena (4825:4825:4825) (4871:4871:4871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3431:3431:3431))
        (PORT d[1] (4191:4191:4191) (4196:4196:4196))
        (PORT d[2] (2220:2220:2220) (2307:2307:2307))
        (PORT d[3] (5069:5069:5069) (5298:5298:5298))
        (PORT d[4] (4969:4969:4969) (4907:4907:4907))
        (PORT d[5] (5399:5399:5399) (5362:5362:5362))
        (PORT d[6] (4800:4800:4800) (4763:4763:4763))
        (PORT d[7] (7356:7356:7356) (7246:7246:7246))
        (PORT d[8] (3942:3942:3942) (4023:4023:4023))
        (PORT d[9] (5035:5035:5035) (5008:5008:5008))
        (PORT d[10] (5801:5801:5801) (5956:5956:5956))
        (PORT d[11] (3573:3573:3573) (3657:3657:3657))
        (PORT d[12] (4915:4915:4915) (5037:5037:5037))
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (PORT ena (4821:4821:4821) (4867:4867:4867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3469:3469:3469))
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (PORT ena (4821:4821:4821) (4867:4867:4867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3490:3490:3490) (3524:3524:3524))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (PORT ena (4825:4825:4825) (4871:4871:4871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (PORT d[0] (4825:4825:4825) (4871:4871:4871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1795:1795:1795))
        (PORT datab (1760:1760:1760) (1766:1766:1766))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1643:1643:1643) (1651:1651:1651))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4303:4303:4303) (4220:4220:4220))
        (PORT clk (2471:2471:2471) (2496:2496:2496))
        (PORT ena (5563:5563:5563) (5532:5532:5532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4928:4928:4928) (4888:4888:4888))
        (PORT d[1] (4739:4739:4739) (4830:4830:4830))
        (PORT d[2] (2183:2183:2183) (2268:2268:2268))
        (PORT d[3] (2650:2650:2650) (2747:2747:2747))
        (PORT d[4] (3152:3152:3152) (3092:3092:3092))
        (PORT d[5] (7263:7263:7263) (7306:7306:7306))
        (PORT d[6] (4551:4551:4551) (4613:4613:4613))
        (PORT d[7] (4779:4779:4779) (4869:4869:4869))
        (PORT d[8] (4253:4253:4253) (4322:4322:4322))
        (PORT d[9] (6690:6690:6690) (6858:6858:6858))
        (PORT d[10] (3333:3333:3333) (3253:3253:3253))
        (PORT d[11] (4438:4438:4438) (4602:4602:4602))
        (PORT d[12] (3235:3235:3235) (3344:3344:3344))
        (PORT clk (2467:2467:2467) (2492:2492:2492))
        (PORT ena (5559:5559:5559) (5528:5528:5528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (3087:3087:3087))
        (PORT clk (2467:2467:2467) (2492:2492:2492))
        (PORT ena (5559:5559:5559) (5528:5528:5528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4999:4999:4999) (5036:5036:5036))
        (PORT clk (2471:2471:2471) (2496:2496:2496))
        (PORT ena (5563:5563:5563) (5532:5532:5532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2496:2496:2496))
        (PORT d[0] (5563:5563:5563) (5532:5532:5532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (3542:3542:3542))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT ena (6314:6314:6314) (6256:6256:6256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3565:3565:3565))
        (PORT d[1] (5289:5289:5289) (5368:5368:5368))
        (PORT d[2] (3230:3230:3230) (3325:3325:3325))
        (PORT d[3] (3565:3565:3565) (3654:3654:3654))
        (PORT d[4] (4806:4806:4806) (4715:4715:4715))
        (PORT d[5] (6833:6833:6833) (6914:6914:6914))
        (PORT d[6] (3850:3850:3850) (3920:3920:3920))
        (PORT d[7] (4112:4112:4112) (4206:4206:4206))
        (PORT d[8] (3613:3613:3613) (3688:3688:3688))
        (PORT d[9] (5987:5987:5987) (6166:6166:6166))
        (PORT d[10] (4700:4700:4700) (4668:4668:4668))
        (PORT d[11] (4897:4897:4897) (5108:5108:5108))
        (PORT d[12] (3515:3515:3515) (3637:3637:3637))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (PORT ena (6310:6310:6310) (6252:6252:6252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4807:4807:4807) (4653:4653:4653))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (PORT ena (6310:6310:6310) (6252:6252:6252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4671:4671:4671) (4710:4710:4710))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT ena (6314:6314:6314) (6256:6256:6256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT d[0] (6314:6314:6314) (6256:6256:6256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3121:3121:3121))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT ena (7258:7258:7258) (7295:7295:7295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5529:5529:5529) (5663:5663:5663))
        (PORT d[1] (6585:6585:6585) (6729:6729:6729))
        (PORT d[2] (3244:3244:3244) (3389:3389:3389))
        (PORT d[3] (2695:2695:2695) (2828:2828:2828))
        (PORT d[4] (2815:2815:2815) (2805:2805:2805))
        (PORT d[5] (3326:3326:3326) (3448:3448:3448))
        (PORT d[6] (3444:3444:3444) (3477:3477:3477))
        (PORT d[7] (4539:4539:4539) (4704:4704:4704))
        (PORT d[8] (4525:4525:4525) (4520:4520:4520))
        (PORT d[9] (3557:3557:3557) (3651:3651:3651))
        (PORT d[10] (3904:3904:3904) (3935:3935:3935))
        (PORT d[11] (4722:4722:4722) (4881:4881:4881))
        (PORT d[12] (3900:3900:3900) (3933:3933:3933))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
        (PORT ena (7254:7254:7254) (7291:7291:7291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4765:4765:4765) (4816:4816:4816))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
        (PORT ena (7254:7254:7254) (7291:7291:7291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5158:5158:5158) (5147:5147:5147))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT ena (7258:7258:7258) (7295:7295:7295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (7258:7258:7258) (7295:7295:7295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3157:3157:3157))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT ena (6943:6943:6943) (6965:6965:6965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5163:5163:5163) (5288:5288:5288))
        (PORT d[1] (5905:5905:5905) (6066:6066:6066))
        (PORT d[2] (3269:3269:3269) (3419:3419:3419))
        (PORT d[3] (2985:2985:2985) (3130:3130:3130))
        (PORT d[4] (3122:3122:3122) (3104:3104:3104))
        (PORT d[5] (3301:3301:3301) (3421:3421:3421))
        (PORT d[6] (3303:3303:3303) (3323:3323:3323))
        (PORT d[7] (4507:4507:4507) (4667:4667:4667))
        (PORT d[8] (4556:4556:4556) (4554:4554:4554))
        (PORT d[9] (3556:3556:3556) (3650:3650:3650))
        (PORT d[10] (3903:3903:3903) (3934:3934:3934))
        (PORT d[11] (4384:4384:4384) (4545:4545:4545))
        (PORT d[12] (3931:3931:3931) (3968:3968:3968))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT ena (6939:6939:6939) (6961:6961:6961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5374:5374:5374) (5415:5415:5415))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT ena (6939:6939:6939) (6961:6961:6961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5150:5150:5150) (5139:5139:5139))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT ena (6943:6943:6943) (6965:6965:6965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT d[0] (6943:6943:6943) (6965:6965:6965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1868:1868:1868) (1882:1882:1882))
        (PORT datab (1809:1809:1809) (1822:1822:1822))
        (PORT datac (2066:2066:2066) (2130:2130:2130))
        (PORT datad (2121:2121:2121) (2168:2168:2168))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2116:2116:2116) (2175:2175:2175))
        (PORT datab (2136:2136:2136) (2169:2169:2169))
        (PORT datac (2738:2738:2738) (2768:2768:2768))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[23\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1060:1060:1060) (1072:1072:1072))
        (PORT datac (2656:2656:2656) (2639:2639:2639))
        (PORT datad (885:885:885) (847:847:847))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[23\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1436:1436:1436))
        (PORT datac (2909:2909:2909) (2919:2919:2919))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[23\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (895:895:895))
        (PORT datab (2494:2494:2494) (2434:2434:2434))
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (1453:1453:1453) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_st_data\[22\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1419:1419:1419) (1461:1461:1461))
        (PORT datac (1317:1317:1317) (1279:1279:1279))
        (PORT datad (1226:1226:1226) (1181:1181:1181))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1082:1082:1082) (1111:1111:1111))
        (PORT datad (1077:1077:1077) (1126:1126:1126))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3375:3375:3375))
        (PORT clk (2557:2557:2557) (2580:2580:2580))
        (PORT ena (6060:6060:6060) (5982:5982:5982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5168:5168:5168) (5244:5244:5244))
        (PORT d[1] (4717:4717:4717) (4786:4786:4786))
        (PORT d[2] (5111:5111:5111) (5256:5256:5256))
        (PORT d[3] (5036:5036:5036) (5270:5270:5270))
        (PORT d[4] (6525:6525:6525) (6539:6539:6539))
        (PORT d[5] (7396:7396:7396) (7493:7493:7493))
        (PORT d[6] (6611:6611:6611) (6742:6742:6742))
        (PORT d[7] (5037:5037:5037) (4965:4965:4965))
        (PORT d[8] (6208:6208:6208) (6331:6331:6331))
        (PORT d[9] (5443:5443:5443) (5515:5515:5515))
        (PORT d[10] (6531:6531:6531) (6731:6731:6731))
        (PORT d[11] (4634:4634:4634) (4702:4702:4702))
        (PORT d[12] (4349:4349:4349) (4495:4495:4495))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (PORT ena (6056:6056:6056) (5978:5978:5978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (3056:3056:3056))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (PORT ena (6056:6056:6056) (5978:5978:5978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4225:4225:4225) (4135:4135:4135))
        (PORT clk (2557:2557:2557) (2580:2580:2580))
        (PORT ena (6060:6060:6060) (5982:5982:5982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2580:2580:2580))
        (PORT d[0] (6060:6060:6060) (5982:5982:5982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2373:2373:2373))
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (PORT ena (6108:6108:6108) (6033:6033:6033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5521:5521:5521) (5598:5598:5598))
        (PORT d[1] (5701:5701:5701) (5752:5752:5752))
        (PORT d[2] (5457:5457:5457) (5598:5598:5598))
        (PORT d[3] (5426:5426:5426) (5649:5649:5649))
        (PORT d[4] (6452:6452:6452) (6454:6454:6454))
        (PORT d[5] (7738:7738:7738) (7835:7835:7835))
        (PORT d[6] (4902:4902:4902) (5031:5031:5031))
        (PORT d[7] (5364:5364:5364) (5287:5287:5287))
        (PORT d[8] (6577:6577:6577) (6694:6694:6694))
        (PORT d[9] (5785:5785:5785) (5851:5851:5851))
        (PORT d[10] (6888:6888:6888) (7091:7091:7091))
        (PORT d[11] (4950:4950:4950) (5010:5010:5010))
        (PORT d[12] (4701:4701:4701) (4847:4847:4847))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
        (PORT ena (6104:6104:6104) (6029:6029:6029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3858:3858:3858) (3714:3714:3714))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
        (PORT ena (6104:6104:6104) (6029:6029:6029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4569:4569:4569) (4478:4478:4478))
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (PORT ena (6108:6108:6108) (6033:6033:6033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (PORT d[0] (6108:6108:6108) (6033:6033:6033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3431:3431:3431))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
        (PORT ena (6087:6087:6087) (6002:6002:6002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5573:5573:5573) (5645:5645:5645))
        (PORT d[1] (5017:5017:5017) (5082:5082:5082))
        (PORT d[2] (5513:5513:5513) (5654:5654:5654))
        (PORT d[3] (5090:5090:5090) (5323:5323:5323))
        (PORT d[4] (6539:6539:6539) (6554:6554:6554))
        (PORT d[5] (7372:7372:7372) (7474:7474:7474))
        (PORT d[6] (6588:6588:6588) (6712:6712:6712))
        (PORT d[7] (5396:5396:5396) (5319:5319:5319))
        (PORT d[8] (6203:6203:6203) (6324:6324:6324))
        (PORT d[9] (5778:5778:5778) (5844:5844:5844))
        (PORT d[10] (6508:6508:6508) (6705:6705:6705))
        (PORT d[11] (4973:4973:4973) (5037:5037:5037))
        (PORT d[12] (4351:4351:4351) (4496:4496:4496))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (PORT ena (6083:6083:6083) (5998:5998:5998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6891:6891:6891) (6668:6668:6668))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (PORT ena (6083:6083:6083) (5998:5998:5998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4195:4195:4195))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
        (PORT ena (6087:6087:6087) (6002:6002:6002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2585:2585:2585))
        (PORT d[0] (6087:6087:6087) (6002:6002:6002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (2904:2904:2904))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT ena (8401:8401:8401) (8207:8207:8207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5544:5544:5544) (5650:5650:5650))
        (PORT d[1] (5665:5665:5665) (5741:5741:5741))
        (PORT d[2] (4555:4555:4555) (4761:4761:4761))
        (PORT d[3] (5206:5206:5206) (5459:5459:5459))
        (PORT d[4] (6186:6186:6186) (6168:6168:6168))
        (PORT d[5] (7314:7314:7314) (7396:7396:7396))
        (PORT d[6] (5950:5950:5950) (6068:6068:6068))
        (PORT d[7] (6374:6374:6374) (6319:6319:6319))
        (PORT d[8] (6052:6052:6052) (6198:6198:6198))
        (PORT d[9] (5898:5898:5898) (6036:6036:6036))
        (PORT d[10] (8014:8014:8014) (8251:8251:8251))
        (PORT d[11] (3925:3925:3925) (3995:3995:3995))
        (PORT d[12] (3680:3680:3680) (3882:3882:3882))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (PORT ena (8397:8397:8397) (8203:8203:8203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5964:5964:5964) (5984:5984:5984))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (PORT ena (8397:8397:8397) (8203:8203:8203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4703:4703:4703) (4603:4603:4603))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT ena (8401:8401:8401) (8207:8207:8207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT d[0] (8401:8401:8401) (8207:8207:8207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1295:1295:1295))
        (PORT datab (2690:2690:2690) (2885:2885:2885))
        (PORT datac (2890:2890:2890) (2886:2886:2886))
        (PORT datad (1765:1765:1765) (1714:1714:1714))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (978:978:978))
        (PORT datab (2688:2688:2688) (2883:2883:2883))
        (PORT datac (1064:1064:1064) (1060:1060:1060))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3413:3413:3413))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (PORT ena (6073:6073:6073) (5994:5994:5994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5195:5195:5195) (5265:5265:5265))
        (PORT d[1] (4728:4728:4728) (4796:4796:4796))
        (PORT d[2] (5125:5125:5125) (5263:5263:5263))
        (PORT d[3] (4740:4740:4740) (4981:4981:4981))
        (PORT d[4] (6209:6209:6209) (6230:6230:6230))
        (PORT d[5] (7390:7390:7390) (7486:7486:7486))
        (PORT d[6] (6240:6240:6240) (6373:6373:6373))
        (PORT d[7] (5060:5060:5060) (4985:4985:4985))
        (PORT d[8] (5857:5857:5857) (5980:5980:5980))
        (PORT d[9] (5467:5467:5467) (5542:5542:5542))
        (PORT d[10] (6486:6486:6486) (6680:6680:6680))
        (PORT d[11] (4633:4633:4633) (4701:4701:4701))
        (PORT d[12] (3975:3975:3975) (4125:4125:4125))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (6069:6069:6069) (5990:5990:5990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5235:5235:5235) (5274:5274:5274))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (6069:6069:6069) (5990:5990:5990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3862:3862:3862) (3779:3779:3779))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (PORT ena (6073:6073:6073) (5994:5994:5994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (PORT d[0] (6073:6073:6073) (5994:5994:5994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3304:3304:3304) (3387:3387:3387))
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (PORT ena (5946:5946:5946) (5880:5880:5880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5512:5512:5512) (5581:5581:5581))
        (PORT d[1] (5002:5002:5002) (5065:5065:5065))
        (PORT d[2] (5504:5504:5504) (5644:5644:5644))
        (PORT d[3] (4959:4959:4959) (5177:5177:5177))
        (PORT d[4] (5838:5838:5838) (5850:5850:5850))
        (PORT d[5] (7397:7397:7397) (7493:7493:7493))
        (PORT d[6] (4921:4921:4921) (5050:5050:5050))
        (PORT d[7] (5415:5415:5415) (5339:5339:5339))
        (PORT d[8] (6224:6224:6224) (6350:6350:6350))
        (PORT d[9] (5766:5766:5766) (5832:5832:5832))
        (PORT d[10] (6507:6507:6507) (6704:6704:6704))
        (PORT d[11] (4572:4572:4572) (4638:4638:4638))
        (PORT d[12] (4356:4356:4356) (4503:4503:4503))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
        (PORT ena (5942:5942:5942) (5876:5876:5876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (4050:4050:4050))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
        (PORT ena (5942:5942:5942) (5876:5876:5876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4265:4265:4265) (4179:4179:4179))
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (PORT ena (5946:5946:5946) (5880:5880:5880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (PORT d[0] (5946:5946:5946) (5880:5880:5880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3773:3773:3773))
        (PORT clk (2565:2565:2565) (2587:2587:2587))
        (PORT ena (6075:6075:6075) (5988:5988:5988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5546:5546:5546) (5616:5616:5616))
        (PORT d[1] (5077:5077:5077) (5146:5146:5146))
        (PORT d[2] (5487:5487:5487) (5625:5625:5625))
        (PORT d[3] (5078:5078:5078) (5314:5314:5314))
        (PORT d[4] (6543:6543:6543) (6557:6557:6557))
        (PORT d[5] (7732:7732:7732) (7828:7828:7828))
        (PORT d[6] (6583:6583:6583) (6713:6713:6713))
        (PORT d[7] (5396:5396:5396) (5320:5320:5320))
        (PORT d[8] (6234:6234:6234) (6362:6362:6362))
        (PORT d[9] (5795:5795:5795) (5862:5862:5862))
        (PORT d[10] (6842:6842:6842) (7038:7038:7038))
        (PORT d[11] (4949:4949:4949) (5009:5009:5009))
        (PORT d[12] (4328:4328:4328) (4478:4478:4478))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT ena (6071:6071:6071) (5984:5984:5984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4573:4573:4573) (4697:4697:4697))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT ena (6071:6071:6071) (5984:5984:5984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4279:4279:4279) (4196:4196:4196))
        (PORT clk (2565:2565:2565) (2587:2587:2587))
        (PORT ena (6075:6075:6075) (5988:5988:5988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2587:2587:2587))
        (PORT d[0] (6075:6075:6075) (5988:5988:5988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2929:2929:2929) (2935:2935:2935))
        (PORT datab (2692:2692:2692) (2887:2887:2887))
        (PORT datac (1046:1046:1046) (1022:1022:1022))
        (PORT datad (1055:1055:1055) (1048:1048:1048))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3219:3219:3219))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT ena (8023:8023:8023) (7832:7832:7832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5518:5518:5518) (5622:5622:5622))
        (PORT d[1] (5643:5643:5643) (5706:5706:5706))
        (PORT d[2] (4492:4492:4492) (4675:4675:4675))
        (PORT d[3] (4866:4866:4866) (5120:5120:5120))
        (PORT d[4] (5816:5816:5816) (5803:5803:5803))
        (PORT d[5] (7303:7303:7303) (7380:7380:7380))
        (PORT d[6] (5624:5624:5624) (5746:5746:5746))
        (PORT d[7] (6009:6009:6009) (5947:5947:5947))
        (PORT d[8] (5744:5744:5744) (5893:5893:5893))
        (PORT d[9] (5303:5303:5303) (5445:5445:5445))
        (PORT d[10] (7673:7673:7673) (7913:7913:7913))
        (PORT d[11] (3560:3560:3560) (3636:3636:3636))
        (PORT d[12] (3688:3688:3688) (3895:3895:3895))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT ena (8019:8019:8019) (7828:7828:7828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4309:4309:4309) (4325:4325:4325))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT ena (8019:8019:8019) (7828:7828:7828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4093:4093:4093) (4020:4020:4020))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT ena (8023:8023:8023) (7832:7832:7832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT d[0] (8023:8023:8023) (7832:7832:7832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (456:456:456))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2889:2889:2889) (2885:2885:2885))
        (PORT datad (1505:1505:1505) (1447:1447:1447))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[22\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (2068:2068:2068) (2114:2114:2114))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[22\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1436:1436:1436))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (2909:2909:2909) (2919:2919:2919))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[22\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (895:895:895))
        (PORT datab (2494:2494:2494) (2434:2434:2434))
        (PORT datac (2563:2563:2563) (2532:2532:2532))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (1453:1453:1453) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[27\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1007:1007:1007))
        (PORT datab (735:735:735) (751:751:751))
        (PORT datac (711:711:711) (692:692:692))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|d_writedata\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (619:619:619) (605:605:605))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1678:1678:1678) (1606:1606:1606))
        (PORT clrn (2172:2172:2172) (2143:2143:2143))
        (PORT sload (1824:1824:1824) (1917:1917:1917))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1732:1732:1732))
        (PORT datad (260:260:260) (334:334:334))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3469:3469:3469))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT ena (8391:8391:8391) (8197:8197:8197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5517:5517:5517) (5622:5622:5622))
        (PORT d[1] (5658:5658:5658) (5714:5714:5714))
        (PORT d[2] (4219:4219:4219) (4429:4429:4429))
        (PORT d[3] (4841:4841:4841) (5099:5099:5099))
        (PORT d[4] (5426:5426:5426) (5411:5411:5411))
        (PORT d[5] (7309:7309:7309) (7387:7387:7387))
        (PORT d[6] (5904:5904:5904) (6016:6016:6016))
        (PORT d[7] (6331:6331:6331) (6268:6268:6268))
        (PORT d[8] (6069:6069:6069) (6217:6217:6217))
        (PORT d[9] (5684:5684:5684) (5815:5815:5815))
        (PORT d[10] (7708:7708:7708) (7950:7950:7950))
        (PORT d[11] (3924:3924:3924) (3995:3995:3995))
        (PORT d[12] (3584:3584:3584) (3787:3787:3787))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (PORT ena (8387:8387:8387) (8193:8193:8193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2460:2460:2460))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (PORT ena (8387:8387:8387) (8193:8193:8193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5146:5146:5146) (5132:5132:5132))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT ena (8391:8391:8391) (8197:8197:8197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT d[0] (8391:8391:8391) (8197:8197:8197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3308:3308:3308))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT ena (6367:6367:6367) (6270:6270:6270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (4142:4142:4142))
        (PORT d[1] (4291:4291:4291) (4350:4350:4350))
        (PORT d[2] (4031:4031:4031) (4170:4170:4170))
        (PORT d[3] (3713:3713:3713) (3967:3967:3967))
        (PORT d[4] (6580:6580:6580) (6625:6625:6625))
        (PORT d[5] (6603:6603:6603) (6702:6702:6702))
        (PORT d[6] (5188:5188:5188) (5329:5329:5329))
        (PORT d[7] (5273:5273:5273) (5176:5176:5176))
        (PORT d[8] (4726:4726:4726) (4847:4847:4847))
        (PORT d[9] (5207:5207:5207) (5279:5279:5279))
        (PORT d[10] (5955:5955:5955) (6181:6181:6181))
        (PORT d[11] (3837:3837:3837) (3899:3899:3899))
        (PORT d[12] (3216:3216:3216) (3360:3360:3360))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (6363:6363:6363) (6266:6266:6266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6163:6163:6163) (5868:5868:5868))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (6363:6363:6363) (6266:6266:6266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4303:4303:4303) (4286:4286:4286))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT ena (6367:6367:6367) (6270:6270:6270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT d[0] (6367:6367:6367) (6270:6270:6270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (2960:2960:2960))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (8373:8373:8373) (8182:8182:8182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5508:5508:5508) (5612:5612:5612))
        (PORT d[1] (5373:5373:5373) (5454:5454:5454))
        (PORT d[2] (4523:4523:4523) (4709:4709:4709))
        (PORT d[3] (4865:4865:4865) (5119:5119:5119))
        (PORT d[4] (6143:6143:6143) (6117:6117:6117))
        (PORT d[5] (7275:7275:7275) (7353:7353:7353))
        (PORT d[6] (5594:5594:5594) (5711:5711:5711))
        (PORT d[7] (6006:6006:6006) (5951:5951:5951))
        (PORT d[8] (5735:5735:5735) (5886:5886:5886))
        (PORT d[9] (5619:5619:5619) (5752:5752:5752))
        (PORT d[10] (7713:7713:7713) (7957:7957:7957))
        (PORT d[11] (3949:3949:3949) (4022:4022:4022))
        (PORT d[12] (3661:3661:3661) (3860:3860:3860))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (8369:8369:8369) (8178:8178:8178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5371:5371:5371) (5407:5407:5407))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (8369:8369:8369) (8178:8178:8178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (4832:4832:4832))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (8373:8373:8373) (8182:8182:8182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT d[0] (8373:8373:8373) (8182:8182:8182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2927:2927:2927) (2933:2933:2933))
        (PORT datab (2689:2689:2689) (2884:2884:2884))
        (PORT datac (1619:1619:1619) (1588:1588:1588))
        (PORT datad (1722:1722:1722) (1668:1668:1668))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4089:4089:4089) (3951:3951:3951))
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT ena (7628:7628:7628) (7433:7433:7433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4089:4089:4089) (4209:4209:4209))
        (PORT d[1] (4329:4329:4329) (4425:4425:4425))
        (PORT d[2] (3491:3491:3491) (3681:3681:3681))
        (PORT d[3] (3995:3995:3995) (4248:4248:4248))
        (PORT d[4] (6141:6141:6141) (6116:6116:6116))
        (PORT d[5] (6252:6252:6252) (6334:6334:6334))
        (PORT d[6] (4548:4548:4548) (4671:4671:4671))
        (PORT d[7] (4939:4939:4939) (4883:4883:4883))
        (PORT d[8] (4702:4702:4702) (4861:4861:4861))
        (PORT d[9] (4902:4902:4902) (5034:5034:5034))
        (PORT d[10] (6643:6643:6643) (6892:6892:6892))
        (PORT d[11] (3897:3897:3897) (3962:3962:3962))
        (PORT d[12] (3658:3658:3658) (3858:3858:3858))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (PORT ena (7624:7624:7624) (7429:7429:7429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4594:4594:4594) (4385:4385:4385))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (PORT ena (7624:7624:7624) (7429:7429:7429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4085:4085:4085) (4063:4063:4063))
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT ena (7628:7628:7628) (7433:7433:7433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT d[0] (7628:7628:7628) (7433:7433:7433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1768:1768:1768))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2120:2120:2120) (2186:2186:2186))
        (PORT datad (2657:2657:2657) (2840:2840:2840))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3571:3571:3571))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT ena (7149:7149:7149) (7017:7017:7017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (4171:4171:4171))
        (PORT d[1] (4299:4299:4299) (4356:4356:4356))
        (PORT d[2] (4057:4057:4057) (4198:4198:4198))
        (PORT d[3] (3726:3726:3726) (3982:3982:3982))
        (PORT d[4] (6581:6581:6581) (6626:6626:6626))
        (PORT d[5] (6125:6125:6125) (6195:6195:6195))
        (PORT d[6] (5180:5180:5180) (5320:5320:5320))
        (PORT d[7] (4672:4672:4672) (4595:4595:4595))
        (PORT d[8] (4748:4748:4748) (4874:4874:4874))
        (PORT d[9] (5192:5192:5192) (5261:5261:5261))
        (PORT d[10] (5941:5941:5941) (6166:6166:6166))
        (PORT d[11] (3867:3867:3867) (3934:3934:3934))
        (PORT d[12] (3163:3163:3163) (3300:3300:3300))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (7145:7145:7145) (7013:7013:7013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (4000:4000:4000))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (7145:7145:7145) (7013:7013:7013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4363:4363:4363) (4346:4346:4346))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT ena (7149:7149:7149) (7017:7017:7017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (7149:7149:7149) (7017:7017:7017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3220:3220:3220))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT ena (6857:6857:6857) (6707:6707:6707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4467:4467:4467) (4539:4539:4539))
        (PORT d[1] (3995:3995:3995) (4064:4064:4064))
        (PORT d[2] (4429:4429:4429) (4573:4573:4573))
        (PORT d[3] (4322:4322:4322) (4538:4538:4538))
        (PORT d[4] (6499:6499:6499) (6545:6545:6545))
        (PORT d[5] (6313:6313:6313) (6418:6418:6418))
        (PORT d[6] (5272:5272:5272) (5430:5430:5430))
        (PORT d[7] (4363:4363:4363) (4292:4292:4292))
        (PORT d[8] (5115:5115:5115) (5234:5234:5234))
        (PORT d[9] (4410:4410:4410) (4497:4497:4497))
        (PORT d[10] (5986:5986:5986) (6213:6213:6213))
        (PORT d[11] (3908:3908:3908) (3986:3986:3986))
        (PORT d[12] (3269:3269:3269) (3418:3418:3418))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (6853:6853:6853) (6703:6703:6703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (3652:3652:3652))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (6853:6853:6853) (6703:6703:6703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4372:4372:4372) (4360:4360:4360))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT ena (6857:6857:6857) (6707:6707:6707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (6857:6857:6857) (6707:6707:6707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (2972:2972:2972))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT ena (7169:7169:7169) (7022:7022:7022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4780:4780:4780) (4852:4852:4852))
        (PORT d[1] (4319:4319:4319) (4382:4382:4382))
        (PORT d[2] (4805:4805:4805) (4944:4944:4944))
        (PORT d[3] (4385:4385:4385) (4625:4625:4625))
        (PORT d[4] (6858:6858:6858) (6895:6895:6895))
        (PORT d[5] (6682:6682:6682) (6781:6781:6781))
        (PORT d[6] (5912:5912:5912) (6048:6048:6048))
        (PORT d[7] (4725:4725:4725) (4650:4650:4650))
        (PORT d[8] (5483:5483:5483) (5603:5603:5603))
        (PORT d[9] (5150:5150:5150) (5227:5227:5227))
        (PORT d[10] (5951:5951:5951) (6183:6183:6183))
        (PORT d[11] (4299:4299:4299) (4373:4373:4373))
        (PORT d[12] (3646:3646:3646) (3790:3790:3790))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (7165:7165:7165) (7018:7018:7018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5351:5351:5351) (5505:5505:5505))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (7165:7165:7165) (7018:7018:7018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4722:4722:4722) (4706:4706:4706))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT ena (7169:7169:7169) (7022:7022:7022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT d[0] (7169:7169:7169) (7022:7022:7022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2927:2927:2927) (2932:2932:2932))
        (PORT datab (2689:2689:2689) (2883:2883:2883))
        (PORT datac (1319:1319:1319) (1283:1283:1283))
        (PORT datad (1135:1135:1135) (1122:1122:1122))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4669:4669:4669) (4507:4507:4507))
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT ena (7611:7611:7611) (7418:7418:7418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4093:4093:4093) (4214:4214:4214))
        (PORT d[1] (4375:4375:4375) (4476:4476:4476))
        (PORT d[2] (3501:3501:3501) (3710:3710:3710))
        (PORT d[3] (4055:4055:4055) (4306:4306:4306))
        (PORT d[4] (5790:5790:5790) (5776:5776:5776))
        (PORT d[5] (6273:6273:6273) (6359:6359:6359))
        (PORT d[6] (4899:4899:4899) (5023:5023:5023))
        (PORT d[7] (5338:5338:5338) (5281:5281:5281))
        (PORT d[8] (5021:5021:5021) (5172:5172:5172))
        (PORT d[9] (4918:4918:4918) (5050:5050:5050))
        (PORT d[10] (6636:6636:6636) (6887:6887:6887))
        (PORT d[11] (3891:3891:3891) (3956:3956:3956))
        (PORT d[12] (3641:3641:3641) (3839:3839:3839))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (PORT ena (7607:7607:7607) (7414:7414:7414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4993:4993:4993) (5105:5105:5105))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (PORT ena (7607:7607:7607) (7414:7414:7414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4135:4135:4135) (4130:4130:4130))
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT ena (7611:7611:7611) (7418:7418:7418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT d[0] (7611:7611:7611) (7418:7418:7418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1681:1681:1681))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (2890:2890:2890) (2886:2886:2886))
        (PORT datad (2382:2382:2382) (2321:2321:2321))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (2068:2068:2068) (2114:2114:2114))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[27\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2946:2946:2946) (2957:2957:2957))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (1368:1368:1368) (1384:1384:1384))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[27\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (899:899:899))
        (PORT datab (2494:2494:2494) (2434:2434:2434))
        (PORT datac (2194:2194:2194) (2163:2163:2163))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (1453:1453:1453) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[15\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (652:652:652))
        (PORT datab (1009:1009:1009) (981:981:981))
        (PORT datad (1759:1759:1759) (1832:1832:1832))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1065:1065:1065) (1055:1055:1055))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (1411:1411:1411) (1464:1464:1464))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[13\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (989:989:989))
        (PORT datab (2169:2169:2169) (2181:2181:2181))
        (PORT datad (946:946:946) (983:983:983))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (635:635:635) (662:662:662))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (2015:2015:2015) (2143:2143:2143))
        (PORT sload (1127:1127:1127) (1162:1162:1162))
        (PORT ena (1504:1504:1504) (1509:1509:1509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1953:1953:1953) (2022:2022:2022))
        (PORT datab (1716:1716:1716) (1755:1755:1755))
        (PORT datac (678:678:678) (713:713:713))
        (PORT datad (270:270:270) (352:352:352))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3363:3363:3363) (3319:3319:3319))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3435:3435:3435))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (6910:6910:6910) (6751:6751:6751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (4152:4152:4152))
        (PORT d[1] (4221:4221:4221) (4275:4275:4275))
        (PORT d[2] (3744:3744:3744) (3904:3904:3904))
        (PORT d[3] (4331:4331:4331) (4538:4538:4538))
        (PORT d[4] (6932:6932:6932) (7032:7032:7032))
        (PORT d[5] (6140:6140:6140) (6175:6175:6175))
        (PORT d[6] (5339:5339:5339) (5520:5520:5520))
        (PORT d[7] (3341:3341:3341) (3316:3316:3316))
        (PORT d[8] (4178:4178:4178) (4287:4287:4287))
        (PORT d[9] (5117:5117:5117) (5199:5199:5199))
        (PORT d[10] (6564:6564:6564) (6779:6779:6779))
        (PORT d[11] (4915:4915:4915) (5005:5005:5005))
        (PORT d[12] (3423:3423:3423) (3507:3507:3507))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (6906:6906:6906) (6747:6747:6747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6351:6351:6351) (6138:6138:6138))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (6906:6906:6906) (6747:6747:6747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (3599:3599:3599))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (6910:6910:6910) (6751:6751:6751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT d[0] (6910:6910:6910) (6751:6751:6751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3253:3253:3253))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT ena (7870:7870:7870) (7777:7777:7777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4653:4653:4653) (4678:4678:4678))
        (PORT d[1] (3802:3802:3802) (3806:3806:3806))
        (PORT d[2] (2573:2573:2573) (2652:2652:2652))
        (PORT d[3] (5019:5019:5019) (5235:5235:5235))
        (PORT d[4] (4576:4576:4576) (4516:4516:4516))
        (PORT d[5] (5361:5361:5361) (5323:5323:5323))
        (PORT d[6] (4472:4472:4472) (4437:4437:4437))
        (PORT d[7] (6992:6992:6992) (6890:6890:6890))
        (PORT d[8] (3575:3575:3575) (3655:3655:3655))
        (PORT d[9] (4643:4643:4643) (4615:4615:4615))
        (PORT d[10] (5212:5212:5212) (5141:5141:5141))
        (PORT d[11] (4368:4368:4368) (4343:4343:4343))
        (PORT d[12] (4827:4827:4827) (4953:4953:4953))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT ena (7866:7866:7866) (7773:7773:7773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4220:4220:4220) (4167:4167:4167))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT ena (7866:7866:7866) (7773:7773:7773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3114:3114:3114))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT ena (7870:7870:7870) (7777:7777:7777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (7870:7870:7870) (7777:7777:7777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1795:1795:1795))
        (PORT datab (3801:3801:3801) (4014:4014:4014))
        (PORT datac (3301:3301:3301) (3220:3220:3220))
        (PORT datad (1536:1536:1536) (1575:1575:1575))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2896:2896:2896))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT ena (7645:7645:7645) (7478:7478:7478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5376:5376:5376) (5463:5463:5463))
        (PORT d[1] (5040:5040:5040) (5108:5108:5108))
        (PORT d[2] (3309:3309:3309) (3467:3467:3467))
        (PORT d[3] (5675:5675:5675) (5873:5873:5873))
        (PORT d[4] (3394:3394:3394) (3345:3345:3345))
        (PORT d[5] (7156:7156:7156) (7181:7181:7181))
        (PORT d[6] (2562:2562:2562) (2551:2551:2551))
        (PORT d[7] (3123:3123:3123) (3112:3112:3112))
        (PORT d[8] (4968:4968:4968) (5090:5090:5090))
        (PORT d[9] (2962:2962:2962) (2933:2933:2933))
        (PORT d[10] (6587:6587:6587) (6796:6796:6796))
        (PORT d[11] (2574:2574:2574) (2582:2582:2582))
        (PORT d[12] (4476:4476:4476) (4559:4559:4559))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT ena (7641:7641:7641) (7474:7474:7474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3359:3359:3359))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT ena (7641:7641:7641) (7474:7474:7474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3194:3194:3194))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT ena (7645:7645:7645) (7478:7478:7478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT d[0] (7645:7645:7645) (7478:7478:7478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (3275:3275:3275))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT ena (8026:8026:8026) (7837:7837:7837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5227:5227:5227) (5329:5329:5329))
        (PORT d[1] (5328:5328:5328) (5406:5406:5406))
        (PORT d[2] (4196:4196:4196) (4403:4403:4403))
        (PORT d[3] (4857:4857:4857) (5110:5110:5110))
        (PORT d[4] (5757:5757:5757) (5737:5737:5737))
        (PORT d[5] (6970:6970:6970) (7054:7054:7054))
        (PORT d[6] (5591:5591:5591) (5710:5710:5710))
        (PORT d[7] (6040:6040:6040) (5981:5981:5981))
        (PORT d[8] (5711:5711:5711) (5858:5858:5858))
        (PORT d[9] (5339:5339:5339) (5482:5482:5482))
        (PORT d[10] (7337:7337:7337) (7583:7583:7583))
        (PORT d[11] (3559:3559:3559) (3635:3635:3635))
        (PORT d[12] (3657:3657:3657) (3855:3855:3855))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (PORT ena (8022:8022:8022) (7833:7833:7833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4652:4652:4652) (4420:4420:4420))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (PORT ena (8022:8022:8022) (7833:7833:7833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (4823:4823:4823))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT ena (8026:8026:8026) (7837:7837:7837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT d[0] (8026:8026:8026) (7837:7837:7837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (3800:3800:3800) (4014:4014:4014))
        (PORT datac (1914:1914:1914) (1867:1867:1867))
        (PORT datad (2735:2735:2735) (2699:2699:2699))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[26\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1888:1888:1888) (1845:1845:1845))
        (PORT datab (1688:1688:1688) (1662:1662:1662))
        (PORT datac (903:903:903) (888:888:888))
        (PORT datad (865:865:865) (943:943:943))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[26\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (737:737:737))
        (PORT datab (1141:1141:1141) (1144:1144:1144))
        (PORT datac (1584:1584:1584) (1572:1572:1572))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2119:2119:2119))
        (PORT ena (1750:1750:1750) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_dst_regnum\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (315:315:315))
        (PORT datab (822:822:822) (839:839:839))
        (PORT datac (1374:1374:1374) (1404:1404:1404))
        (PORT datad (1603:1603:1603) (1605:1605:1605))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_dst_regnum\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (747:747:747))
        (PORT datab (1449:1449:1449) (1493:1493:1493))
        (PORT datac (1896:1896:1896) (1882:1882:1882))
        (PORT datad (1220:1220:1220) (1169:1169:1169))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (763:763:763))
        (PORT datab (1637:1637:1637) (1694:1694:1694))
        (PORT datad (1314:1314:1314) (1284:1284:1284))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (636:636:636) (663:663:663))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sclr (1446:1446:1446) (1542:1542:1542))
        (PORT sload (1452:1452:1452) (1493:1493:1493))
        (PORT ena (1537:1537:1537) (1547:1547:1547))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1496:1496:1496))
        (PORT datab (849:849:849) (899:899:899))
        (PORT datac (1043:1043:1043) (1101:1101:1101))
        (PORT datad (1073:1073:1073) (1119:1119:1119))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_addr\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (455:455:455))
        (PORT datac (1766:1766:1766) (1806:1806:1806))
        (PORT datad (1000:1000:1000) (1074:1074:1074))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1727:1727:1727) (1774:1774:1774))
        (PORT datab (517:517:517) (554:554:554))
        (PORT datac (1215:1215:1215) (1277:1277:1277))
        (PORT datad (934:934:934) (903:903:903))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT asdata (1486:1486:1486) (1519:1519:1519))
        (PORT clrn (2151:2151:2151) (2119:2119:2119))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[21\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (710:710:710))
        (PORT datab (2675:2675:2675) (2672:2672:2672))
        (PORT datac (212:212:212) (248:248:248))
        (PORT datad (1280:1280:1280) (1252:1252:1252))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[21\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datab (1136:1136:1136) (1138:1138:1138))
        (PORT datac (1581:1581:1581) (1569:1569:1569))
        (PORT datad (1237:1237:1237) (1209:1209:1209))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2119:2119:2119))
        (PORT ena (1750:1750:1750) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src2\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1531:1531:1531))
        (PORT datab (1310:1310:1310) (1379:1379:1379))
        (PORT datad (963:963:963) (912:912:912))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1493:1493:1493) (1509:1509:1509))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT sclr (974:974:974) (1015:1015:1015))
        (PORT sload (987:987:987) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[16\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1314:1314:1314))
        (PORT datab (2377:2377:2377) (2466:2466:2466))
        (PORT datac (1402:1402:1402) (1438:1438:1438))
        (PORT datad (816:816:816) (874:874:874))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[16\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (1740:1740:1740) (1702:1702:1702))
        (PORT datac (794:794:794) (813:813:813))
        (PORT datad (270:270:270) (353:353:353))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[16\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (970:970:970) (991:991:991))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[16\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1723:1723:1723) (1723:1723:1723))
        (PORT datab (1591:1591:1591) (1701:1701:1701))
        (PORT datac (2103:2103:2103) (2121:2121:2121))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[16\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1157:1157:1157))
        (PORT datab (1679:1679:1679) (1651:1651:1651))
        (PORT datac (410:410:410) (420:420:420))
        (PORT datad (715:715:715) (719:719:719))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[16\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1062:1062:1062) (1041:1041:1041))
        (PORT datac (1027:1027:1027) (1013:1013:1013))
        (PORT datad (1886:1886:1886) (1873:1873:1873))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[16\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (457:457:457))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1396:1396:1396) (1398:1398:1398))
        (PORT datad (1492:1492:1492) (1509:1509:1509))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (2024:2024:2024))
        (PORT datab (1714:1714:1714) (1753:1753:1753))
        (PORT datac (778:778:778) (824:824:824))
        (PORT datad (732:732:732) (793:793:793))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2173w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (375:375:375))
        (PORT datab (1629:1629:1629) (1666:1666:1666))
        (PORT datac (258:258:258) (317:317:317))
        (PORT datad (258:258:258) (304:304:304))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2270:2270:2270))
        (PORT clk (2522:2522:2522) (2553:2553:2553))
        (PORT ena (4476:4476:4476) (4519:4519:4519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2058:2058:2058))
        (PORT d[1] (3915:3915:3915) (3951:3951:3951))
        (PORT d[2] (1840:1840:1840) (1882:1882:1882))
        (PORT d[3] (1868:1868:1868) (1927:1927:1927))
        (PORT d[4] (3492:3492:3492) (3428:3428:3428))
        (PORT d[5] (4140:4140:4140) (4049:4049:4049))
        (PORT d[6] (5502:5502:5502) (5543:5543:5543))
        (PORT d[7] (4424:4424:4424) (4517:4517:4517))
        (PORT d[8] (4938:4938:4938) (5000:5000:5000))
        (PORT d[9] (5760:5760:5760) (5737:5737:5737))
        (PORT d[10] (3836:3836:3836) (3782:3782:3782))
        (PORT d[11] (4854:4854:4854) (5024:5024:5024))
        (PORT d[12] (3188:3188:3188) (3302:3302:3302))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (PORT ena (4472:4472:4472) (4515:4515:4515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6093:6093:6093) (6313:6313:6313))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (PORT ena (4472:4472:4472) (4515:4515:4515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3130:3130:3130))
        (PORT clk (2522:2522:2522) (2553:2553:2553))
        (PORT ena (4476:4476:4476) (4519:4519:4519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2553:2553:2553))
        (PORT d[0] (4476:4476:4476) (4519:4519:4519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2546:2546:2546))
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (PORT ena (4446:4446:4446) (4490:4490:4490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3125:3125:3125))
        (PORT d[1] (5265:5265:5265) (5250:5250:5250))
        (PORT d[2] (1827:1827:1827) (1867:1867:1867))
        (PORT d[3] (2193:2193:2193) (2234:2234:2234))
        (PORT d[4] (5642:5642:5642) (5582:5582:5582))
        (PORT d[5] (3837:3837:3837) (3754:3754:3754))
        (PORT d[6] (5525:5525:5525) (5490:5490:5490))
        (PORT d[7] (4399:4399:4399) (4490:4490:4490))
        (PORT d[8] (2369:2369:2369) (2319:2319:2319))
        (PORT d[9] (5728:5728:5728) (5700:5700:5700))
        (PORT d[10] (4180:4180:4180) (4119:4119:4119))
        (PORT d[11] (4855:4855:4855) (5025:5025:5025))
        (PORT d[12] (3240:3240:3240) (3359:3359:3359))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (PORT ena (4442:4442:4442) (4486:4486:4486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3706:3706:3706))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (PORT ena (4442:4442:4442) (4486:4486:4486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3095:3095:3095))
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (PORT ena (4446:4446:4446) (4490:4490:4490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (PORT d[0] (4446:4446:4446) (4490:4490:4490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2599:2599:2599))
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (PORT ena (3645:3645:3645) (3667:3667:3667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2034:2034:2034))
        (PORT d[1] (2601:2601:2601) (2557:2557:2557))
        (PORT d[2] (4399:4399:4399) (4547:4547:4547))
        (PORT d[3] (3511:3511:3511) (3675:3675:3675))
        (PORT d[4] (1998:1998:1998) (1955:1955:1955))
        (PORT d[5] (2297:2297:2297) (2243:2243:2243))
        (PORT d[6] (1428:1428:1428) (1414:1414:1414))
        (PORT d[7] (1412:1412:1412) (1415:1415:1415))
        (PORT d[8] (6109:6109:6109) (6232:6232:6232))
        (PORT d[9] (3699:3699:3699) (3671:3671:3671))
        (PORT d[10] (2008:2008:2008) (1984:1984:1984))
        (PORT d[11] (1427:1427:1427) (1428:1428:1428))
        (PORT d[12] (3423:3423:3423) (3476:3476:3476))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT ena (3641:3641:3641) (3663:3663:3663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4313:4313:4313) (4407:4407:4407))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT ena (3641:3641:3641) (3663:3663:3663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (1980:1980:1980))
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (PORT ena (3645:3645:3645) (3667:3667:3667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (PORT d[0] (3645:3645:3645) (3667:3667:3667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3073:3073:3073) (3138:3138:3138))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (PORT ena (7412:7412:7412) (7337:7337:7337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4712:4712:4712) (4783:4783:4783))
        (PORT d[1] (5039:5039:5039) (5072:5072:5072))
        (PORT d[2] (3297:3297:3297) (3392:3392:3392))
        (PORT d[3] (3506:3506:3506) (3658:3658:3658))
        (PORT d[4] (7108:7108:7108) (6961:6961:6961))
        (PORT d[5] (5519:5519:5519) (5384:5384:5384))
        (PORT d[6] (5656:5656:5656) (5885:5885:5885))
        (PORT d[7] (4930:4930:4930) (4988:4988:4988))
        (PORT d[8] (4960:4960:4960) (5070:5070:5070))
        (PORT d[9] (5182:5182:5182) (5261:5261:5261))
        (PORT d[10] (5219:5219:5219) (5226:5226:5226))
        (PORT d[11] (4959:4959:4959) (5022:5022:5022))
        (PORT d[12] (3977:3977:3977) (4128:4128:4128))
        (PORT clk (2541:2541:2541) (2570:2570:2570))
        (PORT ena (7408:7408:7408) (7333:7333:7333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4743:4743:4743) (4821:4821:4821))
        (PORT clk (2541:2541:2541) (2570:2570:2570))
        (PORT ena (7408:7408:7408) (7333:7333:7333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3395:3395:3395))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (PORT ena (7412:7412:7412) (7337:7337:7337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (PORT d[0] (7412:7412:7412) (7337:7337:7337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2109:2109:2109) (2166:2166:2166))
        (PORT datab (1424:1424:1424) (1395:1395:1395))
        (PORT datac (1744:1744:1744) (1792:1792:1792))
        (PORT datad (2116:2116:2116) (2161:2161:2161))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1848:1848:1848) (1781:1781:1781))
        (PORT datab (2161:2161:2161) (2203:2203:2203))
        (PORT datac (1523:1523:1523) (1551:1551:1551))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[25\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1886:1886:1886) (1842:1842:1842))
        (PORT datab (893:893:893) (979:979:979))
        (PORT datac (600:600:600) (586:586:586))
        (PORT datad (373:373:373) (375:375:375))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[25\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (757:757:757))
        (PORT datab (1136:1136:1136) (1138:1138:1138))
        (PORT datac (1580:1580:1580) (1568:1568:1568))
        (PORT datad (258:258:258) (331:331:331))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2119:2119:2119))
        (PORT ena (1750:1750:1750) (1722:1722:1722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_dst_regnum\[3\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1451:1451:1451))
        (PORT datab (825:825:825) (842:842:842))
        (PORT datac (1683:1683:1683) (1710:1710:1710))
        (PORT datad (228:228:228) (266:266:266))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_dst_regnum\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1667:1667:1667))
        (PORT datab (720:720:720) (725:725:725))
        (PORT datad (1077:1077:1077) (1132:1132:1132))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1008:1008:1008) (992:992:992))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT sload (1663:1663:1663) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[10\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1673:1673:1673))
        (PORT datab (1215:1215:1215) (1203:1203:1203))
        (PORT datad (690:690:690) (695:695:695))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (794:794:794) (797:797:797))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (2015:2015:2015) (2143:2143:2143))
        (PORT sload (1127:1127:1127) (1162:1162:1162))
        (PORT ena (1504:1504:1504) (1509:1509:1509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1403:1403:1403))
        (PORT datab (776:776:776) (778:778:778))
        (PORT datac (1568:1568:1568) (1661:1661:1661))
        (PORT datad (1516:1516:1516) (1561:1561:1561))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (265:265:265))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datab (1092:1092:1092) (1108:1108:1108))
        (PORT datac (465:465:465) (529:529:529))
        (PORT datad (516:516:516) (586:586:586))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|update_grant\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (813:813:813) (868:868:868))
        (PORT datad (243:243:243) (275:275:275))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (311:311:311))
        (PORT datab (1094:1094:1094) (1110:1110:1110))
        (PORT datad (243:243:243) (275:275:275))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2131:2131:2131))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2131:2131:2131))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|grant\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (474:474:474))
        (PORT datab (471:471:471) (527:527:527))
        (PORT datac (1030:1030:1030) (1028:1028:1028))
        (PORT datad (752:752:752) (798:798:798))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2130:2130:2130))
        (PORT ena (1172:1172:1172) (1155:1155:1155))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|src_channel\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1235:1235:1235))
        (PORT datab (1131:1131:1131) (1134:1134:1134))
        (PORT datac (732:732:732) (737:737:737))
        (PORT datad (737:737:737) (755:755:755))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1332:1332:1332))
        (PORT datab (1597:1597:1597) (1618:1618:1618))
        (PORT datac (724:724:724) (731:731:731))
        (PORT datad (952:952:952) (977:977:977))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (746:746:746))
        (PORT datab (1089:1089:1089) (1104:1104:1104))
        (PORT datac (727:727:727) (739:739:739))
        (PORT datad (514:514:514) (583:583:583))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|wren\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1156:1156:1156))
        (PORT datab (1578:1578:1578) (1636:1636:1636))
        (PORT datac (811:811:811) (865:865:865))
        (PORT datad (229:229:229) (251:251:251))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2143w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (379:379:379))
        (PORT datab (1633:1633:1633) (1670:1670:1670))
        (PORT datac (262:262:262) (321:321:321))
        (PORT datad (259:259:259) (305:305:305))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5324:5324:5324) (5203:5203:5203))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (5249:5249:5249) (5295:5295:5295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3144:3144:3144))
        (PORT d[1] (5121:5121:5121) (5208:5208:5208))
        (PORT d[2] (2937:2937:2937) (3017:3017:3017))
        (PORT d[3] (2618:2618:2618) (2718:2718:2718))
        (PORT d[4] (3147:3147:3147) (3085:3085:3085))
        (PORT d[5] (7648:7648:7648) (7691:7691:7691))
        (PORT d[6] (4919:4919:4919) (4988:4988:4988))
        (PORT d[7] (4807:4807:4807) (4904:4904:4904))
        (PORT d[8] (4305:4305:4305) (4377:4377:4377))
        (PORT d[9] (5563:5563:5563) (5717:5717:5717))
        (PORT d[10] (3394:3394:3394) (3333:3333:3333))
        (PORT d[11] (4405:4405:4405) (4568:4568:4568))
        (PORT d[12] (2867:2867:2867) (2984:2984:2984))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (5245:5245:5245) (5291:5291:5291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3581:3581:3581) (3663:3663:3663))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (5245:5245:5245) (5291:5291:5291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5379:5379:5379) (5412:5412:5412))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (5249:5249:5249) (5295:5295:5295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (5249:5249:5249) (5295:5295:5295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4002:4002:4002) (3904:3904:3904))
        (PORT clk (2522:2522:2522) (2547:2547:2547))
        (PORT ena (5937:5937:5937) (5881:5881:5881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3252:3252:3252))
        (PORT d[1] (4678:4678:4678) (4783:4783:4783))
        (PORT d[2] (2516:2516:2516) (2617:2617:2617))
        (PORT d[3] (3237:3237:3237) (3337:3337:3337))
        (PORT d[4] (4473:4473:4473) (4380:4380:4380))
        (PORT d[5] (6477:6477:6477) (6564:6564:6564))
        (PORT d[6] (3819:3819:3819) (3877:3877:3877))
        (PORT d[7] (5110:5110:5110) (5194:5194:5194))
        (PORT d[8] (3607:3607:3607) (3679:3679:3679))
        (PORT d[9] (5582:5582:5582) (5772:5772:5772))
        (PORT d[10] (4040:4040:4040) (4005:4005:4005))
        (PORT d[11] (4870:4870:4870) (5082:5082:5082))
        (PORT d[12] (3213:3213:3213) (3345:3345:3345))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (PORT ena (5933:5933:5933) (5877:5877:5877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4806:4806:4806) (4664:4664:4664))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (PORT ena (5933:5933:5933) (5877:5877:5877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4657:4657:4657) (4696:4696:4696))
        (PORT clk (2522:2522:2522) (2547:2547:2547))
        (PORT ena (5937:5937:5937) (5881:5881:5881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2547:2547:2547))
        (PORT d[0] (5937:5937:5937) (5881:5881:5881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1901:1901:1901))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (7365:7365:7365) (7280:7280:7280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5173:5173:5173) (5265:5265:5265))
        (PORT d[1] (5835:5835:5835) (5941:5941:5941))
        (PORT d[2] (3666:3666:3666) (3803:3803:3803))
        (PORT d[3] (3629:3629:3629) (3758:3758:3758))
        (PORT d[4] (3241:3241:3241) (3205:3205:3205))
        (PORT d[5] (3516:3516:3516) (3583:3583:3583))
        (PORT d[6] (3702:3702:3702) (3717:3717:3717))
        (PORT d[7] (4654:4654:4654) (4693:4693:4693))
        (PORT d[8] (5125:5125:5125) (5261:5261:5261))
        (PORT d[9] (2994:2994:2994) (3108:3108:3108))
        (PORT d[10] (3969:3969:3969) (4008:4008:4008))
        (PORT d[11] (4024:4024:4024) (4138:4138:4138))
        (PORT d[12] (3502:3502:3502) (3580:3580:3580))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (PORT ena (7361:7361:7361) (7276:7276:7276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5123:5123:5123) (5172:5172:5172))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (PORT ena (7361:7361:7361) (7276:7276:7276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4795:4795:4795) (4797:4797:4797))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (7365:7365:7365) (7280:7280:7280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (7365:7365:7365) (7280:7280:7280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1593:1593:1593))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT ena (7029:7029:7029) (6929:6929:6929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4806:4806:4806) (4899:4899:4899))
        (PORT d[1] (5881:5881:5881) (5990:5990:5990))
        (PORT d[2] (3318:3318:3318) (3461:3461:3461))
        (PORT d[3] (3318:3318:3318) (3452:3452:3452))
        (PORT d[4] (3267:3267:3267) (3233:3233:3233))
        (PORT d[5] (3209:3209:3209) (3284:3284:3284))
        (PORT d[6] (3410:3410:3410) (3433:3433:3433))
        (PORT d[7] (4615:4615:4615) (4647:4647:4647))
        (PORT d[8] (5117:5117:5117) (5255:5255:5255))
        (PORT d[9] (3916:3916:3916) (3998:3998:3998))
        (PORT d[10] (3938:3938:3938) (3971:3971:3971))
        (PORT d[11] (5207:5207:5207) (5282:5282:5282))
        (PORT d[12] (3793:3793:3793) (3846:3846:3846))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (7025:7025:7025) (6925:6925:6925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5432:5432:5432) (5523:5523:5523))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (7025:7025:7025) (6925:6925:6925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5125:5125:5125) (5121:5121:5121))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT ena (7029:7029:7029) (6929:6929:6929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT d[0] (7029:7029:7029) (6929:6929:6929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2376:2376:2376) (2336:2336:2336))
        (PORT datab (3085:3085:3085) (3309:3309:3309))
        (PORT datac (1705:1705:1705) (1744:1744:1744))
        (PORT datad (2271:2271:2271) (2222:2222:2222))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2606:2606:2606) (2467:2467:2467))
        (PORT datab (3083:3083:3083) (3308:3308:3308))
        (PORT datac (2832:2832:2832) (2867:2867:2867))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[19\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (295:295:295))
        (PORT datab (2051:2051:2051) (2074:2074:2074))
        (PORT datac (2471:2471:2471) (2390:2390:2390))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[19\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1076:1076:1076))
        (PORT datab (1708:1708:1708) (1678:1678:1678))
        (PORT datac (1890:1890:1890) (1844:1844:1844))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2121:2121:2121))
        (PORT ena (2012:2012:2012) (1951:1951:1951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_dst_regnum\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1815:1815:1815) (1888:1888:1888))
        (PORT datab (823:823:823) (840:840:840))
        (PORT datac (1613:1613:1613) (1647:1647:1647))
        (PORT datad (230:230:230) (268:268:268))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_dst_regnum\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1480:1480:1480))
        (PORT datab (1589:1589:1589) (1636:1636:1636))
        (PORT datad (962:962:962) (945:945:945))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1099:1099:1099) (1096:1096:1096))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sload (2530:2530:2530) (2521:2521:2521))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[14\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1671:1671:1671))
        (PORT datab (1191:1191:1191) (1182:1182:1182))
        (PORT datad (697:697:697) (689:689:689))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (790:790:790) (795:795:795))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (2015:2015:2015) (2143:2143:2143))
        (PORT sload (1127:1127:1127) (1162:1162:1162))
        (PORT ena (1504:1504:1504) (1509:1509:1509))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (598:598:598))
        (PORT datab (313:313:313) (400:400:400))
        (PORT datac (280:280:280) (365:365:365))
        (PORT datad (281:281:281) (357:357:357))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1565:1565:1565) (1608:1608:1608))
        (PORT datac (1566:1566:1566) (1659:1659:1659))
        (PORT datad (1356:1356:1356) (1354:1354:1354))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (486:486:486))
        (PORT datac (750:750:750) (806:806:806))
        (PORT datad (482:482:482) (538:538:538))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (720:720:720))
        (PORT datab (564:564:564) (630:630:630))
        (PORT datac (1547:1547:1547) (1605:1605:1605))
        (PORT datad (696:696:696) (697:697:697))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (756:756:756) (759:759:759))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux\|src0_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1147:1147:1147) (1190:1190:1190))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent\|local_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (562:562:562) (629:629:629))
        (PORT datac (813:813:813) (868:868:868))
        (PORT datad (1239:1239:1239) (1206:1206:1206))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator\|read_latency_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (772:772:772))
        (PORT datab (2673:2673:2673) (2719:2719:2719))
        (PORT datac (283:283:283) (369:369:369))
        (PORT datad (688:688:688) (688:688:688))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|onchip_mem_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_demux_001\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (895:895:895))
        (PORT datac (771:771:771) (820:820:820))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[16\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (830:830:830))
        (PORT datab (2697:2697:2697) (2678:2678:2678))
        (PORT datac (213:213:213) (249:249:249))
        (PORT datad (3304:3304:3304) (3198:3198:3198))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[16\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1333:1333:1333))
        (PORT datab (2503:2503:2503) (2419:2419:2419))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (1685:1685:1685) (1633:1633:1633))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_implicit_dst_eretaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (792:792:792) (782:782:782))
        (PORT datac (1628:1628:1628) (1652:1652:1652))
        (PORT datad (1050:1050:1050) (1098:1098:1098))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_dst_regnum\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (458:458:458))
        (PORT datab (1241:1241:1241) (1211:1211:1211))
        (PORT datac (218:218:218) (258:258:258))
        (PORT datad (1575:1575:1575) (1549:1549:1549))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_dst_regnum\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (814:814:814))
        (PORT datab (1669:1669:1669) (1716:1716:1716))
        (PORT datac (980:980:980) (1013:1013:1013))
        (PORT datad (238:238:238) (280:280:280))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_dst_regnum\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (824:824:824) (841:841:841))
        (PORT datac (1893:1893:1893) (1858:1858:1858))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_dst_regnum\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1406:1406:1406))
        (PORT datab (1138:1138:1138) (1182:1182:1182))
        (PORT datad (731:731:731) (719:719:719))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1760:1760:1760) (1735:1735:1735))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1655:1655:1655) (1692:1692:1692))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1105:1105:1105))
        (PORT datab (854:854:854) (924:924:924))
        (PORT datac (1404:1404:1404) (1442:1442:1442))
        (PORT datad (1256:1256:1256) (1285:1285:1285))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1108:1108:1108) (1148:1148:1148))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2153:2153:2153))
        (PORT ena (2269:2269:2269) (2252:2252:2252))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[8\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (2099:2099:2099) (2109:2109:2109))
        (PORT datac (1465:1465:1465) (1569:1569:1569))
        (PORT datad (1654:1654:1654) (1635:1635:1635))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[8\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (803:803:803))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (1467:1467:1467) (1486:1486:1486))
        (PORT datad (926:926:926) (950:950:950))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[8\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (735:735:735) (740:740:740))
        (PORT datac (210:210:210) (247:247:247))
        (PORT datad (272:272:272) (350:350:350))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[8\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (292:292:292))
        (PORT datab (1526:1526:1526) (1508:1508:1508))
        (PORT datac (1460:1460:1460) (1478:1478:1478))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2179:2179:2179) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1493:1493:1493))
        (PORT datab (1395:1395:1395) (1413:1413:1413))
        (PORT datac (1857:1857:1857) (1918:1918:1918))
        (PORT datad (1923:1923:1923) (1930:1930:1930))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1673:1673:1673))
        (PORT datac (1338:1338:1338) (1364:1364:1364))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (397:397:397))
        (PORT datab (1444:1444:1444) (1483:1483:1483))
        (PORT datac (776:776:776) (821:821:821))
        (PORT datad (266:266:266) (343:343:343))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1412:1412:1412))
        (PORT datad (1641:1641:1641) (1643:1643:1643))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (738:738:738))
        (PORT datab (765:765:765) (759:759:759))
        (PORT datac (953:953:953) (937:937:937))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|read_latency_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1468:1468:1468))
        (PORT datab (794:794:794) (829:829:829))
        (PORT datac (675:675:675) (678:678:678))
        (PORT datad (276:276:276) (362:362:362))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|read_latency_shift_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (779:779:779))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (677:677:677) (677:677:677))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (652:652:652))
        (PORT datac (2633:2633:2633) (2678:2678:2678))
        (PORT datad (620:620:620) (610:610:610))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (814:814:814))
        (PORT datab (245:245:245) (283:283:283))
        (PORT datac (216:216:216) (257:257:257))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (499:499:499))
        (PORT datab (757:757:757) (789:789:789))
        (PORT datad (2571:2571:2571) (2669:2669:2669))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (528:528:528))
        (PORT datab (2617:2617:2617) (2712:2712:2712))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (427:427:427) (451:451:451))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (476:476:476))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (506:506:506) (569:569:569))
        (PORT datad (243:243:243) (274:274:274))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|write_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (480:480:480))
        (PORT datab (257:257:257) (299:299:299))
        (PORT datad (431:431:431) (454:454:454))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_data_master_translator\|write_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1661:1661:1661))
        (PORT datab (516:516:516) (572:572:572))
        (PORT datac (1069:1069:1069) (1090:1090:1090))
        (PORT datad (345:345:345) (445:445:445))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (283:283:283))
        (PORT datad (336:336:336) (435:435:435))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT asdata (610:610:610) (636:636:636))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (PORT ena (993:993:993) (933:933:933))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (827:827:827) (835:835:835))
        (PORT datac (807:807:807) (855:855:855))
        (PORT datad (1068:1068:1068) (1066:1066:1066))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1096:1096:1096))
        (PORT datac (277:277:277) (358:358:358))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT asdata (1654:1654:1654) (1704:1704:1704))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (480:480:480))
        (PORT datad (230:230:230) (265:265:265))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_cnt\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (377:377:377))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1370:1370:1370) (1394:1394:1394))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (PORT sload (2608:2608:2608) (2716:2716:2716))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_cnt\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (379:379:379))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1480:1480:1480) (1507:1507:1507))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (PORT sload (2608:2608:2608) (2716:2716:2716))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_cnt\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (379:379:379))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1683:1683:1683) (1686:1686:1686))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (PORT sload (2608:2608:2608) (2716:2716:2716))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_cnt\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1722:1722:1722) (1728:1728:1728))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (PORT sload (2608:2608:2608) (2716:2716:2716))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_cnt\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (383:383:383))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1461:1461:1461) (1482:1482:1482))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (PORT sload (2608:2608:2608) (2716:2716:2716))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_done\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1928:1928:1928) (1994:1994:1994))
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_stall\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (290:290:290) (378:378:378))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_stall\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1049:1049:1049))
        (PORT datab (1916:1916:1916) (1860:1860:1860))
        (PORT datac (1765:1765:1765) (1745:1745:1745))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_ld_stall\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1067:1067:1067) (1092:1092:1092))
        (PORT datac (1893:1893:1893) (1951:1951:1951))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_waiting_for_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_waiting_for_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1154:1154:1154))
        (PORT datab (780:780:780) (851:851:851))
        (PORT datad (395:395:395) (400:400:400))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_stall\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1518:1518:1518))
        (PORT datab (1067:1067:1067) (1092:1092:1092))
        (PORT datac (1330:1330:1330) (1358:1358:1358))
        (PORT datad (983:983:983) (976:976:976))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_stall\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1322:1322:1322))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_valid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (779:779:779) (850:850:850))
        (PORT datac (1031:1031:1031) (1018:1018:1018))
        (PORT datad (272:272:272) (352:352:352))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1198:1198:1198) (1297:1297:1297))
        (PORT datad (366:366:366) (485:485:485))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1409:1409:1409))
        (PORT datab (847:847:847) (917:917:917))
        (PORT datad (632:632:632) (611:611:611))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1642:1642:1642) (1654:1654:1654))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1655:1655:1655) (1692:1692:1692))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block0\|bit_7\|stage_output\[23\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (964:964:964))
        (PORT datab (1503:1503:1503) (1530:1530:1530))
        (PORT datac (798:798:798) (848:848:848))
        (PORT datad (1708:1708:1708) (1720:1720:1720))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_7\|stage_output\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1046:1046:1046))
        (PORT datab (251:251:251) (293:293:293))
        (PORT datac (1253:1253:1253) (1223:1223:1223))
        (PORT datad (1473:1473:1473) (1494:1494:1494))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[23\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1377:1377:1377))
        (PORT datab (1360:1360:1360) (1338:1338:1338))
        (PORT datac (717:717:717) (725:725:725))
        (PORT datad (1297:1297:1297) (1318:1318:1318))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block3\|bit_6\|stage_output\[23\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1221:1221:1221))
        (PORT datac (730:730:730) (736:736:736))
        (PORT datad (405:405:405) (413:413:413))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (662:662:662))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1706:1706:1706) (1733:1733:1733))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1068:1068:1068))
        (PORT datab (1818:1818:1818) (1794:1794:1794))
        (PORT datac (1707:1707:1707) (1733:1733:1733))
        (PORT datad (812:812:812) (868:868:868))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|cascade_block1\|bit_6\|stage_output\[23\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (685:685:685) (676:676:676))
        (PORT datac (820:820:820) (868:868:868))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (948:948:948))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1352:1352:1352) (1354:1354:1354))
        (PORT datad (1829:1829:1829) (1865:1865:1865))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1861:1861:1861) (1896:1896:1896))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (740:740:740) (746:746:746))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|crc_value\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (PORT ena (2361:2361:2361) (2320:2320:2320))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[7\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (843:843:843) (906:906:906))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT ena (2719:2719:2719) (2666:2666:2666))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[7\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1766:1766:1766))
        (PORT datab (1019:1019:1019) (1048:1048:1048))
        (PORT datac (1594:1594:1594) (1731:1731:1731))
        (PORT datad (2785:2785:2785) (2793:2793:2793))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[7\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1221:1221:1221))
        (PORT datac (1450:1450:1450) (1496:1496:1496))
        (PORT datad (1705:1705:1705) (1713:1713:1713))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[7\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1567:1567:1567) (1531:1531:1531))
        (PORT datac (1422:1422:1422) (1425:1425:1425))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[7\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1439:1439:1439))
        (PORT datab (818:818:818) (896:896:896))
        (PORT datac (816:816:816) (893:893:893))
        (PORT datad (1600:1600:1600) (1655:1655:1655))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[7\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1008:1008:1008))
        (PORT datac (1079:1079:1079) (1126:1126:1126))
        (PORT datad (1497:1497:1497) (1515:1515:1515))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[7\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (417:417:417))
        (PORT datab (1674:1674:1674) (1645:1645:1645))
        (PORT datac (1397:1397:1397) (1399:1399:1399))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1678:1678:1678))
        (PORT datab (1123:1123:1123) (1181:1181:1181))
        (PORT datac (1088:1088:1088) (1149:1149:1149))
        (PORT datad (1559:1559:1559) (1618:1618:1618))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_addr\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (457:457:457))
        (PORT datab (1042:1042:1042) (1118:1118:1118))
        (PORT datac (788:788:788) (836:836:836))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (527:527:527))
        (PORT datab (1086:1086:1086) (1077:1077:1077))
        (PORT datac (1368:1368:1368) (1399:1399:1399))
        (PORT datad (1031:1031:1031) (1045:1045:1045))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2012:2012:2012) (1953:1953:1953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[31\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (793:793:793))
        (PORT datab (855:855:855) (921:921:921))
        (PORT datac (1062:1062:1062) (1111:1111:1111))
        (PORT datad (761:761:761) (812:812:812))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[31\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (856:856:856) (922:922:922))
        (PORT datad (715:715:715) (722:722:722))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1167:1167:1167) (1214:1214:1214))
        (PORT sload (1742:1742:1742) (1774:1774:1774))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1267:1267:1267))
        (PORT datab (1125:1125:1125) (1164:1164:1164))
        (PORT datac (1397:1397:1397) (1443:1443:1443))
        (PORT datad (1745:1745:1745) (1745:1745:1745))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1191:1191:1191) (1229:1229:1229))
        (PORT datac (1046:1046:1046) (1065:1065:1065))
        (PORT datad (999:999:999) (1025:1025:1025))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1089:1089:1089))
        (PORT datab (408:408:408) (416:416:416))
        (PORT datac (1048:1048:1048) (1043:1043:1043))
        (PORT datad (1044:1044:1044) (1019:1019:1019))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1793:1793:1793) (1758:1758:1758))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[30\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1775:1775:1775) (1760:1760:1760))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (894:894:894))
        (PORT datab (1101:1101:1101) (1119:1119:1119))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (943:943:943) (970:970:970))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1715:1715:1715))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1411:1411:1411))
        (PORT datab (1126:1126:1126) (1185:1185:1185))
        (PORT datac (1081:1081:1081) (1142:1142:1142))
        (PORT datad (804:804:804) (853:853:853))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_addr\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1184:1184:1184) (1221:1221:1221))
        (PORT datac (1718:1718:1718) (1740:1740:1740))
        (PORT datad (260:260:260) (334:334:334))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1723:1723:1723) (1769:1769:1769))
        (PORT datab (1062:1062:1062) (1036:1036:1036))
        (PORT datac (1218:1218:1218) (1281:1281:1281))
        (PORT datad (486:486:486) (510:510:510))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT asdata (1376:1376:1376) (1393:1393:1393))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[13\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2939:2939:2939) (2914:2914:2914))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (1024:1024:1024) (1015:1015:1015))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[13\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1350:1350:1350))
        (PORT datab (2176:2176:2176) (2121:2121:2121))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT ena (1995:1995:1995) (1933:1933:1933))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_shift_rot_right\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1482:1482:1482))
        (PORT datab (1312:1312:1312) (1306:1306:1306))
        (PORT datac (1338:1338:1338) (1369:1369:1369))
        (PORT datad (1603:1603:1603) (1642:1642:1642))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_shift_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result_nxt\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1883:1883:1883) (1917:1917:1917))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datad (458:458:458) (509:509:509))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_shift_rot_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1422:1422:1422) (1441:1441:1441))
        (PORT clrn (2177:2177:2177) (2148:2148:2148))
        (PORT sload (2224:2224:2224) (2367:2367:2367))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1033:1033:1033) (1063:1063:1063))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2430:2430:2430) (2398:2398:2398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu_custom_instruction_master_multi_xconnect\|ci_slave_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2499:2499:2499) (2547:2547:2547))
        (PORT datab (1625:1625:1625) (1763:1763:1763))
        (PORT datac (1716:1716:1716) (1718:1718:1718))
        (PORT datad (1005:1005:1005) (1032:1032:1032))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1154:1154:1154))
        (PORT datab (741:741:741) (787:787:787))
        (PORT datac (816:816:816) (893:893:893))
        (PORT datad (786:786:786) (856:856:856))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[4\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1014:1014:1014))
        (PORT datab (1459:1459:1459) (1475:1475:1475))
        (PORT datac (1568:1568:1568) (1572:1572:1572))
        (PORT datad (430:430:430) (442:442:442))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[4\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (401:401:401))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1884:1884:1884) (1827:1827:1827))
        (PORT datad (1410:1410:1410) (1417:1417:1417))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[4\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (1310:1310:1310) (1283:1283:1283))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1165:1165:1165))
        (PORT datab (1123:1123:1123) (1182:1182:1182))
        (PORT datac (1088:1088:1088) (1149:1149:1149))
        (PORT datad (1684:1684:1684) (1692:1692:1692))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_addr\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1115:1115:1115) (1137:1137:1137))
        (PORT datac (1020:1020:1020) (1052:1052:1052))
        (PORT datad (318:318:318) (406:406:406))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1733:1733:1733) (1782:1782:1782))
        (PORT datab (512:512:512) (547:547:547))
        (PORT datac (1209:1209:1209) (1270:1270:1270))
        (PORT datad (975:975:975) (963:963:963))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT asdata (1705:1705:1705) (1703:1703:1703))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[12\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (835:835:835))
        (PORT datab (2702:2702:2702) (2684:2684:2684))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[12\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2502:2502:2502) (2417:2417:2417))
        (PORT datab (677:677:677) (722:722:722))
        (PORT datac (1321:1321:1321) (1291:1291:1291))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (1685:1685:1685) (1633:1633:1633))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_shift_logical\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (973:973:973) (947:947:947))
        (PORT datac (1585:1585:1585) (1600:1600:1600))
        (PORT datad (1101:1101:1101) (1147:1147:1147))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_shift_rot\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (700:700:700) (737:737:737))
        (PORT datad (1321:1321:1321) (1337:1337:1337))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[14\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1105:1105:1105))
        (PORT datab (982:982:982) (1002:1002:1002))
        (PORT datac (1400:1400:1400) (1436:1436:1436))
        (PORT datad (814:814:814) (872:872:872))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[14\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1021:1021:1021) (1055:1055:1055))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2180:2180:2180) (2153:2153:2153))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[14\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1721:1721:1721))
        (PORT datab (1590:1590:1590) (1700:1700:1700))
        (PORT datac (2102:2102:2102) (2119:2119:2119))
        (PORT datad (253:253:253) (325:325:325))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[14\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1157:1157:1157))
        (PORT datab (1546:1546:1546) (1560:1560:1560))
        (PORT datac (418:418:418) (429:429:429))
        (PORT datad (710:710:710) (712:712:712))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[14\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1673:1673:1673) (1644:1644:1644))
        (PORT datac (214:214:214) (250:250:250))
        (PORT datad (475:475:475) (525:525:525))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[14\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (654:654:654) (656:656:656))
        (PORT datac (212:212:212) (248:248:248))
        (PORT datad (1492:1492:1492) (1508:1508:1508))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|Equal2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1410:1410:1410))
        (PORT datab (983:983:983) (968:968:968))
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (1641:1641:1641) (1643:1643:1643))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|src_channel\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1365:1365:1365) (1420:1420:1420))
        (PORT datad (1486:1486:1486) (1532:1532:1532))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|src_channel\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (263:263:263) (305:305:305))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux_001\|src1_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1030:1030:1030))
        (PORT datab (759:759:759) (773:773:773))
        (PORT datac (724:724:724) (732:732:732))
        (PORT datad (1061:1061:1061) (1072:1072:1072))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|grant\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (321:321:321))
        (PORT datab (520:520:520) (595:595:595))
        (PORT datad (1064:1064:1064) (1071:1071:1071))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2192:2192:2192))
        (PORT asdata (771:771:771) (776:776:776))
        (PORT clrn (2161:2161:2161) (2130:2130:2130))
        (PORT ena (1172:1172:1172) (1155:1155:1155))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1954:1954:1954) (2023:2023:2023))
        (PORT datab (1715:1715:1715) (1754:1754:1754))
        (PORT datac (727:727:727) (793:793:793))
        (PORT datad (272:272:272) (349:349:349))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2123w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (369:369:369))
        (PORT datab (1624:1624:1624) (1659:1659:1659))
        (PORT datac (251:251:251) (309:309:309))
        (PORT datad (257:257:257) (303:303:303))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2645:2645:2645))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT ena (6572:6572:6572) (6523:6523:6523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3594:3594:3594))
        (PORT d[1] (5284:5284:5284) (5351:5351:5351))
        (PORT d[2] (2890:2890:2890) (2991:2991:2991))
        (PORT d[3] (3238:3238:3238) (3338:3338:3338))
        (PORT d[4] (4164:4164:4164) (4093:4093:4093))
        (PORT d[5] (6811:6811:6811) (6889:6889:6889))
        (PORT d[6] (3820:3820:3820) (3882:3882:3882))
        (PORT d[7] (4087:4087:4087) (4179:4179:4179))
        (PORT d[8] (3637:3637:3637) (3715:3715:3715))
        (PORT d[9] (5940:5940:5940) (6115:6115:6115))
        (PORT d[10] (4041:4041:4041) (4006:4006:4006))
        (PORT d[11] (4818:4818:4818) (5033:5033:5033))
        (PORT d[12] (3221:3221:3221) (3354:3354:3354))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (6568:6568:6568) (6519:6519:6519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4791:4791:4791) (4649:4649:4649))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (6568:6568:6568) (6519:6519:6519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3641:3641:3641))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT ena (6572:6572:6572) (6523:6523:6523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT d[0] (6572:6572:6572) (6523:6523:6523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2325:2325:2325))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (7777:7777:7777) (7704:7704:7704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5190:5190:5190) (5101:5101:5101))
        (PORT d[1] (5413:5413:5413) (5448:5448:5448))
        (PORT d[2] (2266:2266:2266) (2342:2342:2342))
        (PORT d[3] (3489:3489:3489) (3654:3654:3654))
        (PORT d[4] (4755:4755:4755) (4646:4646:4646))
        (PORT d[5] (5812:5812:5812) (5836:5836:5836))
        (PORT d[6] (6043:6043:6043) (6263:6263:6263))
        (PORT d[7] (4595:4595:4595) (4656:4656:4656))
        (PORT d[8] (5062:5062:5062) (5195:5195:5195))
        (PORT d[9] (5788:5788:5788) (5885:5885:5885))
        (PORT d[10] (4856:4856:4856) (4864:4864:4864))
        (PORT d[11] (4422:4422:4422) (4582:4582:4582))
        (PORT d[12] (3329:3329:3329) (3487:3487:3487))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (7773:7773:7773) (7700:7700:7700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3732:3732:3732))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (7773:7773:7773) (7700:7700:7700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4904:4904:4904) (4764:4764:4764))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (7777:7777:7777) (7704:7704:7704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT d[0] (7777:7777:7777) (7704:7704:7704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2879:2879:2879))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (5951:5951:5951) (5894:5894:5894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (3574:3574:3574))
        (PORT d[1] (4662:4662:4662) (4774:4774:4774))
        (PORT d[2] (2821:2821:2821) (2910:2910:2910))
        (PORT d[3] (2859:2859:2859) (2958:2958:2958))
        (PORT d[4] (4206:4206:4206) (4142:4142:4142))
        (PORT d[5] (6470:6470:6470) (6553:6553:6553))
        (PORT d[6] (3776:3776:3776) (3832:3832:3832))
        (PORT d[7] (4095:4095:4095) (4213:4213:4213))
        (PORT d[8] (3975:3975:3975) (4043:4043:4043))
        (PORT d[9] (5878:5878:5878) (6056:6056:6056))
        (PORT d[10] (3679:3679:3679) (3650:3650:3650))
        (PORT d[11] (4840:4840:4840) (5046:5046:5046))
        (PORT d[12] (3164:3164:3164) (3288:3288:3288))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (PORT ena (5947:5947:5947) (5890:5890:5890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4622:4622:4622) (4602:4602:4602))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (PORT ena (5947:5947:5947) (5890:5890:5890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4030:4030:4030) (3965:3965:3965))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (5951:5951:5951) (5894:5894:5894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (5951:5951:5951) (5894:5894:5894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2366:2366:2366))
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (PORT ena (7429:7429:7429) (7352:7352:7352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4720:4720:4720) (4792:4792:4792))
        (PORT d[1] (5066:5066:5066) (5100:5100:5100))
        (PORT d[2] (2230:2230:2230) (2316:2316:2316))
        (PORT d[3] (3479:3479:3479) (3630:3630:3630))
        (PORT d[4] (5180:5180:5180) (5067:5067:5067))
        (PORT d[5] (5577:5577:5577) (5448:5448:5448))
        (PORT d[6] (6361:6361:6361) (6586:6586:6586))
        (PORT d[7] (4930:4930:4930) (4987:4987:4987))
        (PORT d[8] (5057:5057:5057) (5192:5192:5192))
        (PORT d[9] (5215:5215:5215) (5295:5295:5295))
        (PORT d[10] (5212:5212:5212) (5218:5218:5218))
        (PORT d[11] (4998:4998:4998) (5062:5062:5062))
        (PORT d[12] (3997:3997:3997) (4147:4147:4147))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT ena (7425:7425:7425) (7348:7348:7348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4135:4135:4135) (4069:4069:4069))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT ena (7425:7425:7425) (7348:7348:7348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5218:5218:5218) (5074:5074:5074))
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (PORT ena (7429:7429:7429) (7352:7352:7352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (PORT d[0] (7429:7429:7429) (7352:7352:7352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1433:1433:1433))
        (PORT datab (2138:2138:2138) (2246:2246:2246))
        (PORT datac (2981:2981:2981) (3025:3025:3025))
        (PORT datad (1959:1959:1959) (1940:1940:1940))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2694:2694:2694) (2743:2743:2743))
        (PORT datab (2127:2127:2127) (2231:2231:2231))
        (PORT datac (2997:2997:2997) (2923:2923:2923))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1704:1704:1704))
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (3229:3229:3229) (3172:3172:3172))
        (PORT datad (216:216:216) (245:245:245))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (423:423:423) (481:481:481))
        (PORT datad (733:733:733) (722:722:722))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2141:2141:2141))
        (PORT ena (2358:2358:2358) (2289:2289:2289))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1654:1654:1654) (1680:1680:1680))
        (PORT datac (1714:1714:1714) (1752:1752:1752))
        (PORT datad (401:401:401) (408:408:408))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_custom\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1367:1367:1367) (1379:1379:1379))
        (PORT datad (1305:1305:1305) (1337:1337:1337))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (477:477:477))
        (PORT datab (267:267:267) (305:305:305))
        (PORT datac (1516:1516:1516) (1559:1559:1559))
        (PORT datad (1003:1003:1003) (986:986:986))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (768:768:768) (823:823:823))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT ena (2430:2430:2430) (2398:2398:2398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu_custom_instruction_master_multi_xconnect\|ci_slave_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1109:1109:1109))
        (PORT datab (1636:1636:1636) (1778:1778:1778))
        (PORT datac (2447:2447:2447) (2481:2481:2481))
        (PORT datad (1779:1779:1779) (1748:1748:1748))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[3\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1460:1460:1460))
        (PORT datab (1065:1065:1065) (1050:1050:1050))
        (PORT datac (1256:1256:1256) (1233:1233:1233))
        (PORT datad (922:922:922) (948:948:948))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (848:848:848))
        (PORT datab (2345:2345:2345) (2329:2329:2329))
        (PORT datac (739:739:739) (789:789:789))
        (PORT datad (730:730:730) (786:786:786))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[3\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (1460:1460:1460) (1476:1476:1476))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (637:637:637) (630:630:630))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[3\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1313:1313:1313) (1287:1287:1287))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2177:2177:2177) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1559:1559:1559))
        (PORT datab (1030:1030:1030) (1119:1119:1119))
        (PORT datac (1084:1084:1084) (1144:1144:1144))
        (PORT datad (1092:1092:1092) (1142:1142:1142))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_addr\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1113:1113:1113) (1165:1165:1165))
        (PORT datac (1023:1023:1023) (1055:1055:1055))
        (PORT datad (323:323:323) (422:422:422))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1732:1732:1732) (1781:1781:1781))
        (PORT datab (512:512:512) (548:548:548))
        (PORT datac (1210:1210:1210) (1271:1271:1271))
        (PORT datad (946:946:946) (911:911:911))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT asdata (1958:1958:1958) (1954:1954:1954))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (711:711:711))
        (PORT datab (2681:2681:2681) (2679:2679:2679))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[5\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (383:383:383))
        (PORT datab (783:783:783) (778:778:778))
        (PORT datac (699:699:699) (705:705:705))
        (PORT datad (628:628:628) (618:618:618))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (1441:1441:1441) (1415:1415:1415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_b_is_dst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1272:1272:1272))
        (PORT datab (1791:1791:1791) (1860:1860:1860))
        (PORT datac (1314:1314:1314) (1343:1343:1343))
        (PORT datad (1228:1228:1228) (1336:1336:1336))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_b_is_dst\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1581:1581:1581))
        (PORT datab (1419:1419:1419) (1478:1478:1478))
        (PORT datac (369:369:369) (380:380:380))
        (PORT datad (1224:1224:1224) (1331:1331:1331))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_b_is_dst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (813:813:813))
        (PORT datab (1655:1655:1655) (1682:1682:1682))
        (PORT datac (1717:1717:1717) (1756:1756:1756))
        (PORT datad (406:406:406) (413:413:413))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_dst_regnum\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (314:314:314))
        (PORT datab (824:824:824) (841:841:841))
        (PORT datac (1058:1058:1058) (1112:1112:1112))
        (PORT datad (1886:1886:1886) (1886:1886:1886))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_dst_regnum\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT asdata (2295:2295:2295) (2204:2204:2204))
        (PORT clrn (2145:2145:2145) (2116:2116:2116))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1114:1114:1114) (1158:1158:1158))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1134:1134:1134) (1178:1178:1178))
        (PORT datac (788:788:788) (839:839:839))
        (PORT datad (761:761:761) (808:808:808))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (334:334:334))
        (PORT datab (846:846:846) (929:929:929))
        (PORT datac (921:921:921) (891:891:891))
        (PORT datad (1105:1105:1105) (1135:1135:1135))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT asdata (1132:1132:1132) (1166:1166:1166))
        (PORT clrn (2152:2152:2152) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (1727:1727:1727) (1764:1764:1764))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (2176:2176:2176) (2111:2111:2111))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1651:1651:1651))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (2742:2742:2742) (2659:2659:2659))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2122:2122:2122))
        (PORT ena (2006:2006:2006) (1945:1945:1945))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1574:1574:1574))
        (PORT datab (1279:1279:1279) (1387:1387:1387))
        (PORT datac (1745:1745:1745) (1820:1820:1820))
        (PORT datad (1146:1146:1146) (1218:1218:1218))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_br_cmp\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (465:465:465))
        (PORT datab (624:624:624) (611:611:611))
        (PORT datac (414:414:414) (424:424:424))
        (PORT datad (1371:1371:1371) (1442:1442:1442))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_br_cmp\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (516:516:516))
        (PORT datab (480:480:480) (494:494:494))
        (PORT datac (967:967:967) (950:950:950))
        (PORT datad (1366:1366:1366) (1436:1436:1436))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_br_cmp\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1482:1482:1482) (1548:1548:1548))
        (PORT datac (423:423:423) (437:437:437))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_br_cmp\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_compare_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add1\~64\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Add2\~64\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_arith_result\[32\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1431:1431:1431))
        (PORT datac (970:970:970) (949:949:949))
        (PORT datad (971:971:971) (953:953:953))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_logic_op_raw\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1230:1230:1230) (1289:1289:1289))
        (PORT datac (1630:1630:1630) (1654:1654:1654))
        (PORT datad (746:746:746) (739:739:739))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_compare_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal123\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (289:289:289))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (212:212:212) (250:250:250))
        (PORT datad (379:379:379) (386:386:386))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_logic_result\[11\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (589:589:589))
        (PORT datab (351:351:351) (458:458:458))
        (PORT datac (1315:1315:1315) (1320:1320:1320))
        (PORT datad (1061:1061:1061) (1083:1083:1083))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal123\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (672:672:672) (654:654:654))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal123\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (226:226:226) (256:256:256))
        (PORT datad (422:422:422) (446:446:446))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal123\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (426:426:426) (443:443:443))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal123\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (763:763:763))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (630:630:630) (619:619:619))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal123\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (470:470:470))
        (PORT datab (463:463:463) (465:465:465))
        (PORT datac (1177:1177:1177) (1187:1187:1187))
        (PORT datad (226:226:226) (249:249:249))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal123\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (427:427:427))
        (PORT datab (257:257:257) (292:292:292))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal123\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (287:287:287))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (213:213:213) (250:250:250))
        (PORT datad (671:671:671) (657:657:657))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal123\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1244:1244:1244))
        (PORT datab (1086:1086:1086) (1068:1068:1068))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal123\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1043:1043:1043) (1019:1019:1019))
        (PORT datac (702:702:702) (694:694:694))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_cmp_result\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (805:805:805))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (265:265:265) (349:349:349))
        (PORT datad (961:961:961) (952:952:952))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_cmp_result\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (806:806:806))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_cmp_result\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2147:2147:2147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (746:746:746) (809:809:809))
        (PORT datad (978:978:978) (1007:1007:1007))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (328:328:328))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datad (245:245:245) (277:277:277))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT asdata (1177:1177:1177) (1214:1214:1214))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (PORT ena (1764:1764:1764) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1103:1103:1103) (1139:1139:1139))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|counter_snapshot\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (PORT ena (1764:1764:1764) (1724:1724:1724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1704:1704:1704))
        (PORT datab (1091:1091:1091) (1085:1085:1085))
        (PORT datad (428:428:428) (481:481:481))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (774:774:774))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datad (704:704:704) (708:708:708))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer_alt\|read_mux_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (632:632:632) (622:622:622))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (664:664:664) (660:660:660))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer_alt\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_alt_s1_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT asdata (662:662:662) (737:737:737))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[0\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1283:1283:1283) (1322:1322:1322))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1410:1410:1410) (1439:1439:1439))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4624:4624:4624) (4526:4526:4526))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (7721:7721:7721) (7637:7637:7637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4124:4124:4124) (4199:4199:4199))
        (PORT d[1] (6184:6184:6184) (6285:6285:6285))
        (PORT d[2] (3674:3674:3674) (3814:3814:3814))
        (PORT d[3] (3679:3679:3679) (3813:3813:3813))
        (PORT d[4] (2898:2898:2898) (2865:2865:2865))
        (PORT d[5] (3538:3538:3538) (3608:3608:3608))
        (PORT d[6] (3754:3754:3754) (3773:3773:3773))
        (PORT d[7] (5027:5027:5027) (5059:5059:5059))
        (PORT d[8] (5461:5461:5461) (5594:5594:5594))
        (PORT d[9] (3345:3345:3345) (3455:3455:3455))
        (PORT d[10] (4335:4335:4335) (4365:4365:4365))
        (PORT d[11] (5569:5569:5569) (5644:5644:5644))
        (PORT d[12] (3885:3885:3885) (3964:3964:3964))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT ena (7717:7717:7717) (7633:7633:7633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5295:5295:5295) (5434:5434:5434))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT ena (7717:7717:7717) (7633:7633:7633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2809:2809:2809))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (7721:7721:7721) (7637:7637:7637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT d[0] (7721:7721:7721) (7637:7637:7637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1893:1893:1893))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT ena (7585:7585:7585) (7617:7617:7617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6251:6251:6251) (6376:6376:6376))
        (PORT d[1] (6590:6590:6590) (6747:6747:6747))
        (PORT d[2] (3973:3973:3973) (4114:4114:4114))
        (PORT d[3] (2719:2719:2719) (2860:2860:2860))
        (PORT d[4] (2478:2478:2478) (2469:2469:2469))
        (PORT d[5] (3603:3603:3603) (3717:3717:3717))
        (PORT d[6] (3805:3805:3805) (3832:3832:3832))
        (PORT d[7] (2420:2420:2420) (2405:2405:2405))
        (PORT d[8] (4121:4121:4121) (4125:4125:4125))
        (PORT d[9] (4175:4175:4175) (4252:4252:4252))
        (PORT d[10] (4634:4634:4634) (4654:4654:4654))
        (PORT d[11] (5063:5063:5063) (5221:5221:5221))
        (PORT d[12] (4597:4597:4597) (4629:4629:4629))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (7581:7581:7581) (7613:7613:7613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4001:4001:4001) (3954:3954:3954))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (7581:7581:7581) (7613:7613:7613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4184:4184:4184) (4180:4180:4180))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT ena (7585:7585:7585) (7617:7617:7617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT d[0] (7585:7585:7585) (7617:7617:7617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2210:2210:2210))
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (PORT ena (5949:5949:5949) (5891:5891:5891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3220:3220:3220))
        (PORT d[1] (4740:4740:4740) (4846:4846:4846))
        (PORT d[2] (2891:2891:2891) (2991:2991:2991))
        (PORT d[3] (2950:2950:2950) (3035:3035:3035))
        (PORT d[4] (3858:3858:3858) (3799:3799:3799))
        (PORT d[5] (6857:6857:6857) (6941:6941:6941))
        (PORT d[6] (3811:3811:3811) (3873:3873:3873))
        (PORT d[7] (4087:4087:4087) (4179:4179:4179))
        (PORT d[8] (3629:3629:3629) (3706:3706:3706))
        (PORT d[9] (5565:5565:5565) (5751:5751:5751))
        (PORT d[10] (4359:4359:4359) (4318:4318:4318))
        (PORT d[11] (4797:4797:4797) (5002:5002:5002))
        (PORT d[12] (3190:3190:3190) (3319:3319:3319))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
        (PORT ena (5945:5945:5945) (5887:5887:5887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5201:5201:5201) (5343:5343:5343))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
        (PORT ena (5945:5945:5945) (5887:5887:5887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3640:3640:3640))
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (PORT ena (5949:5949:5949) (5891:5891:5891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (PORT d[0] (5949:5949:5949) (5891:5891:5891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2304:2304:2304))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (6148:6148:6148) (6062:6062:6062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4512:4512:4512) (4594:4594:4594))
        (PORT d[1] (4793:4793:4793) (4842:4842:4842))
        (PORT d[2] (3000:3000:3000) (3013:3013:3013))
        (PORT d[3] (4068:4068:4068) (4205:4205:4205))
        (PORT d[4] (6140:6140:6140) (6149:6149:6149))
        (PORT d[5] (3200:3200:3200) (3238:3238:3238))
        (PORT d[6] (4752:4752:4752) (4742:4742:4742))
        (PORT d[7] (4147:4147:4147) (4134:4134:4134))
        (PORT d[8] (5270:5270:5270) (5331:5331:5331))
        (PORT d[9] (2963:2963:2963) (3035:3035:3035))
        (PORT d[10] (5615:5615:5615) (5654:5654:5654))
        (PORT d[11] (4257:4257:4257) (4313:4313:4313))
        (PORT d[12] (3190:3190:3190) (3338:3338:3338))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (6144:6144:6144) (6058:6058:6058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3856:3856:3856) (3901:3901:3901))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (6144:6144:6144) (6058:6058:6058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (3835:3835:3835))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (6148:6148:6148) (6062:6062:6062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT d[0] (6148:6148:6148) (6062:6062:6062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2286:2286:2286) (2312:2312:2312))
        (PORT datab (3707:3707:3707) (3901:3901:3901))
        (PORT datac (1447:1447:1447) (1506:1506:1506))
        (PORT datad (2547:2547:2547) (2466:2466:2466))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1552:1552:1552))
        (PORT datab (2019:2019:2019) (2013:2013:2013))
        (PORT datac (1907:1907:1907) (1856:1856:1856))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2225:2225:2225))
        (PORT clk (2463:2463:2463) (2486:2486:2486))
        (PORT ena (5538:5538:5538) (5590:5590:5590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4933:4933:4933) (4893:4893:4893))
        (PORT d[1] (4752:4752:4752) (4831:4831:4831))
        (PORT d[2] (2984:2984:2984) (3068:3068:3068))
        (PORT d[3] (2313:2313:2313) (2416:2416:2416))
        (PORT d[4] (3431:3431:3431) (3356:3356:3356))
        (PORT d[5] (7264:7264:7264) (7307:7307:7307))
        (PORT d[6] (4521:4521:4521) (4579:4579:4579))
        (PORT d[7] (4054:4054:4054) (4149:4149:4149))
        (PORT d[8] (4271:4271:4271) (4339:4339:4339))
        (PORT d[9] (5540:5540:5540) (5690:5690:5690))
        (PORT d[10] (3613:3613:3613) (3534:3534:3534))
        (PORT d[11] (4465:4465:4465) (4631:4631:4631))
        (PORT d[12] (3216:3216:3216) (3324:3324:3324))
        (PORT clk (2459:2459:2459) (2482:2482:2482))
        (PORT ena (5534:5534:5534) (5586:5586:5586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3632:3632:3632))
        (PORT clk (2459:2459:2459) (2482:2482:2482))
        (PORT ena (5534:5534:5534) (5586:5586:5586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (2940:2940:2940))
        (PORT clk (2463:2463:2463) (2486:2486:2486))
        (PORT ena (5538:5538:5538) (5590:5590:5590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2486:2486:2486))
        (PORT d[0] (5538:5538:5538) (5590:5590:5590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4627:4627:4627) (4530:4530:4530))
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (PORT ena (6976:6976:6976) (6880:6880:6880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4810:4810:4810) (4902:4902:4902))
        (PORT d[1] (5828:5828:5828) (5927:5927:5927))
        (PORT d[2] (3196:3196:3196) (3321:3321:3321))
        (PORT d[3] (3295:3295:3295) (3425:3425:3425))
        (PORT d[4] (3601:3601:3601) (3563:3563:3563))
        (PORT d[5] (3516:3516:3516) (3581:3581:3581))
        (PORT d[6] (3757:3757:3757) (3774:3774:3774))
        (PORT d[7] (4572:4572:4572) (4594:4594:4594))
        (PORT d[8] (4762:4762:4762) (4902:4902:4902))
        (PORT d[9] (3573:3573:3573) (3662:3662:3662))
        (PORT d[10] (3858:3858:3858) (3882:3882:3882))
        (PORT d[11] (4244:4244:4244) (4343:4343:4343))
        (PORT d[12] (3453:3453:3453) (3521:3521:3521))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
        (PORT ena (6972:6972:6972) (6876:6876:6876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5457:5457:5457) (5555:5555:5555))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
        (PORT ena (6972:6972:6972) (6876:6876:6876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2768:2768:2768))
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (PORT ena (6976:6976:6976) (6880:6880:6880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (PORT d[0] (6976:6976:6976) (6880:6880:6880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3342:3342:3342))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT ena (6431:6431:6431) (6331:6331:6331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4513:4513:4513) (4582:4582:4582))
        (PORT d[1] (5090:5090:5090) (5148:5148:5148))
        (PORT d[2] (3356:3356:3356) (3357:3357:3357))
        (PORT d[3] (3453:3453:3453) (3612:3612:3612))
        (PORT d[4] (5864:5864:5864) (5878:5878:5878))
        (PORT d[5] (2814:2814:2814) (2846:2846:2846))
        (PORT d[6] (3635:3635:3635) (3629:3629:3629))
        (PORT d[7] (4120:4120:4120) (4096:4096:4096))
        (PORT d[8] (4229:4229:4229) (4290:4290:4290))
        (PORT d[9] (2578:2578:2578) (2645:2645:2645))
        (PORT d[10] (4640:4640:4640) (4693:4693:4693))
        (PORT d[11] (3914:3914:3914) (3975:3975:3975))
        (PORT d[12] (3264:3264:3264) (3413:3413:3413))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (6427:6427:6427) (6327:6327:6327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4836:4836:4836) (4904:4904:4904))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (6427:6427:6427) (6327:6327:6327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (2874:2874:2874))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT ena (6431:6431:6431) (6331:6331:6331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (6431:6431:6431) (6331:6331:6331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2831:2831:2831) (2780:2780:2780))
        (PORT datab (3706:3706:3706) (3901:3901:3901))
        (PORT datac (1443:1443:1443) (1501:1501:1501))
        (PORT datad (3482:3482:3482) (3381:3381:3381))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2241:2241:2241))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT ena (6568:6568:6568) (6524:6524:6524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3520:3520:3520))
        (PORT d[1] (5277:5277:5277) (5343:5343:5343))
        (PORT d[2] (2922:2922:2922) (3023:3023:3023))
        (PORT d[3] (3204:3204:3204) (3301:3301:3301))
        (PORT d[4] (4199:4199:4199) (4134:4134:4134))
        (PORT d[5] (7170:7170:7170) (7237:7237:7237))
        (PORT d[6] (4098:4098:4098) (4137:4137:4137))
        (PORT d[7] (5093:5093:5093) (5175:5175:5175))
        (PORT d[8] (3968:3968:3968) (4035:4035:4035))
        (PORT d[9] (5930:5930:5930) (6102:6102:6102))
        (PORT d[10] (4063:4063:4063) (4032:4032:4032))
        (PORT d[11] (4822:4822:4822) (5028:5028:5028))
        (PORT d[12] (3147:3147:3147) (3270:3270:3270))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT ena (6564:6564:6564) (6520:6520:6520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4453:4453:4453) (4316:4316:4316))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT ena (6564:6564:6564) (6520:6520:6520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4344:4344:4344) (4279:4279:4279))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT ena (6568:6568:6568) (6524:6524:6524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT d[0] (6568:6568:6568) (6524:6524:6524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2736:2736:2736) (2740:2740:2740))
        (PORT datab (3707:3707:3707) (3902:3902:3902))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (3123:3123:3123) (3086:3086:3086))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1909:1909:1909) (1855:1855:1855))
        (PORT datab (1446:1446:1446) (1484:1484:1484))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (214:214:214) (243:243:243))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (1993:1993:1993))
        (PORT datab (1579:1579:1579) (1643:1643:1643))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1512:1512:1512))
        (PORT datab (1311:1311:1311) (1281:1281:1281))
        (PORT datad (276:276:276) (347:347:347))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (768:768:768) (817:817:817))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (1705:1705:1705) (1671:1671:1671))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|counter_snapshot\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT asdata (1190:1190:1190) (1227:1227:1227))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT ena (1705:1705:1705) (1671:1671:1671))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (2335:2335:2335) (2282:2282:2282))
        (PORT datad (2498:2498:2498) (2402:2402:2402))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|timer\|read_mux_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1309:1309:1309))
        (PORT datab (1375:1375:1375) (1343:1343:1343))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|timer\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT asdata (1204:1204:1204) (1253:1253:1253))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|av_readdata\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1118:1118:1118) (1160:1160:1160))
        (PORT datac (1704:1704:1704) (1691:1691:1691))
        (PORT datad (993:993:993) (1019:1019:1019))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[0\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1745:1745:1745))
        (PORT datab (1415:1415:1415) (1435:1435:1435))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1662:1662:1662))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (1234:1234:1234) (1203:1203:1203))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data_nxt\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (995:995:995))
        (PORT datab (1247:1247:1247) (1208:1208:1208))
        (PORT datac (755:755:755) (758:758:758))
        (PORT datad (650:650:650) (682:682:682))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|av_ld_byte0_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (PORT ena (1743:1743:1743) (1682:1682:1682))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_control_rd_data\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1167:1167:1167))
        (PORT datab (305:305:305) (396:396:396))
        (PORT datac (272:272:272) (361:361:361))
        (PORT datad (1608:1608:1608) (1607:1607:1607))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_control_rd_data\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2676:2676:2676) (2728:2728:2728))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (496:496:496) (561:561:561))
        (PORT datad (236:236:236) (264:264:264))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_control_rd_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (747:747:747) (811:811:811))
        (PORT datac (796:796:796) (860:860:860))
        (PORT datad (763:763:763) (810:810:810))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wr_data\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1049:1049:1049) (1080:1080:1080))
        (PORT datac (457:457:457) (520:520:520))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1372:1372:1372))
        (PORT datab (1108:1108:1108) (1164:1164:1164))
        (PORT datac (1758:1758:1758) (1684:1684:1684))
        (PORT datad (1764:1764:1764) (1834:1834:1834))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1488:1488:1488))
        (PORT datab (1027:1027:1027) (1005:1005:1005))
        (PORT datad (2411:2411:2411) (2418:2418:2418))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (634:634:634) (661:661:661))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sclr (1446:1446:1446) (1542:1542:1542))
        (PORT sload (1452:1452:1452) (1493:1493:1493))
        (PORT ena (1537:1537:1537) (1547:1547:1547))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1126:1126:1126))
        (PORT datab (1938:1938:1938) (1989:1989:1989))
        (PORT datac (1089:1089:1089) (1150:1150:1150))
        (PORT datad (1089:1089:1089) (1139:1139:1139))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_addr\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (455:455:455))
        (PORT datac (1035:1035:1035) (1122:1122:1122))
        (PORT datad (1242:1242:1242) (1244:1244:1244))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[8\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (563:563:563) (651:651:651))
        (PORT datad (957:957:957) (933:933:933))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1436:1436:1436) (1464:1464:1464))
        (PORT sload (1508:1508:1508) (1591:1591:1591))
        (PORT ena (1459:1459:1459) (1433:1433:1433))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (717:717:717) (770:770:770))
        (PORT datad (1021:1021:1021) (1050:1050:1050))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_data\[8\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1052:1052:1052) (1084:1084:1084))
        (PORT datac (1428:1428:1428) (1475:1475:1475))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1337:1337:1337))
        (PORT datab (1445:1445:1445) (1482:1482:1482))
        (PORT datac (972:972:972) (955:955:955))
        (PORT datad (486:486:486) (511:511:511))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (PORT asdata (1695:1695:1695) (1696:1696:1696))
        (PORT clrn (2159:2159:2159) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[14\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (1121:1121:1121) (1171:1171:1171))
        (PORT datac (1847:1847:1847) (1820:1820:1820))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[14\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (974:974:974))
        (PORT datab (1378:1378:1378) (1388:1388:1388))
        (PORT datac (258:258:258) (294:294:294))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[14\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1532:1532:1532))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (698:698:698) (712:712:712))
        (PORT datad (1081:1081:1081) (1086:1086:1086))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1743:1743:1743) (1703:1703:1703))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_src1\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (920:920:920))
        (PORT datab (722:722:722) (727:727:727))
        (PORT datad (991:991:991) (956:956:956))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src1\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1140:1140:1140) (1138:1138:1138))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT sload (1663:1663:1663) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[8\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1322:1322:1322))
        (PORT datab (1638:1638:1638) (1694:1694:1694))
        (PORT datad (713:713:713) (716:716:716))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (635:635:635) (662:662:662))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sclr (1446:1446:1446) (1542:1542:1542))
        (PORT sload (1452:1452:1452) (1493:1493:1493))
        (PORT ena (1537:1537:1537) (1547:1547:1547))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1161:1161:1161))
        (PORT datab (853:853:853) (920:920:920))
        (PORT datac (862:862:862) (926:926:926))
        (PORT datad (1611:1611:1611) (1678:1678:1678))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1106:1106:1106))
        (PORT datab (1140:1140:1140) (1189:1189:1189))
        (PORT datac (1066:1066:1066) (1067:1067:1067))
        (PORT datad (855:855:855) (917:917:917))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT asdata (1729:1729:1729) (1741:1741:1741))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[11\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1496:1496:1496))
        (PORT datab (1342:1342:1342) (1321:1321:1321))
        (PORT datac (3155:3155:3155) (3140:3140:3140))
        (PORT datad (1544:1544:1544) (1473:1473:1473))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[11\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1464:1464:1464))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1317:1317:1317) (1324:1324:1324))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1750:1750:1750) (1721:1721:1721))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal101\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1185:1185:1185))
        (PORT datab (1799:1799:1799) (1852:1852:1852))
        (PORT datac (1337:1337:1337) (1368:1368:1368))
        (PORT datad (1278:1278:1278) (1265:1265:1265))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_uncond_cti_non_br\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1196:1196:1196))
        (PORT datab (260:260:260) (308:308:308))
        (PORT datad (1605:1605:1605) (1645:1645:1645))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_force_src2_zero\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1196:1196:1196))
        (PORT datab (1798:1798:1798) (1852:1852:1852))
        (PORT datac (1380:1380:1380) (1432:1432:1432))
        (PORT datad (1604:1604:1604) (1644:1644:1644))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_force_src2_zero\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1802:1802:1802) (1856:1856:1856))
        (PORT datac (1336:1336:1336) (1366:1366:1366))
        (PORT datad (1078:1078:1078) (1136:1136:1136))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_force_src2_zero\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (427:427:427))
        (PORT datab (1311:1311:1311) (1306:1306:1306))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1752:1752:1752) (1810:1810:1810))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal2\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1582:1582:1582))
        (PORT datab (1273:1273:1273) (1379:1379:1379))
        (PORT datac (1746:1746:1746) (1822:1822:1822))
        (PORT datad (1152:1152:1152) (1225:1225:1225))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal101\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1156:1156:1156))
        (PORT datab (1693:1693:1693) (1717:1717:1717))
        (PORT datad (2128:2128:2128) (2101:2101:2101))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_force_src2_zero\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (665:665:665))
        (PORT datab (466:466:466) (468:468:468))
        (PORT datac (637:637:637) (614:614:614))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_force_src2_zero\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (394:394:394))
        (PORT datac (509:509:509) (568:568:568))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_src2_lo\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (747:747:747))
        (PORT datab (950:950:950) (930:930:930))
        (PORT datac (1411:1411:1411) (1454:1454:1454))
        (PORT datad (1673:1673:1673) (1678:1678:1678))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|E_src2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1474:1474:1474))
        (PORT datab (1637:1637:1637) (1693:1693:1693))
        (PORT datad (1572:1572:1572) (1544:1544:1544))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (843:843:843) (862:862:862))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sclr (1446:1446:1446) (1542:1542:1542))
        (PORT sload (1452:1452:1452) (1493:1493:1493))
        (PORT ena (1537:1537:1537) (1547:1547:1547))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_no_crst_nxt\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (436:436:436))
        (PORT datab (772:772:772) (785:785:785))
        (PORT datac (902:902:902) (864:864:864))
        (PORT datad (897:897:897) (922:922:922))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT ena (1537:1537:1537) (1547:1547:1547))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1154:1154:1154))
        (PORT datab (1090:1090:1090) (1175:1175:1175))
        (PORT datac (1083:1083:1083) (1143:1143:1143))
        (PORT datad (1093:1093:1093) (1143:1143:1143))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (386:386:386))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (760:760:760) (810:810:810))
        (PORT datad (262:262:262) (336:336:336))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (1003:1003:1003))
        (PORT datac (1030:1030:1030) (1116:1116:1116))
        (PORT datad (220:220:220) (249:249:249))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1454:1454:1454))
        (PORT datad (718:718:718) (764:764:764))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|debugaccess\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (611:611:611))
        (PORT datac (998:998:998) (988:988:988))
        (PORT datad (271:271:271) (350:350:350))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|oci_ienable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2130:2130:2130))
        (PORT ena (1452:1452:1452) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (424:424:424))
        (PORT datab (310:310:310) (395:395:395))
        (PORT datac (996:996:996) (987:987:987))
        (PORT datad (1045:1045:1045) (1044:1044:1044))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1362:1362:1362) (1339:1339:1339))
        (PORT sload (1481:1481:1481) (1488:1488:1488))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT asdata (1415:1415:1415) (1449:1449:1449))
        (PORT clrn (2142:2142:2142) (2113:2113:2113))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1513:1513:1513))
        (PORT datab (245:245:245) (283:283:283))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (1870:1870:1870) (1827:1827:1827))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1815:1815:1815) (1773:1773:1773))
        (PORT datad (2367:2367:2367) (2293:2293:2293))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2142:2142:2142) (2113:2113:2113))
        (PORT ena (2033:2033:2033) (2000:2000:2000))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_st\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (870:870:870))
        (PORT datab (1131:1131:1131) (1165:1165:1165))
        (PORT datac (990:990:990) (1067:1067:1067))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_st\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_st_stall\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (401:401:401))
        (PORT datab (778:778:778) (849:849:849))
        (PORT datad (226:226:226) (261:261:261))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_valid\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (542:542:542))
        (PORT datad (270:270:270) (350:350:350))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_valid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (482:482:482))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1032:1032:1032) (1018:1018:1018))
        (PORT datad (229:229:229) (263:263:263))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_dst_regnum\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (816:816:816))
        (PORT datab (264:264:264) (313:313:313))
        (PORT datac (1611:1611:1611) (1645:1645:1645))
        (PORT datad (1764:1764:1764) (1837:1837:1837))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_dst_regnum\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (814:814:814))
        (PORT datab (272:272:272) (322:322:322))
        (PORT datac (1681:1681:1681) (1708:1708:1708))
        (PORT datad (1364:1364:1364) (1401:1401:1401))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_dst_regnum\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (813:813:813))
        (PORT datab (1934:1934:1934) (1932:1932:1932))
        (PORT datac (1057:1057:1057) (1111:1111:1111))
        (PORT datad (241:241:241) (283:283:283))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (826:826:826) (843:843:843))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_wr_dst_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (667:667:667))
        (PORT datab (265:265:265) (314:314:314))
        (PORT datac (1674:1674:1674) (1707:1707:1707))
        (PORT datad (1014:1014:1014) (1003:1003:1003))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_wr_dst_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_wr_dst_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_rf_wren\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1120:1120:1120))
        (PORT datab (1528:1528:1528) (1614:1614:1614))
        (PORT datac (1001:1001:1001) (1023:1023:1023))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|d_writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2192:2192:2192))
        (PORT asdata (1626:1626:1626) (1577:1577:1577))
        (PORT clrn (2161:2161:2161) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1002:1002:1002) (1036:1036:1036))
        (PORT datad (715:715:715) (761:761:761))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|oci_single_step_mode\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datab (295:295:295) (381:381:381))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|oci_single_step_mode\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|wait_for_one_post_bret_inst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (395:395:395))
        (PORT datab (1339:1339:1339) (1328:1328:1328))
        (PORT datad (1374:1374:1374) (1401:1401:1401))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|wait_for_one_post_bret_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|break_on_reset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (396:396:396))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|break_on_reset\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1383:1383:1383) (1369:1369:1369))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|jtag_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1451:1451:1451) (1477:1477:1477))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|jtag_break\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1615:1615:1615))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|jtag_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1744:1744:1744) (1707:1707:1707))
        (PORT sload (2366:2366:2366) (2409:2409:2409))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|hbreak_pending_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datad (230:230:230) (254:254:254))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|hbreak_pending\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|hbreak_req\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1420:1420:1420))
        (PORT datab (308:308:308) (391:391:391))
        (PORT datac (1008:1008:1008) (1077:1077:1077))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_iw\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1125:1125:1125) (1127:1127:1127))
        (PORT datac (698:698:698) (712:712:712))
        (PORT datad (1432:1432:1432) (1480:1480:1480))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (1741:1741:1741))
        (PORT datab (1020:1020:1020) (994:994:994))
        (PORT datac (2960:2960:2960) (2937:2937:2937))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (779:779:779))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (694:694:694) (700:700:700))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (PORT ena (1441:1441:1441) (1415:1415:1415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|R_ctrl_br_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1204:1204:1204) (1260:1260:1260))
        (PORT datac (1135:1135:1135) (1184:1184:1184))
        (PORT datad (1350:1350:1350) (1385:1385:1385))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal101\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1193:1193:1193))
        (PORT datad (1607:1607:1607) (1647:1647:1647))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_uncond_cti_non_br\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (260:260:260) (308:308:308))
        (PORT datac (712:712:712) (703:703:703))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_uncond_cti_non_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_sel_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (794:794:794))
        (PORT datac (1011:1011:1011) (1047:1047:1047))
        (PORT datad (978:978:978) (1006:1006:1006))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_sel_nxt\.10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (992:992:992))
        (PORT datab (349:349:349) (457:457:457))
        (PORT datac (1067:1067:1067) (1105:1105:1105))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_arith_result\[11\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (737:737:737))
        (PORT datab (762:762:762) (766:766:766))
        (PORT datad (1889:1889:1889) (1887:1887:1887))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_no_crst_nxt\[9\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1152:1152:1152))
        (PORT datab (353:353:353) (462:462:462))
        (PORT datac (419:419:419) (432:432:432))
        (PORT datad (981:981:981) (957:957:957))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_pc_no_crst_nxt\[9\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (315:315:315))
        (PORT datab (354:354:354) (463:463:463))
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|F_pc\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT ena (1565:1565:1565) (1599:1599:1599))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (541:541:541))
        (PORT datab (499:499:499) (546:546:546))
        (PORT datac (514:514:514) (586:586:586))
        (PORT datad (425:425:425) (475:475:475))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux\|src0_valid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1406:1406:1406))
        (PORT datab (777:777:777) (781:781:781))
        (PORT datac (1570:1570:1570) (1664:1664:1664))
        (PORT datad (1515:1515:1515) (1560:1560:1560))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (499:499:499))
        (PORT datab (1543:1543:1543) (1599:1599:1599))
        (PORT datac (1197:1197:1197) (1202:1202:1202))
        (PORT datad (285:285:285) (363:363:363))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (922:922:922))
        (PORT datab (791:791:791) (848:848:848))
        (PORT datad (211:211:211) (239:239:239))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|take_action_ocireg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (545:545:545) (607:607:607))
        (PORT datac (1005:1005:1005) (1000:1000:1000))
        (PORT datad (273:273:273) (351:351:351))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|monitor_error\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (490:490:490))
        (PORT datab (803:803:803) (806:806:806))
        (PORT datad (767:767:767) (823:823:823))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|monitor_error\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (474:474:474))
        (PORT datab (1070:1070:1070) (1111:1111:1111))
        (PORT datac (788:788:788) (848:848:848))
        (PORT datad (1033:1033:1033) (1020:1020:1020))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2169:2169:2169))
        (PORT asdata (669:669:669) (749:749:749))
        (PORT ena (1787:1787:1787) (1765:1765:1765))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|jtag_ram_access\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|jtag_ram_access\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (974:974:974))
        (PORT datab (1130:1130:1130) (1118:1118:1118))
        (PORT datac (974:974:974) (958:958:958))
        (PORT datad (1266:1266:1266) (1272:1272:1272))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|jtag_ram_access\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1104:1104:1104))
        (PORT datab (546:546:546) (609:609:609))
        (PORT datac (1653:1653:1653) (1680:1680:1680))
        (PORT datad (271:271:271) (349:349:349))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|jtag_ram_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (905:905:905) (931:931:931))
        (PORT datad (1008:1008:1008) (1003:1003:1003))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|jtag_ram_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1758:1758:1758) (1737:1737:1737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|ociram_wr_en\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (456:456:456))
        (PORT datac (977:977:977) (966:966:966))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1101:1101:1101))
        (PORT datab (741:741:741) (769:769:769))
        (PORT datac (1371:1371:1371) (1403:1403:1403))
        (PORT datad (964:964:964) (937:937:937))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2012:2012:2012) (1953:1953:1953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (1141:1141:1141) (1181:1181:1181))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1404:1404:1404))
        (PORT datab (647:647:647) (636:636:636))
        (PORT datac (1090:1090:1090) (1109:1109:1109))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1480:1480:1480) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1440:1440:1440))
        (PORT datab (1125:1125:1125) (1164:1164:1164))
        (PORT datac (1397:1397:1397) (1443:1443:1443))
        (PORT datad (1744:1744:1744) (1744:1744:1744))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (905:905:905))
        (PORT datac (1094:1094:1094) (1155:1155:1155))
        (PORT datad (745:745:745) (791:791:791))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1404:1404:1404))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (1090:1090:1090) (1109:1109:1109))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1480:1480:1480) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1278:1278:1278))
        (PORT datab (1124:1124:1124) (1162:1162:1162))
        (PORT datac (1395:1395:1395) (1441:1441:1441))
        (PORT datad (1742:1742:1742) (1741:1741:1741))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1199:1199:1199))
        (PORT datac (733:733:733) (777:777:777))
        (PORT datad (1252:1252:1252) (1261:1261:1261))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1397:1397:1397))
        (PORT datab (313:313:313) (398:398:398))
        (PORT datac (1090:1090:1090) (1109:1109:1109))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1480:1480:1480) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1071:1071:1071))
        (PORT datab (811:811:811) (867:867:867))
        (PORT datac (1231:1231:1231) (1238:1238:1238))
        (PORT datad (1418:1418:1418) (1437:1437:1437))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1766:1766:1766) (1758:1758:1758))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (779:779:779))
        (PORT datac (1092:1092:1092) (1152:1152:1152))
        (PORT datad (665:665:665) (697:697:697))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1402:1402:1402))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datac (1090:1090:1090) (1109:1109:1109))
        (PORT datad (374:374:374) (379:379:379))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1480:1480:1480) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2171:2171:2171))
        (PORT asdata (857:857:857) (910:910:910))
        (PORT ena (1528:1528:1528) (1552:1552:1552))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (804:804:804))
        (PORT datab (1099:1099:1099) (1117:1117:1117))
        (PORT datac (774:774:774) (843:843:843))
        (PORT datad (730:730:730) (732:732:732))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonAReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1715:1715:1715))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (374:374:374))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|jtag_ram_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1034:1034:1034))
        (PORT datab (731:731:731) (750:750:750))
        (PORT datad (743:743:743) (783:783:783))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|jtag_ram_rd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (932:932:932))
        (PORT datad (804:804:804) (825:825:825))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|jtag_ram_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|jtag_ram_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT asdata (835:835:835) (882:882:882))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (871:871:871))
        (PORT datab (558:558:558) (645:645:645))
        (PORT datac (991:991:991) (964:964:964))
        (PORT datad (1299:1299:1299) (1294:1294:1294))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1459:1459:1459) (1433:1433:1433))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1031:1031:1031))
        (PORT datab (1117:1117:1117) (1150:1150:1150))
        (PORT datac (1042:1042:1042) (1059:1059:1059))
        (PORT datad (1119:1119:1119) (1159:1159:1159))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1695:1695:1695) (1657:1657:1657))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1189:1189:1189) (1226:1226:1226))
        (PORT datac (1115:1115:1115) (1148:1148:1148))
        (PORT datad (750:750:750) (794:794:794))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1085:1085:1085))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1044:1044:1044) (1019:1019:1019))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1793:1793:1793) (1758:1758:1758))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2168:2168:2168))
        (PORT asdata (684:684:684) (760:760:760))
        (PORT ena (1775:1775:1775) (1760:1760:1760))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1032:1032:1032))
        (PORT datab (1117:1117:1117) (1150:1150:1150))
        (PORT datac (799:799:799) (850:850:850))
        (PORT datad (1119:1119:1119) (1159:1159:1159))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1695:1695:1695) (1657:1657:1657))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (846:846:846))
        (PORT datab (1188:1188:1188) (1226:1226:1226))
        (PORT datad (456:456:456) (505:505:505))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1067:1067:1067))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (1046:1046:1046) (1041:1041:1041))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1793:1793:1793) (1758:1758:1758))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1775:1775:1775) (1760:1760:1760))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1098:1098:1098))
        (PORT datab (513:513:513) (569:569:569))
        (PORT datac (1369:1369:1369) (1400:1400:1400))
        (PORT datad (1035:1035:1035) (1028:1028:1028))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2012:2012:2012) (1953:1953:1953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (716:716:716))
        (PORT datac (1096:1096:1096) (1156:1156:1156))
        (PORT datad (679:679:679) (717:717:717))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1400:1400:1400))
        (PORT datab (405:405:405) (420:420:420))
        (PORT datac (1090:1090:1090) (1109:1109:1109))
        (PORT datad (719:719:719) (743:743:743))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1480:1480:1480) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1031:1031:1031))
        (PORT datab (1119:1119:1119) (1152:1152:1152))
        (PORT datac (1284:1284:1284) (1268:1268:1268))
        (PORT datad (1117:1117:1117) (1157:1157:1157))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1695:1695:1695) (1657:1657:1657))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (1168:1168:1168) (1207:1207:1207))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1403:1403:1403))
        (PORT datab (1135:1135:1135) (1145:1145:1145))
        (PORT datac (263:263:263) (348:348:348))
        (PORT datad (930:930:930) (912:912:912))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1480:1480:1480) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2171:2171:2171))
        (PORT asdata (1104:1104:1104) (1141:1141:1141))
        (PORT ena (1528:1528:1528) (1552:1552:1552))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (772:772:772))
        (PORT datab (1100:1100:1100) (1088:1088:1088))
        (PORT datac (1370:1370:1370) (1401:1401:1401))
        (PORT datad (1033:1033:1033) (1047:1047:1047))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_ocimem\|MonDReg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2012:2012:2012) (1953:1953:1953))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (833:833:833))
        (PORT datab (1122:1122:1122) (1160:1160:1160))
        (PORT datac (1394:1394:1394) (1440:1440:1440))
        (PORT datad (1739:1739:1739) (1739:1739:1739))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1796:1796:1796) (1782:1782:1782))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1138:1138:1138) (1174:1174:1174))
        (PORT datac (468:468:468) (525:525:525))
        (PORT datad (685:685:685) (710:710:710))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1067:1067:1067))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (648:648:648) (679:679:679))
        (PORT datad (723:723:723) (739:739:739))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1453:1453:1453))
        (PORT datab (742:742:742) (770:770:770))
        (PORT datac (1007:1007:1007) (1023:1023:1023))
        (PORT datad (745:745:745) (803:803:803))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1991:1991:1991) (1920:1920:1920))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1134:1134:1134) (1169:1169:1169))
        (PORT datac (460:460:460) (513:513:513))
        (PORT datad (1017:1017:1017) (1040:1040:1040))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (784:784:784))
        (PORT datab (297:297:297) (383:383:383))
        (PORT datac (1641:1641:1641) (1601:1601:1601))
        (PORT datad (1033:1033:1033) (1020:1020:1020))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1473:1473:1473) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1033:1033:1033))
        (PORT datab (1115:1115:1115) (1147:1147:1147))
        (PORT datac (1330:1330:1330) (1331:1331:1331))
        (PORT datad (1121:1121:1121) (1161:1161:1161))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_break\|break_readreg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1695:1695:1695) (1657:1657:1657))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1173:1173:1173) (1214:1214:1214))
        (PORT datac (263:263:263) (349:349:349))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1397:1397:1397))
        (PORT datab (689:689:689) (726:726:726))
        (PORT datac (1090:1090:1090) (1109:1109:1109))
        (PORT datad (617:617:617) (603:603:603))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1480:1480:1480) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (461:461:461) (516:516:516))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_sysclk\|jdo\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1528:1528:1528) (1552:1552:1552))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|resetrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2171:2171:2171))
        (PORT asdata (684:684:684) (760:760:760))
        (PORT ena (1383:1383:1383) (1369:1369:1369))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|resetrequest\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2787:2787:2787) (2775:2775:2775))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2114:2114:2114) (2083:2083:2083))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2114:2114:2114) (2083:2083:2083))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2114:2114:2114) (2083:2083:2083))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|rst_controller\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|rst_controller\|r_sync_rst_chain\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (413:413:413))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|r_sync_rst_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (362:362:362))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|rst_controller\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|rst_controller\|r_sync_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst1\|rst_controller\|r_sync_rst\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2180:2180:2180) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (457:457:457) (479:479:479))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2148:2148:2148) (2117:2117:2117))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (410:410:410))
        (PORT datab (1545:1545:1545) (1601:1601:1601))
        (PORT datac (731:731:731) (770:770:770))
        (PORT datad (458:458:458) (510:510:510))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (575:575:575))
        (PORT datab (966:966:966) (955:955:955))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (1001:1001:1001))
        (PORT datab (750:750:750) (760:760:760))
        (PORT datad (671:671:671) (665:665:665))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (PORT ena (955:955:955) (960:960:960))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (PORT ena (955:955:955) (960:960:960))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|arb\|grant\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (1002:1002:1002))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (753:753:753) (806:806:806))
        (PORT datad (668:668:668) (662:662:662))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (PORT ena (1431:1431:1431) (1393:1393:1393))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1110:1110:1110) (1153:1153:1153))
        (PORT datad (2204:2204:2204) (2181:2181:2181))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|oci_ienable\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1296:1296:1296) (1292:1292:1292))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_avalon_reg\|oci_ienable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2130:2130:2130))
        (PORT ena (1452:1452:1452) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|monitor_go\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (959:959:959))
        (PORT datab (1416:1416:1416) (1434:1434:1434))
        (PORT datad (786:786:786) (843:843:843))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_nios2_oci_debug\|monitor_go\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (1075:1075:1075) (1083:1083:1083))
        (PORT datac (994:994:994) (984:984:984))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1404:1404:1404) (1373:1373:1373))
        (PORT sload (1481:1481:1481) (1488:1488:1488))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT asdata (1355:1355:1355) (1367:1367:1367))
        (PORT clrn (2150:2150:2150) (2119:2119:2119))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (290:290:290))
        (PORT datab (1382:1382:1382) (1361:1361:1361))
        (PORT datac (211:211:211) (246:246:246))
        (PORT datad (1225:1225:1225) (1292:1292:1292))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1067:1067:1067))
        (PORT datab (996:996:996) (970:970:970))
        (PORT datac (1420:1420:1420) (1423:1423:1423))
        (PORT datad (1315:1315:1315) (1320:1320:1320))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1750:1750:1750) (1721:1721:1721))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_logic\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (493:493:493))
        (PORT datad (422:422:422) (433:433:433))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_logic\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (462:462:462))
        (PORT datab (407:407:407) (415:415:415))
        (PORT datac (418:418:418) (428:428:428))
        (PORT datad (1362:1362:1362) (1431:1431:1431))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|D_ctrl_logic\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1830:1830:1830))
        (PORT datab (424:424:424) (447:447:447))
        (PORT datac (990:990:990) (979:979:979))
        (PORT datad (1754:1754:1754) (1813:1813:1813))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|R_ctrl_logic\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1368:1368:1368) (1380:1380:1380))
        (PORT datac (698:698:698) (734:734:734))
        (PORT datad (1302:1302:1302) (1334:1334:1334))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[11\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (728:728:728) (770:770:770))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|crc_0\|wrapper_wiring\|readdata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2181:2181:2181) (2153:2153:2153))
        (PORT ena (2269:2269:2269) (2252:2252:2252))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[11\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2317:2317:2317) (2326:2326:2326))
        (PORT datab (1707:1707:1707) (1683:1683:1683))
        (PORT datac (1467:1467:1467) (1572:1572:1572))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[11\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1544:1544:1544) (1558:1558:1558))
        (PORT datac (696:696:696) (693:693:693))
        (PORT datad (663:663:663) (652:652:652))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[11\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1060:1060:1060))
        (PORT datac (731:731:731) (727:727:727))
        (PORT datad (1490:1490:1490) (1507:1507:1507))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|E_alu_result\[11\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1675:1675:1675) (1646:1646:1646))
        (PORT datac (1396:1396:1396) (1398:1398:1398))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|W_alu_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2146:2146:2146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|addr_router_001\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1122:1122:1122))
        (PORT datac (1372:1372:1372) (1428:1428:1428))
        (PORT datad (1110:1110:1110) (1161:1161:1161))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_demux_001\|src0_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (291:291:291))
        (PORT datab (971:971:971) (1008:1008:1008))
        (PORT datac (951:951:951) (935:935:935))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|arb\|grant\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (1002:1002:1002))
        (PORT datab (802:802:802) (851:851:851))
        (PORT datad (669:669:669) (664:664:664))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cmd_xbar_mux\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2186:2186:2186))
        (PORT asdata (820:820:820) (829:829:829))
        (PORT clrn (2158:2158:2158) (2127:2127:2127))
        (PORT ena (1431:1431:1431) (1393:1393:1393))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (594:594:594))
        (PORT datad (346:346:346) (446:446:446))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT asdata (614:614:614) (641:641:641))
        (PORT clrn (2157:2157:2157) (2126:2126:2126))
        (PORT ena (993:993:993) (933:933:933))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|mm_interconnect_0\|rsp_xbar_demux\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2229:2229:2229) (2254:2254:2254))
        (PORT datad (806:806:806) (846:846:846))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[15\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1865:1865:1865))
        (PORT datab (1118:1118:1118) (1167:1167:1167))
        (PORT datac (2726:2726:2726) (2652:2652:2652))
        (PORT datad (2845:2845:2845) (2760:2760:2760))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|F_iw\[15\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1380:1380:1380))
        (PORT datab (766:766:766) (769:769:769))
        (PORT datac (1417:1417:1417) (1419:1419:1419))
        (PORT datad (1218:1218:1218) (1223:1223:1223))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|D_iw\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (1750:1750:1750) (1721:1721:1721))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|Equal101\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1202:1202:1202))
        (PORT datab (260:260:260) (308:308:308))
        (PORT datac (1383:1383:1383) (1435:1435:1435))
        (PORT datad (1601:1601:1601) (1640:1640:1640))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|hbreak_enabled\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (653:653:653) (648:648:648))
        (PORT datad (1314:1314:1314) (1321:1321:1321))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|hbreak_enabled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (PORT ena (2286:2286:2286) (2253:2253:2253))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer1\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT asdata (2061:2061:2061) (2072:2072:2072))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer1\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer1\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|ir_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT asdata (662:662:662) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (520:520:520))
        (PORT datab (463:463:463) (527:527:527))
        (PORT datad (235:235:235) (272:272:272))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1421:1421:1421) (1465:1465:1465))
        (PORT datac (282:282:282) (366:366:366))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (526:526:526))
        (PORT datab (768:768:768) (774:774:774))
        (PORT datac (1375:1375:1375) (1426:1426:1426))
        (PORT datad (239:239:239) (276:276:276))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (289:289:289))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1701:1701:1701) (1737:1737:1737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (522:522:522))
        (PORT datab (767:767:767) (773:773:773))
        (PORT datad (236:236:236) (273:273:273))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (701:701:701) (787:787:787))
        (PORT clrn (1701:1701:1701) (1737:1737:1737))
        (PORT sload (2132:2132:2132) (2128:2128:2128))
        (PORT ena (931:931:931) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (426:426:426))
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (236:236:236) (264:264:264))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1419:1419:1419) (1463:1463:1463))
        (PORT datac (1066:1066:1066) (1122:1122:1122))
        (PORT datad (1628:1628:1628) (1678:1678:1678))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (684:684:684) (760:760:760))
        (PORT clrn (1701:1701:1701) (1737:1737:1737))
        (PORT sload (2132:2132:2132) (2128:2128:2128))
        (PORT ena (931:931:931) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (892:892:892))
        (PORT datab (1585:1585:1585) (1599:1599:1599))
        (PORT datac (1221:1221:1221) (1232:1232:1232))
        (PORT datad (295:295:295) (373:373:373))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1435:1435:1435) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (307:307:307))
        (PORT datab (564:564:564) (658:658:658))
        (PORT datac (1138:1138:1138) (1204:1204:1204))
        (PORT datad (1257:1257:1257) (1223:1223:1223))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1250:1250:1250))
        (PORT datab (564:564:564) (658:658:658))
        (PORT datac (858:858:858) (936:936:936))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1480:1480:1480) (1529:1529:1529))
        (PORT ena (1156:1156:1156) (1142:1142:1142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1063:1063:1063) (1090:1090:1090))
        (PORT datac (258:258:258) (338:338:338))
        (PORT datad (1023:1023:1023) (1062:1062:1062))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (307:307:307))
        (PORT datab (564:564:564) (658:658:658))
        (PORT datac (211:211:211) (246:246:246))
        (PORT datad (388:388:388) (401:401:401))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1480:1480:1480) (1529:1529:1529))
        (PORT ena (1420:1420:1420) (1379:1379:1379))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer2\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1119:1119:1119) (1163:1163:1163))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer2\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (337:337:337))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer2\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|ir_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1092:1092:1092))
        (PORT datab (267:267:267) (312:312:312))
        (PORT datad (428:428:428) (481:481:481))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (683:683:683) (758:758:758))
        (PORT clrn (1701:1701:1701) (1737:1737:1737))
        (PORT sload (2132:2132:2132) (2128:2128:2128))
        (PORT ena (931:931:931) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (890:890:890))
        (PORT datab (1587:1587:1587) (1602:1602:1602))
        (PORT datac (1226:1226:1226) (1238:1238:1238))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (315:315:315))
        (PORT datab (668:668:668) (653:653:653))
        (PORT datad (929:929:929) (914:914:914))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1701:1701:1701) (1737:1737:1737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (384:384:384))
        (PORT datac (295:295:295) (386:386:386))
        (PORT datad (295:295:295) (375:375:375))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (524:524:524))
        (PORT datab (768:768:768) (773:773:773))
        (PORT datad (237:237:237) (275:275:275))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (771:771:771))
        (PORT clrn (1701:1701:1701) (1737:1737:1737))
        (PORT sload (2132:2132:2132) (2128:2128:2128))
        (PORT ena (931:931:931) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (892:892:892))
        (PORT datab (1585:1585:1585) (1599:1599:1599))
        (PORT datac (1221:1221:1221) (1233:1233:1233))
        (PORT datad (294:294:294) (372:372:372))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1014:1014:1014))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (685:685:685) (688:688:688))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2095:2095:2095))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (279:279:279) (361:361:361))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1701:1701:1701) (1737:1737:1737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (456:456:456))
        (PORT datab (565:565:565) (659:659:659))
        (PORT datac (991:991:991) (991:991:991))
        (PORT datad (1015:1015:1015) (1022:1022:1022))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (784:784:784))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (5156:5156:5156) (5138:5138:5138))
        (PORT datad (1008:1008:1008) (1015:1015:1015))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2123:2123:2123))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1510:1510:1510) (1555:1555:1555))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|CRC_SoC_cpu_jtag_debug_module_phy\|virtual_state_uir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1191:1191:1191))
        (PORT datab (1347:1347:1347) (1402:1402:1402))
        (PORT datac (1004:1004:1004) (1032:1032:1032))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|DRsize\.000\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1484:1484:1484) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (853:853:853))
        (PORT datab (5187:5187:5187) (5168:5168:5168))
        (PORT datad (747:747:747) (799:799:799))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (756:756:756))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (1191:1191:1191) (1145:1145:1145))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|cpu\|the_CRC_SoC_cpu_nios2_oci\|the_CRC_SoC_cpu_jtag_debug_module_wrapper\|the_CRC_SoC_cpu_jtag_debug_module_tck\|sr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2123:2123:2123))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (782:782:782) (780:780:780))
        (PORT sload (1362:1362:1362) (1410:1410:1410))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|tdo\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (424:424:424) (475:475:475))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|jtag_uart_0\|CRC_SoC_jtag_uart_0_alt_jtag_atlantic\|tdo\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1403:1403:1403) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (806:806:806))
        (PORT datab (733:733:733) (780:780:780))
        (PORT datac (752:752:752) (779:779:779))
        (PORT datad (1024:1024:1024) (1039:1039:1039))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5197:5197:5197) (5179:5179:5179))
        (PORT datad (1199:1199:1199) (1272:1272:1272))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (891:891:891))
        (PORT datab (1586:1586:1586) (1600:1600:1600))
        (PORT datac (1223:1223:1223) (1235:1235:1235))
        (PORT datad (786:786:786) (826:826:826))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (436:436:436))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (457:457:457))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (430:430:430))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1292:1292:1292))
        (PORT datac (469:469:469) (538:538:538))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (614:614:614))
        (PORT datab (1248:1248:1248) (1316:1316:1316))
        (PORT datac (1030:1030:1030) (1075:1075:1075))
        (PORT datad (260:260:260) (295:295:295))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (791:791:791) (851:851:851))
        (PORT ena (1095:1095:1095) (1056:1056:1056))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (360:360:360))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (791:791:791) (851:851:851))
        (PORT ena (1095:1095:1095) (1056:1056:1056))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (467:467:467))
        (PORT datab (341:341:341) (450:450:450))
        (PORT datac (297:297:297) (399:399:399))
        (PORT datad (281:281:281) (363:363:363))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (315:315:315) (412:412:412))
        (PORT datac (1391:1391:1391) (1412:1412:1412))
        (PORT datad (680:680:680) (717:717:717))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (791:791:791) (851:851:851))
        (PORT ena (1095:1095:1095) (1056:1056:1056))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (791:791:791) (851:851:851))
        (PORT ena (1095:1095:1095) (1056:1056:1056))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (791:791:791) (851:851:851))
        (PORT ena (1095:1095:1095) (1056:1056:1056))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1256:1256:1256))
        (PORT datac (274:274:274) (368:368:368))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (462:462:462))
        (PORT datab (253:253:253) (296:296:296))
        (PORT datac (294:294:294) (395:395:395))
        (PORT datad (303:303:303) (402:402:402))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (763:763:763))
        (PORT datab (1423:1423:1423) (1445:1445:1445))
        (PORT datac (1161:1161:1161) (1212:1212:1212))
        (PORT datad (279:279:279) (360:360:360))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (458:458:458))
        (PORT datab (333:333:333) (440:440:440))
        (PORT datac (292:292:292) (392:392:392))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (462:462:462))
        (PORT datab (337:337:337) (445:445:445))
        (PORT datad (279:279:279) (360:360:360))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (464:464:464) (466:466:466))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (222:222:222) (256:256:256))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (465:465:465))
        (PORT datab (255:255:255) (299:299:299))
        (PORT datac (296:296:296) (397:397:397))
        (PORT datad (306:306:306) (406:406:406))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5232:5232:5232) (5220:5220:5220))
        (PORT datab (1250:1250:1250) (1320:1320:1320))
        (PORT datac (649:649:649) (632:632:632))
        (PORT datad (262:262:262) (298:298:298))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (612:612:612))
        (PORT datab (1250:1250:1250) (1319:1319:1319))
        (PORT datac (1028:1028:1028) (1073:1073:1073))
        (PORT datad (261:261:261) (297:297:297))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (681:681:681))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (1159:1159:1159) (1210:1210:1210))
        (PORT datad (259:259:259) (294:294:294))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (672:672:672))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (1160:1160:1160) (1210:1210:1210))
        (PORT datad (261:261:261) (297:297:297))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1294:1294:1294))
        (PORT datab (1246:1246:1246) (1314:1314:1314))
        (PORT datac (470:470:470) (539:539:539))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (463:463:463))
        (PORT datab (313:313:313) (409:409:409))
        (PORT datac (295:295:295) (396:396:396))
        (PORT datad (304:304:304) (404:404:404))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (374:374:374) (388:388:388))
        (PORT datad (426:426:426) (430:430:430))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (890:890:890))
        (PORT datab (1587:1587:1587) (1601:1601:1601))
        (PORT datac (1225:1225:1225) (1237:1237:1237))
        (PORT datad (952:952:952) (978:978:978))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (700:700:700))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (589:589:589) (575:575:575))
        (PORT datad (804:804:804) (870:870:870))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2019:2019:2019) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (891:891:891))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2019:2019:2019) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (890:890:890))
        (PORT datac (255:255:255) (335:335:335))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2019:2019:2019) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (889:889:889))
        (PORT datac (255:255:255) (335:335:335))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2019:2019:2019) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5103:5103:5103) (5104:5104:5104))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (892:892:892))
        (PORT datab (735:735:735) (782:782:782))
        (PORT datac (753:753:753) (779:779:779))
        (PORT datad (794:794:794) (836:836:836))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (762:762:762))
        (PORT datab (1008:1008:1008) (1039:1039:1039))
        (PORT datac (1350:1350:1350) (1366:1366:1366))
        (PORT datad (780:780:780) (838:838:838))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2106:2106:2106))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2106:2106:2106))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (337:337:337))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2106:2106:2106))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2106:2106:2106))
        (PORT asdata (670:670:670) (750:750:750))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1349:1349:1349) (1365:1365:1365))
        (PORT datad (977:977:977) (999:999:999))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (884:884:884))
        (PORT datab (840:840:840) (884:884:884))
        (PORT datac (728:728:728) (722:722:722))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2106:2106:2106))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (470:470:470))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (483:483:483))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (469:469:469))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1291:1291:1291))
        (PORT datab (1067:1067:1067) (1111:1111:1111))
        (PORT datac (470:470:470) (539:539:539))
        (PORT datad (502:502:502) (561:561:561))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (916:916:916) (999:999:999))
        (PORT ena (1399:1399:1399) (1358:1358:1358))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (473:473:473))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (916:916:916) (999:999:999))
        (PORT ena (1399:1399:1399) (1358:1358:1358))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (310:310:310) (397:397:397))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (916:916:916) (999:999:999))
        (PORT ena (1399:1399:1399) (1358:1358:1358))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (488:488:488))
        (PORT datab (353:353:353) (473:473:473))
        (PORT datac (318:318:318) (430:430:430))
        (PORT datad (308:308:308) (395:395:395))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (475:475:475))
        (PORT datab (831:831:831) (888:888:888))
        (PORT datac (966:966:966) (999:999:999))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (916:916:916) (999:999:999))
        (PORT ena (1399:1399:1399) (1358:1358:1358))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (916:916:916) (999:999:999))
        (PORT ena (1399:1399:1399) (1358:1358:1358))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (487:487:487))
        (PORT datab (352:352:352) (472:472:472))
        (PORT datac (317:317:317) (429:429:429))
        (PORT datad (319:319:319) (421:421:421))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (611:611:611) (601:601:601))
        (PORT datad (725:725:725) (753:753:753))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (487:487:487))
        (PORT datab (353:353:353) (473:473:473))
        (PORT datac (317:317:317) (429:429:429))
        (PORT datad (319:319:319) (421:421:421))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (754:754:754) (791:791:791))
        (PORT datad (400:400:400) (404:404:404))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (516:516:516))
        (PORT datab (250:250:250) (292:292:292))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (467:467:467))
        (PORT datab (352:352:352) (472:472:472))
        (PORT datac (442:442:442) (499:499:499))
        (PORT datad (311:311:311) (398:398:398))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2106:2106:2106))
        (PORT asdata (672:672:672) (752:752:752))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (757:757:757))
        (PORT datab (664:664:664) (647:647:647))
        (PORT datad (631:631:631) (614:614:614))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (606:606:606) (596:596:596))
        (PORT datad (722:722:722) (750:750:750))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (474:474:474))
        (PORT datac (315:315:315) (427:427:427))
        (PORT datad (316:316:316) (418:418:418))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (379:379:379) (387:387:387))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2106:2106:2106))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (485:485:485))
        (PORT datab (352:352:352) (472:472:472))
        (PORT datac (316:316:316) (428:428:428))
        (PORT datad (318:318:318) (420:420:420))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (488:488:488))
        (PORT datab (352:352:352) (472:472:472))
        (PORT datac (317:317:317) (429:429:429))
        (PORT datad (320:320:320) (422:422:422))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (311:311:311) (398:398:398))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (520:520:520))
        (PORT datab (449:449:449) (453:453:453))
        (PORT datad (219:219:219) (252:252:252))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2106:2106:2106))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (481:481:481))
        (PORT datab (343:343:343) (439:439:439))
        (PORT datac (314:314:314) (426:426:426))
        (PORT datad (315:315:315) (416:416:416))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (315:315:315) (427:427:427))
        (PORT datad (319:319:319) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (550:550:550))
        (PORT datab (256:256:256) (298:298:298))
        (PORT datad (406:406:406) (413:413:413))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1031:1031:1031) (1076:1076:1076))
        (PORT datad (503:503:503) (561:561:561))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1251:1251:1251) (1320:1320:1320))
        (PORT datac (1027:1027:1027) (1071:1071:1071))
        (PORT datad (502:502:502) (560:560:560))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (5501:5501:5501) (5486:5486:5486))
        (PORT sload (1408:1408:1408) (1459:1459:1459))
        (PORT ena (1086:1086:1086) (1052:1052:1052))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT sload (1408:1408:1408) (1459:1459:1459))
        (PORT ena (1086:1086:1086) (1052:1052:1052))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT sload (1408:1408:1408) (1459:1459:1459))
        (PORT ena (1086:1086:1086) (1052:1052:1052))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (664:664:664) (739:739:739))
        (PORT sload (1408:1408:1408) (1459:1459:1459))
        (PORT ena (1086:1086:1086) (1052:1052:1052))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (917:917:917))
        (PORT datab (815:815:815) (857:857:857))
        (PORT datac (1546:1546:1546) (1557:1557:1557))
        (PORT datad (1046:1046:1046) (1089:1089:1089))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (890:890:890))
        (PORT datab (1264:1264:1264) (1276:1276:1276))
        (PORT datac (748:748:748) (774:774:774))
        (PORT datad (694:694:694) (731:731:731))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1549:1549:1549) (1560:1560:1560))
        (PORT datad (804:804:804) (870:870:870))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (804:804:804) (871:871:871))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1539:1539:1539) (1580:1580:1580))
        (PORT ena (1424:1424:1424) (1398:1398:1398))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (253:253:253) (333:333:333))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (805:805:805) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (735:735:735) (783:783:783))
      )
    )
  )
)
