\doxysubsubsubsection{ADCEx\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}
\hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode}{}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode}\index{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795}{ADC\+\_\+\+DMAACCESSMODE\+\_\+\+DISABLED}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33}{ADC\+\_\+\+DMAACCESSMODE\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139}{ADC\+\_\+\+DMAACCESSMODE\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc}{ADC\+\_\+\+DMAACCESSMODE\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\+\_\+\+CCR\+\_\+\+DMA}})
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gacc017b6a9b3ae942307fa95242cc4aa1}{IS\+\_\+\+ADC\+\_\+\+DMA\+\_\+\+ACCESS\+\_\+\+MODE}}(MODE)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33} 
\index{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode}!ADC\_DMAACCESSMODE\_1@{ADC\_DMAACCESSMODE\_1}}
\index{ADC\_DMAACCESSMODE\_1@{ADC\_DMAACCESSMODE\_1}!ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DMAACCESSMODE\_1}{ADC\_DMAACCESSMODE\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAACCESSMODE\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0}})}

DMA mode 1 enabled (2 / 3 half-\/words one by one -\/ 1 then 2 then 3) \Hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139} 
\index{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode}!ADC\_DMAACCESSMODE\_2@{ADC\_DMAACCESSMODE\_2}}
\index{ADC\_DMAACCESSMODE\_2@{ADC\_DMAACCESSMODE\_2}!ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DMAACCESSMODE\_2}{ADC\_DMAACCESSMODE\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAACCESSMODE\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1}})}

DMA mode 2 enabled (2 / 3 half-\/words by pairs -\/ 2\&1 then 1\&3 then 3\&2) \Hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc} 
\index{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode}!ADC\_DMAACCESSMODE\_3@{ADC\_DMAACCESSMODE\_3}}
\index{ADC\_DMAACCESSMODE\_3@{ADC\_DMAACCESSMODE\_3}!ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DMAACCESSMODE\_3}{ADC\_DMAACCESSMODE\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAACCESSMODE\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\+\_\+\+CCR\+\_\+\+DMA}})}

DMA mode 3 enabled (2 / 3 bytes by pairs -\/ 2\&1 then 1\&3 then 3\&2) \Hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795} 
\index{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode}!ADC\_DMAACCESSMODE\_DISABLED@{ADC\_DMAACCESSMODE\_DISABLED}}
\index{ADC\_DMAACCESSMODE\_DISABLED@{ADC\_DMAACCESSMODE\_DISABLED}!ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DMAACCESSMODE\_DISABLED}{ADC\_DMAACCESSMODE\_DISABLED}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAACCESSMODE\+\_\+\+DISABLED~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)}

DMA mode disabled \Hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gacc017b6a9b3ae942307fa95242cc4aa1}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gacc017b6a9b3ae942307fa95242cc4aa1} 
\index{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode}!IS\_ADC\_DMA\_ACCESS\_MODE@{IS\_ADC\_DMA\_ACCESS\_MODE}}
\index{IS\_ADC\_DMA\_ACCESS\_MODE@{IS\_ADC\_DMA\_ACCESS\_MODE}!ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADCEx\_Direct\_memory\_access\_mode\_for\_multi\_mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_ADC\_DMA\_ACCESS\_MODE}{IS\_ADC\_DMA\_ACCESS\_MODE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+DMA\+\_\+\+ACCESS\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{MODE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((MODE)\ ==\ \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795}{ADC\_DMAACCESSMODE\_DISABLED}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33}{ADC\_DMAACCESSMODE\_1}})\ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139}{ADC\_DMAACCESSMODE\_2}})\ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc}{ADC\_DMAACCESSMODE\_3}}))}

\end{DoxyCode}
