<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DPDK: examples/qos_sched/init.c</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DPDK
   &#160;<span id="projectnumber">20.11.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">examples/qos_sched/init.c</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><span class="comment">/* SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><span class="comment"> * Copyright(c) 2010-2014 Intel Corporation</span></div>
<div class="line"><span class="comment"> */</span></div>
<div class="line"> </div>
<div class="line"><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><span class="preprocessor">#include &lt;memory.h&gt;</span></div>
<div class="line"> </div>
<div class="line"><span class="preprocessor">#include &lt;<a class="code" href="rte__log_8h.html">rte_log.h</a>&gt;</span></div>
<div class="line"><span class="preprocessor">#include &lt;<a class="code" href="rte__mbuf_8h.html">rte_mbuf.h</a>&gt;</span></div>
<div class="line"><span class="preprocessor">#include &lt;<a class="code" href="rte__debug_8h.html">rte_debug.h</a>&gt;</span></div>
<div class="line"><span class="preprocessor">#include &lt;<a class="code" href="rte__ethdev_8h.html">rte_ethdev.h</a>&gt;</span></div>
<div class="line"><span class="preprocessor">#include &lt;<a class="code" href="rte__mempool_8h.html">rte_mempool.h</a>&gt;</span></div>
<div class="line"><span class="preprocessor">#include &lt;<a class="code" href="rte__sched_8h.html">rte_sched.h</a>&gt;</span></div>
<div class="line"><span class="preprocessor">#include &lt;<a class="code" href="rte__cycles_8h.html">rte_cycles.h</a>&gt;</span></div>
<div class="line"><span class="preprocessor">#include &lt;<a class="code" href="rte__string__fns_8h.html">rte_string_fns.h</a>&gt;</span></div>
<div class="line"><span class="preprocessor">#include &lt;<a class="code" href="rte__cfgfile_8h.html">rte_cfgfile.h</a>&gt;</span></div>
<div class="line"> </div>
<div class="line"><span class="preprocessor">#include &quot;main.h&quot;</span></div>
<div class="line"><span class="preprocessor">#include &quot;cfg_file.h&quot;</span></div>
<div class="line"> </div>
<div class="line">uint32_t app_numa_mask = 0;</div>
<div class="line"><span class="keyword">static</span> uint32_t app_inited_port_mask = 0;</div>
<div class="line"> </div>
<div class="line"><span class="keywordtype">int</span> app_pipe_to_profile[MAX_SCHED_SUBPORTS][MAX_SCHED_PIPES];</div>
<div class="line"> </div>
<div class="line"><span class="preprocessor">#define MAX_NAME_LEN 32</span></div>
<div class="line"> </div>
<div class="line"><span class="keyword">struct </span>ring_conf ring_conf = {</div>
<div class="line">    .rx_size   = APP_RX_DESC_DEFAULT,</div>
<div class="line">    .ring_size = APP_RING_SIZE,</div>
<div class="line">    .tx_size   = APP_TX_DESC_DEFAULT,</div>
<div class="line">};</div>
<div class="line"> </div>
<div class="line"><span class="keyword">struct </span>burst_conf burst_conf = {</div>
<div class="line">    .rx_burst    = MAX_PKT_RX_BURST,</div>
<div class="line">    .ring_burst  = PKT_ENQUEUE,</div>
<div class="line">    .qos_dequeue = PKT_DEQUEUE,</div>
<div class="line">    .tx_burst    = MAX_PKT_TX_BURST,</div>
<div class="line">};</div>
<div class="line"> </div>
<div class="line"><span class="keyword">struct </span>ring_thresh rx_thresh = {</div>
<div class="line">    .pthresh = RX_PTHRESH,</div>
<div class="line">    .hthresh = RX_HTHRESH,</div>
<div class="line">    .wthresh = RX_WTHRESH,</div>
<div class="line">};</div>
<div class="line"> </div>
<div class="line"><span class="keyword">struct </span>ring_thresh tx_thresh = {</div>
<div class="line">    .pthresh = TX_PTHRESH,</div>
<div class="line">    .hthresh = TX_HTHRESH,</div>
<div class="line">    .wthresh = TX_WTHRESH,</div>
<div class="line">};</div>
<div class="line"> </div>
<div class="line">uint32_t nb_pfc;</div>
<div class="line"><span class="keyword">const</span> <span class="keywordtype">char</span> *cfg_profile = NULL;</div>
<div class="line"><span class="keywordtype">int</span> mp_size = NB_MBUF;</div>
<div class="line"><span class="keyword">struct </span>flow_conf qos_conf[MAX_DATA_STREAMS];</div>
<div class="line"> </div>
<div class="line"><span class="keyword">static</span> <span class="keyword">struct </span><a name="_a0"></a><a class="code" href="structrte__eth__conf.html">rte_eth_conf</a> port_conf = {</div>
<div class="line">    .<a name="a1"></a><a class="code" href="structrte__eth__conf.html#a346eef99c24f617b74c440c1aa565d01">rxmode</a> = {</div>
<div class="line">        .<a name="a2"></a><a class="code" href="structrte__eth__rxmode.html#a84a5d32306b86a1df884144612c70726">max_rx_pkt_len</a> = <a name="a3"></a><a class="code" href="rte__ether_8h.html#af1fb088707ce5b2ebb7825cb69b5cb58">RTE_ETHER_MAX_LEN</a>,</div>
<div class="line">        .split_hdr_size = 0,</div>
<div class="line">    },</div>
<div class="line">    .txmode = {</div>
<div class="line">        .mq_mode = <a name="a4"></a><a class="code" href="rte__ethdev_8h.html#aada4dc197e51fc9ddd45c3f80c3cd6fe">ETH_DCB_NONE</a>,</div>
<div class="line">    },</div>
<div class="line">};</div>
<div class="line"> </div>
<div class="line"><span class="keyword">static</span> <span class="keywordtype">int</span></div>
<div class="line">app_init_port(uint16_t portid, <span class="keyword">struct</span> <a name="_a5"></a><a class="code" href="structrte__mempool.html">rte_mempool</a> *mp)</div>
<div class="line">{</div>
<div class="line">    <span class="keywordtype">int</span> ret;</div>
<div class="line">    <span class="keyword">struct </span><a name="_a6"></a><a class="code" href="structrte__eth__link.html">rte_eth_link</a> link;</div>
<div class="line">    <span class="keyword">struct </span><a name="_a7"></a><a class="code" href="structrte__eth__dev__info.html">rte_eth_dev_info</a> dev_info;</div>
<div class="line">    <span class="keyword">struct </span><a name="_a8"></a><a class="code" href="structrte__eth__rxconf.html">rte_eth_rxconf</a> rx_conf;</div>
<div class="line">    <span class="keyword">struct </span><a name="_a9"></a><a class="code" href="structrte__eth__txconf.html">rte_eth_txconf</a> tx_conf;</div>
<div class="line">    uint16_t rx_size;</div>
<div class="line">    uint16_t tx_size;</div>
<div class="line">    <span class="keyword">struct </span><a class="code" href="structrte__eth__conf.html">rte_eth_conf</a> local_port_conf = port_conf;</div>
<div class="line">    <span class="keywordtype">char</span> link_status_text[<a name="a10"></a><a class="code" href="rte__ethdev_8h.html#a7a31d6736244603b6a1d7efdd32a8834">RTE_ETH_LINK_MAX_STR_LEN</a>];</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* check if port already initialized (multistream configuration) */</span></div>
<div class="line">    <span class="keywordflow">if</span> (app_inited_port_mask &amp; (1u &lt;&lt; portid))</div>
<div class="line">        <span class="keywordflow">return</span> 0;</div>
<div class="line"> </div>
<div class="line">    rx_conf.rx_thresh.pthresh = rx_thresh.pthresh;</div>
<div class="line">    rx_conf.rx_thresh.hthresh = rx_thresh.hthresh;</div>
<div class="line">    rx_conf.rx_thresh.wthresh = rx_thresh.wthresh;</div>
<div class="line">    rx_conf.rx_free_thresh = 32;</div>
<div class="line">    rx_conf.rx_drop_en = 0;</div>
<div class="line">    rx_conf.rx_deferred_start = 0;</div>
<div class="line"> </div>
<div class="line">    tx_conf.tx_thresh.pthresh = tx_thresh.pthresh;</div>
<div class="line">    tx_conf.tx_thresh.hthresh = tx_thresh.hthresh;</div>
<div class="line">    tx_conf.tx_thresh.wthresh = tx_thresh.wthresh;</div>
<div class="line">    tx_conf.tx_free_thresh = 0;</div>
<div class="line">    tx_conf.tx_rs_thresh = 0;</div>
<div class="line">    tx_conf.tx_deferred_start = 0;</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* init port */</span></div>
<div class="line">    <a name="a11"></a><a class="code" href="rte__log_8h.html#ac23caeb9833fd0fd0665c6c05ec806fe">RTE_LOG</a>(INFO, APP, <span class="stringliteral">&quot;Initializing port %&quot;</span>PRIu16<span class="stringliteral">&quot;... &quot;</span>, portid);</div>
<div class="line">    fflush(stdout);</div>
<div class="line"> </div>
<div class="line">    ret = <a name="a12"></a><a class="code" href="rte__ethdev_8h.html#a7593f4fff04f4ae1b1d718db7ca7dc8c">rte_eth_dev_info_get</a>(portid, &amp;dev_info);</div>
<div class="line">    <span class="keywordflow">if</span> (ret != 0)</div>
<div class="line">        <a name="a13"></a><a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE,</div>
<div class="line">            <span class="stringliteral">&quot;Error during getting device (port %u) info: %s\n&quot;</span>,</div>
<div class="line">            portid, strerror(-ret));</div>
<div class="line"> </div>
<div class="line">    <span class="keywordflow">if</span> (dev_info.tx_offload_capa &amp; <a name="a14"></a><a class="code" href="rte__ethdev_8h.html#ae7110b5d5dced8f42505bff5d9e3f0ea">DEV_TX_OFFLOAD_MBUF_FAST_FREE</a>)</div>
<div class="line">        local_port_conf.<a name="a15"></a><a class="code" href="structrte__eth__conf.html#a1c33c9d2e5cdb14b62ed386bf3159e07">txmode</a>.<a name="a16"></a><a class="code" href="structrte__eth__txmode.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">offloads</a> |=</div>
<div class="line">            <a class="code" href="rte__ethdev_8h.html#ae7110b5d5dced8f42505bff5d9e3f0ea">DEV_TX_OFFLOAD_MBUF_FAST_FREE</a>;</div>
<div class="line">    ret = <a name="a17"></a><a class="code" href="rte__ethdev_8h.html#a1a7d3a20b102fee222541fda50fd87bd">rte_eth_dev_configure</a>(portid, 1, 1, &amp;local_port_conf);</div>
<div class="line">    <span class="keywordflow">if</span> (ret &lt; 0)</div>
<div class="line">        <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE,</div>
<div class="line">             <span class="stringliteral">&quot;Cannot configure device: err=%d, port=%u\n&quot;</span>,</div>
<div class="line">             ret, portid);</div>
<div class="line"> </div>
<div class="line">    rx_size = ring_conf.rx_size;</div>
<div class="line">    tx_size = ring_conf.tx_size;</div>
<div class="line">    ret = <a name="a18"></a><a class="code" href="rte__ethdev_8h.html#ad31219b87a1733d5b367a7c04c7f7b48">rte_eth_dev_adjust_nb_rx_tx_desc</a>(portid, &amp;rx_size, &amp;tx_size);</div>
<div class="line">    <span class="keywordflow">if</span> (ret &lt; 0)</div>
<div class="line">        <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE,</div>
<div class="line">             <span class="stringliteral">&quot;rte_eth_dev_adjust_nb_rx_tx_desc: err=%d,port=%u\n&quot;</span>,</div>
<div class="line">             ret, portid);</div>
<div class="line">    ring_conf.rx_size = rx_size;</div>
<div class="line">    ring_conf.tx_size = tx_size;</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* init one RX queue */</span></div>
<div class="line">    fflush(stdout);</div>
<div class="line">    rx_conf.offloads = local_port_conf.<a class="code" href="structrte__eth__conf.html#a346eef99c24f617b74c440c1aa565d01">rxmode</a>.<a name="a19"></a><a class="code" href="structrte__eth__rxmode.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">offloads</a>;</div>
<div class="line">    ret = <a name="a20"></a><a class="code" href="rte__ethdev_8h.html#a36ba70a5a6fce2c2c1f774828ba78f8d">rte_eth_rx_queue_setup</a>(portid, 0, (uint16_t)ring_conf.rx_size,</div>
<div class="line">        <a name="a21"></a><a class="code" href="rte__ethdev_8h.html#ad032e25f712e6ffeb0c19eab1ec1fd2e">rte_eth_dev_socket_id</a>(portid), &amp;rx_conf, mp);</div>
<div class="line">    <span class="keywordflow">if</span> (ret &lt; 0)</div>
<div class="line">        <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE,</div>
<div class="line">             <span class="stringliteral">&quot;rte_eth_tx_queue_setup: err=%d, port=%u\n&quot;</span>,</div>
<div class="line">             ret, portid);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* init one TX queue */</span></div>
<div class="line">    fflush(stdout);</div>
<div class="line">    tx_conf.offloads = local_port_conf.<a class="code" href="structrte__eth__conf.html#a1c33c9d2e5cdb14b62ed386bf3159e07">txmode</a>.<a class="code" href="structrte__eth__txmode.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">offloads</a>;</div>
<div class="line">    ret = <a name="a22"></a><a class="code" href="rte__ethdev_8h.html#a796c2f20778984c6f41b271e36bae50e">rte_eth_tx_queue_setup</a>(portid, 0,</div>
<div class="line">        (uint16_t)ring_conf.tx_size, <a class="code" href="rte__ethdev_8h.html#ad032e25f712e6ffeb0c19eab1ec1fd2e">rte_eth_dev_socket_id</a>(portid), &amp;tx_conf);</div>
<div class="line">    <span class="keywordflow">if</span> (ret &lt; 0)</div>
<div class="line">        <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE,</div>
<div class="line">             <span class="stringliteral">&quot;rte_eth_tx_queue_setup: err=%d, port=%u queue=%d\n&quot;</span>,</div>
<div class="line">             ret, portid, 0);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Start device */</span></div>
<div class="line">    ret = <a name="a23"></a><a class="code" href="rte__ethdev_8h.html#afdc834c1c52e9fb512301990468ca7c2">rte_eth_dev_start</a>(portid);</div>
<div class="line">    <span class="keywordflow">if</span> (ret &lt; 0)</div>
<div class="line">        <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE,</div>
<div class="line">             <span class="stringliteral">&quot;rte_pmd_port_start: err=%d, port=%u\n&quot;</span>,</div>
<div class="line">             ret, portid);</div>
<div class="line"> </div>
<div class="line">    printf(<span class="stringliteral">&quot;done: &quot;</span>);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* get link status */</span></div>
<div class="line">    ret = <a name="a24"></a><a class="code" href="rte__ethdev_8h.html#a56200b0c25f3ecab5abe9bd2b647c215">rte_eth_link_get</a>(portid, &amp;link);</div>
<div class="line">    <span class="keywordflow">if</span> (ret &lt; 0)</div>
<div class="line">        <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE,</div>
<div class="line">             <span class="stringliteral">&quot;rte_eth_link_get: err=%d, port=%u: %s\n&quot;</span>,</div>
<div class="line">             ret, portid, <a name="a25"></a><a class="code" href="rte__errno_8h.html#a129a7eb4cfa1f5bdac5783bf49137d06">rte_strerror</a>(-ret));</div>
<div class="line"> </div>
<div class="line">    <a name="a26"></a><a class="code" href="rte__ethdev_8h.html#a5f51139368b8d1a2c22fdecd90bc4d98">rte_eth_link_to_str</a>(link_status_text, <span class="keyword">sizeof</span>(link_status_text), &amp;link);</div>
<div class="line">    printf(<span class="stringliteral">&quot;%s\n&quot;</span>, link_status_text);</div>
<div class="line"> </div>
<div class="line">    ret = <a name="a27"></a><a class="code" href="rte__ethdev_8h.html#a5dd1dedaa45f05c72bcc35495e441e91">rte_eth_promiscuous_enable</a>(portid);</div>
<div class="line">    <span class="keywordflow">if</span> (ret != 0)</div>
<div class="line">        <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE,</div>
<div class="line">            <span class="stringliteral">&quot;rte_eth_promiscuous_enable: err=%s, port=%u\n&quot;</span>,</div>
<div class="line">            <a class="code" href="rte__errno_8h.html#a129a7eb4cfa1f5bdac5783bf49137d06">rte_strerror</a>(-ret), portid);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* mark port as initialized */</span></div>
<div class="line">    app_inited_port_mask |= 1u &lt;&lt; portid;</div>
<div class="line"> </div>
<div class="line">    <span class="keywordflow">return</span> 0;</div>
<div class="line">}</div>
<div class="line"> </div>
<div class="line"><span class="keyword">static</span> <span class="keyword">struct </span>rte_sched_pipe_params pipe_profiles[MAX_SCHED_PIPE_PROFILES] = {</div>
<div class="line">    { <span class="comment">/* Profile #0 */</span></div>
<div class="line">        .tb_rate = 305175,</div>
<div class="line">        .tb_size = 1000000,</div>
<div class="line"> </div>
<div class="line">        .tc_rate = {305175, 305175, 305175, 305175, 305175, 305175,</div>
<div class="line">            305175, 305175, 305175, 305175, 305175, 305175, 305175},</div>
<div class="line">        .tc_period = 40,</div>
<div class="line"><span class="preprocessor">#ifdef RTE_SCHED_SUBPORT_TC_OV</span></div>
<div class="line">        .tc_ov_weight = 1,</div>
<div class="line"><span class="preprocessor">#endif</span></div>
<div class="line"> </div>
<div class="line">        .wrr_weights = {1, 1, 1, 1},</div>
<div class="line">    },</div>
<div class="line">};</div>
<div class="line"> </div>
<div class="line"><span class="keyword">static</span> <span class="keyword">struct </span>rte_sched_subport_profile_params</div>
<div class="line">        subport_profile[MAX_SCHED_SUBPORT_PROFILES] = {</div>
<div class="line">    {</div>
<div class="line">        .tb_rate = 1250000000,</div>
<div class="line">        .tb_size = 1000000,</div>
<div class="line">        .tc_rate = {1250000000, 1250000000, 1250000000, 1250000000,</div>
<div class="line">            1250000000, 1250000000, 1250000000, 1250000000, 1250000000,</div>
<div class="line">            1250000000, 1250000000, 1250000000, 1250000000},</div>
<div class="line">        .tc_period = 10,</div>
<div class="line">    },</div>
<div class="line">};</div>
<div class="line"> </div>
<div class="line"><span class="keyword">struct </span>rte_sched_subport_params subport_params[MAX_SCHED_SUBPORTS] = {</div>
<div class="line">    {</div>
<div class="line">        .n_pipes_per_subport_enabled = 4096,</div>
<div class="line">        .qsize = {64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64},</div>
<div class="line">        .pipe_profiles = pipe_profiles,</div>
<div class="line">        .n_pipe_profiles = <span class="keyword">sizeof</span>(pipe_profiles) /</div>
<div class="line">            <span class="keyword">sizeof</span>(<span class="keyword">struct</span> rte_sched_pipe_params),</div>
<div class="line">        .n_max_pipe_profiles = MAX_SCHED_PIPE_PROFILES,</div>
<div class="line"><span class="preprocessor">#ifdef RTE_SCHED_RED</span></div>
<div class="line">    .red_params = {</div>
<div class="line">        <span class="comment">/* Traffic Class 0 Colors Green / Yellow / Red */</span></div>
<div class="line">        [0][0] = {.min_th = 48, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [0][1] = {.min_th = 40, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [0][2] = {.min_th = 32, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line"> </div>
<div class="line">        <span class="comment">/* Traffic Class 1 - Colors Green / Yellow / Red */</span></div>
<div class="line">        [1][0] = {.min_th = 48, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [1][1] = {.min_th = 40, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [1][2] = {.min_th = 32, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line"> </div>
<div class="line">        <span class="comment">/* Traffic Class 2 - Colors Green / Yellow / Red */</span></div>
<div class="line">        [2][0] = {.min_th = 48, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [2][1] = {.min_th = 40, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [2][2] = {.min_th = 32, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line"> </div>
<div class="line">        <span class="comment">/* Traffic Class 3 - Colors Green / Yellow / Red */</span></div>
<div class="line">        [3][0] = {.min_th = 48, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [3][1] = {.min_th = 40, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [3][2] = {.min_th = 32, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line"> </div>
<div class="line">        <span class="comment">/* Traffic Class 4 - Colors Green / Yellow / Red */</span></div>
<div class="line">        [4][0] = {.min_th = 48, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [4][1] = {.min_th = 40, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [4][2] = {.min_th = 32, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line"> </div>
<div class="line">        <span class="comment">/* Traffic Class 5 - Colors Green / Yellow / Red */</span></div>
<div class="line">        [5][0] = {.min_th = 48, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [5][1] = {.min_th = 40, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [5][2] = {.min_th = 32, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line"> </div>
<div class="line">        <span class="comment">/* Traffic Class 6 - Colors Green / Yellow / Red */</span></div>
<div class="line">        [6][0] = {.min_th = 48, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [6][1] = {.min_th = 40, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [6][2] = {.min_th = 32, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line"> </div>
<div class="line">        <span class="comment">/* Traffic Class 7 - Colors Green / Yellow / Red */</span></div>
<div class="line">        [7][0] = {.min_th = 48, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [7][1] = {.min_th = 40, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [7][2] = {.min_th = 32, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line"> </div>
<div class="line">        <span class="comment">/* Traffic Class 8 - Colors Green / Yellow / Red */</span></div>
<div class="line">        [8][0] = {.min_th = 48, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [8][1] = {.min_th = 40, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [8][2] = {.min_th = 32, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line"> </div>
<div class="line">        <span class="comment">/* Traffic Class 9 - Colors Green / Yellow / Red */</span></div>
<div class="line">        [9][0] = {.min_th = 48, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [9][1] = {.min_th = 40, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [9][2] = {.min_th = 32, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line"> </div>
<div class="line">        <span class="comment">/* Traffic Class 10 - Colors Green / Yellow / Red */</span></div>
<div class="line">        [10][0] = {.min_th = 48, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [10][1] = {.min_th = 40, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [10][2] = {.min_th = 32, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line"> </div>
<div class="line">        <span class="comment">/* Traffic Class 11 - Colors Green / Yellow / Red */</span></div>
<div class="line">        [11][0] = {.min_th = 48, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [11][1] = {.min_th = 40, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [11][2] = {.min_th = 32, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line"> </div>
<div class="line">        <span class="comment">/* Traffic Class 12 - Colors Green / Yellow / Red */</span></div>
<div class="line">        [12][0] = {.min_th = 48, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [12][1] = {.min_th = 40, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">        [12][2] = {.min_th = 32, .max_th = 64, .maxp_inv = 10, .wq_log2 = 9},</div>
<div class="line">    },</div>
<div class="line"><span class="preprocessor">#endif </span><span class="comment">/* RTE_SCHED_RED */</span><span class="preprocessor"></span></div>
<div class="line">    },</div>
<div class="line">};</div>
<div class="line"> </div>
<div class="line"><span class="keyword">struct </span><a name="_a28"></a><a class="code" href="structrte__sched__port__params.html">rte_sched_port_params</a> port_params = {</div>
<div class="line">    .name = <span class="stringliteral">&quot;port_scheduler_0&quot;</span>,</div>
<div class="line">    .socket = 0, <span class="comment">/* computed */</span></div>
<div class="line">    .rate = 0, <span class="comment">/* computed */</span></div>
<div class="line">    .mtu = 6 + 6 + 4 + 4 + 2 + 1500,</div>
<div class="line">    .frame_overhead = RTE_SCHED_FRAME_OVERHEAD_DEFAULT,</div>
<div class="line">    .n_subports_per_port = 1,</div>
<div class="line">    .n_subport_profiles = 1,</div>
<div class="line">    .subport_profiles = subport_profile,</div>
<div class="line">    .n_max_subport_profiles = MAX_SCHED_SUBPORT_PROFILES,</div>
<div class="line">    .n_pipes_per_subport = MAX_SCHED_PIPES,</div>
<div class="line">};</div>
<div class="line"> </div>
<div class="line"><span class="keyword">static</span> <span class="keyword">struct </span>rte_sched_port *</div>
<div class="line">app_init_sched_port(uint32_t portid, uint32_t socketid)</div>
<div class="line">{</div>
<div class="line">    <span class="keyword">static</span> <span class="keywordtype">char</span> port_name[32]; <span class="comment">/* static as referenced from global port_params*/</span></div>
<div class="line">    <span class="keyword">struct </span><a class="code" href="structrte__eth__link.html">rte_eth_link</a> link;</div>
<div class="line">    <span class="keyword">struct </span>rte_sched_port *port = NULL;</div>
<div class="line">    uint32_t pipe, subport;</div>
<div class="line">    <span class="keywordtype">int</span> err;</div>
<div class="line"> </div>
<div class="line">    err = <a class="code" href="rte__ethdev_8h.html#a56200b0c25f3ecab5abe9bd2b647c215">rte_eth_link_get</a>(portid, &amp;link);</div>
<div class="line">    <span class="keywordflow">if</span> (err &lt; 0)</div>
<div class="line">        <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE,</div>
<div class="line">             <span class="stringliteral">&quot;rte_eth_link_get: err=%d, port=%u: %s\n&quot;</span>,</div>
<div class="line">             err, portid, <a class="code" href="rte__errno_8h.html#a129a7eb4cfa1f5bdac5783bf49137d06">rte_strerror</a>(-err));</div>
<div class="line"> </div>
<div class="line">    port_params.socket = socketid;</div>
<div class="line">    port_params.rate = (uint64_t) link.link_speed * 1000 * 1000 / 8;</div>
<div class="line">    snprintf(port_name, <span class="keyword">sizeof</span>(port_name), <span class="stringliteral">&quot;port_%d&quot;</span>, portid);</div>
<div class="line">    port_params.name = port_name;</div>
<div class="line"> </div>
<div class="line">    port = <a name="a29"></a><a class="code" href="rte__sched_8h.html#a496f8da1e648ee8600897f8c748bf56e">rte_sched_port_config</a>(&amp;port_params);</div>
<div class="line">    <span class="keywordflow">if</span> (port == NULL){</div>
<div class="line">        <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE, <span class="stringliteral">&quot;Unable to config sched port\n&quot;</span>);</div>
<div class="line">    }</div>
<div class="line"> </div>
<div class="line">    <span class="keywordflow">for</span> (subport = 0; subport &lt; port_params.n_subports_per_port; subport ++) {</div>
<div class="line">        err = <a name="a30"></a><a class="code" href="rte__sched_8h.html#aacdcbdfec8a9328eff0a178d3b145d99">rte_sched_subport_config</a>(port, subport,</div>
<div class="line">                &amp;subport_params[subport],</div>
<div class="line">                0);</div>
<div class="line">        <span class="keywordflow">if</span> (err) {</div>
<div class="line">            <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE, <span class="stringliteral">&quot;Unable to config sched &quot;</span></div>
<div class="line">                 <span class="stringliteral">&quot;subport %u, err=%d\n&quot;</span>, subport, err);</div>
<div class="line">        }</div>
<div class="line"> </div>
<div class="line">        uint32_t n_pipes_per_subport =</div>
<div class="line">            subport_params[subport].n_pipes_per_subport_enabled;</div>
<div class="line"> </div>
<div class="line">        <span class="keywordflow">for</span> (pipe = 0; pipe &lt; n_pipes_per_subport; pipe++) {</div>
<div class="line">            <span class="keywordflow">if</span> (app_pipe_to_profile[subport][pipe] != -1) {</div>
<div class="line">                err = <a name="a31"></a><a class="code" href="rte__sched_8h.html#a21f6f073d054faab7e6a9683b8e0fe0f">rte_sched_pipe_config</a>(port, subport, pipe,</div>
<div class="line">                        app_pipe_to_profile[subport][pipe]);</div>
<div class="line">                <span class="keywordflow">if</span> (err) {</div>
<div class="line">                    <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE, <span class="stringliteral">&quot;Unable to config sched pipe %u &quot;</span></div>
<div class="line">                            <span class="stringliteral">&quot;for profile %d, err=%d\n&quot;</span>, pipe,</div>
<div class="line">                            app_pipe_to_profile[subport][pipe], err);</div>
<div class="line">                }</div>
<div class="line">            }</div>
<div class="line">        }</div>
<div class="line">    }</div>
<div class="line"> </div>
<div class="line">    <span class="keywordflow">return</span> port;</div>
<div class="line">}</div>
<div class="line"> </div>
<div class="line"><span class="keyword">static</span> <span class="keywordtype">int</span></div>
<div class="line">app_load_cfg_profile(<span class="keyword">const</span> <span class="keywordtype">char</span> *profile)</div>
<div class="line">{</div>
<div class="line">    <span class="keywordflow">if</span> (profile == NULL)</div>
<div class="line">        <span class="keywordflow">return</span> 0;</div>
<div class="line">    <span class="keyword">struct </span>rte_cfgfile *file = <a name="a32"></a><a class="code" href="rte__cfgfile_8h.html#acb683a98c429a8e86dfd62f93930f955">rte_cfgfile_load</a>(profile, 0);</div>
<div class="line">    <span class="keywordflow">if</span> (file == NULL)</div>
<div class="line">        <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE, <span class="stringliteral">&quot;Cannot load configuration profile %s\n&quot;</span>, profile);</div>
<div class="line"> </div>
<div class="line">    cfg_load_port(file, &amp;port_params);</div>
<div class="line">    cfg_load_subport(file, subport_params);</div>
<div class="line">    cfg_load_subport_profile(file, subport_profile);</div>
<div class="line">    cfg_load_pipe(file, pipe_profiles);</div>
<div class="line"> </div>
<div class="line">    <a name="a33"></a><a class="code" href="rte__cfgfile_8h.html#a084ea62fcd6276e1ae75b3d69eaec3ce">rte_cfgfile_close</a>(file);</div>
<div class="line"> </div>
<div class="line">    <span class="keywordflow">return</span> 0;</div>
<div class="line">}</div>
<div class="line"> </div>
<div class="line"><span class="keywordtype">int</span> app_init(<span class="keywordtype">void</span>)</div>
<div class="line">{</div>
<div class="line">    uint32_t i;</div>
<div class="line">    <span class="keywordtype">char</span> ring_name[MAX_NAME_LEN];</div>
<div class="line">    <span class="keywordtype">char</span> pool_name[MAX_NAME_LEN];</div>
<div class="line"> </div>
<div class="line">    <span class="keywordflow">if</span> (<a name="a34"></a><a class="code" href="rte__ethdev_8h.html#a9ab708089665bebcd65cefe5383b24f2">rte_eth_dev_count_avail</a>() == 0)</div>
<div class="line">        <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE, <span class="stringliteral">&quot;No Ethernet port - bye\n&quot;</span>);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* load configuration profile */</span></div>
<div class="line">    <span class="keywordflow">if</span> (app_load_cfg_profile(cfg_profile) != 0)</div>
<div class="line">        <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE, <span class="stringliteral">&quot;Invalid configuration profile\n&quot;</span>);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Initialize each active flow */</span></div>
<div class="line">    <span class="keywordflow">for</span>(i = 0; i &lt; nb_pfc; i++) {</div>
<div class="line">        uint32_t socket = <a name="a35"></a><a class="code" href="rte__lcore_8h.html#a023b4909f52c3cdf0351d71d2b5032bc">rte_lcore_to_socket_id</a>(qos_conf[i].rx_core);</div>
<div class="line">        <span class="keyword">struct </span><a name="_a36"></a><a class="code" href="structrte__ring.html">rte_ring</a> *ring;</div>
<div class="line"> </div>
<div class="line">        snprintf(ring_name, MAX_NAME_LEN, <span class="stringliteral">&quot;ring-%u-%u&quot;</span>, i, qos_conf[i].rx_core);</div>
<div class="line">        ring = <a name="a37"></a><a class="code" href="rte__ring_8h.html#ad26dd65732f16f720eca5e1aa94e2a8a">rte_ring_lookup</a>(ring_name);</div>
<div class="line">        <span class="keywordflow">if</span> (ring == NULL)</div>
<div class="line">            qos_conf[i].rx_ring = <a name="a38"></a><a class="code" href="rte__ring_8h.html#ae4dece63653850041afd5c16d3d6e052">rte_ring_create</a>(ring_name, ring_conf.ring_size,</div>
<div class="line">                socket, <a name="a39"></a><a class="code" href="rte__ring__core_8h.html#a127c66adbeab4653a47649993b94f35b">RING_F_SP_ENQ</a> | <a name="a40"></a><a class="code" href="rte__ring__core_8h.html#a421a61b2f94cdf65b3a6ac146c492fb9">RING_F_SC_DEQ</a>);</div>
<div class="line">        <span class="keywordflow">else</span></div>
<div class="line">            qos_conf[i].rx_ring = ring;</div>
<div class="line"> </div>
<div class="line">        snprintf(ring_name, MAX_NAME_LEN, <span class="stringliteral">&quot;ring-%u-%u&quot;</span>, i, qos_conf[i].tx_core);</div>
<div class="line">        ring = <a class="code" href="rte__ring_8h.html#ad26dd65732f16f720eca5e1aa94e2a8a">rte_ring_lookup</a>(ring_name);</div>
<div class="line">        <span class="keywordflow">if</span> (ring == NULL)</div>
<div class="line">            qos_conf[i].tx_ring = <a class="code" href="rte__ring_8h.html#ae4dece63653850041afd5c16d3d6e052">rte_ring_create</a>(ring_name, ring_conf.ring_size,</div>
<div class="line">                socket, <a class="code" href="rte__ring__core_8h.html#a127c66adbeab4653a47649993b94f35b">RING_F_SP_ENQ</a> | <a class="code" href="rte__ring__core_8h.html#a421a61b2f94cdf65b3a6ac146c492fb9">RING_F_SC_DEQ</a>);</div>
<div class="line">        <span class="keywordflow">else</span></div>
<div class="line">            qos_conf[i].tx_ring = ring;</div>
<div class="line"> </div>
<div class="line"> </div>
<div class="line">        <span class="comment">/* create the mbuf pools for each RX Port */</span></div>
<div class="line">        snprintf(pool_name, MAX_NAME_LEN, <span class="stringliteral">&quot;mbuf_pool%u&quot;</span>, i);</div>
<div class="line">        qos_conf[i].mbuf_pool = <a name="a41"></a><a class="code" href="rte__mbuf_8h.html#a593921f13307803b94bbb4e0932db962">rte_pktmbuf_pool_create</a>(pool_name,</div>
<div class="line">            mp_size, burst_conf.rx_burst * 4, 0,</div>
<div class="line">            RTE_MBUF_DEFAULT_BUF_SIZE,</div>
<div class="line">            <a class="code" href="rte__ethdev_8h.html#ad032e25f712e6ffeb0c19eab1ec1fd2e">rte_eth_dev_socket_id</a>(qos_conf[i].rx_port));</div>
<div class="line">        <span class="keywordflow">if</span> (qos_conf[i].mbuf_pool == NULL)</div>
<div class="line">            <a class="code" href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a>(EXIT_FAILURE, <span class="stringliteral">&quot;Cannot init mbuf pool for socket %u\n&quot;</span>, i);</div>
<div class="line"> </div>
<div class="line">        app_init_port(qos_conf[i].rx_port, qos_conf[i].mbuf_pool);</div>
<div class="line">        app_init_port(qos_conf[i].tx_port, qos_conf[i].mbuf_pool);</div>
<div class="line"> </div>
<div class="line">        qos_conf[i].sched_port = app_init_sched_port(qos_conf[i].tx_port, socket);</div>
<div class="line">    }</div>
<div class="line"> </div>
<div class="line">    <a class="code" href="rte__log_8h.html#ac23caeb9833fd0fd0665c6c05ec806fe">RTE_LOG</a>(INFO, APP, <span class="stringliteral">&quot;time stamp clock running at %&quot;</span> PRIu64 <span class="stringliteral">&quot; Hz\n&quot;</span>,</div>
<div class="line">             <a name="a42"></a><a class="code" href="rte__cycles_8h.html#a18f8d53cce1fcc6c1d35000752017151">rte_get_timer_hz</a>());</div>
<div class="line"> </div>
<div class="line">    <a class="code" href="rte__log_8h.html#ac23caeb9833fd0fd0665c6c05ec806fe">RTE_LOG</a>(INFO, APP, <span class="stringliteral">&quot;Ring sizes: NIC RX = %u, Mempool = %d SW queue = %u,&quot;</span></div>
<div class="line">             <span class="stringliteral">&quot;NIC TX = %u\n&quot;</span>, ring_conf.rx_size, mp_size, ring_conf.ring_size,</div>
<div class="line">             ring_conf.tx_size);</div>
<div class="line"> </div>
<div class="line">    <a class="code" href="rte__log_8h.html#ac23caeb9833fd0fd0665c6c05ec806fe">RTE_LOG</a>(INFO, APP, <span class="stringliteral">&quot;Burst sizes: RX read = %hu, RX write = %hu,\n&quot;</span></div>
<div class="line">                          <span class="stringliteral">&quot;             Worker read/QoS enqueue = %hu,\n&quot;</span></div>
<div class="line">                          <span class="stringliteral">&quot;             QoS dequeue = %hu, Worker write = %hu\n&quot;</span>,</div>
<div class="line">        burst_conf.rx_burst, burst_conf.ring_burst, burst_conf.ring_burst,</div>
<div class="line">        burst_conf.qos_dequeue, burst_conf.tx_burst);</div>
<div class="line"> </div>
<div class="line">    <a class="code" href="rte__log_8h.html#ac23caeb9833fd0fd0665c6c05ec806fe">RTE_LOG</a>(INFO, APP, <span class="stringliteral">&quot;NIC thresholds RX (p = %hhu, h = %hhu, w = %hhu),&quot;</span></div>
<div class="line">                 <span class="stringliteral">&quot;TX (p = %hhu, h = %hhu, w = %hhu)\n&quot;</span>,</div>
<div class="line">        rx_thresh.pthresh, rx_thresh.hthresh, rx_thresh.wthresh,</div>
<div class="line">        tx_thresh.pthresh, tx_thresh.hthresh, tx_thresh.wthresh);</div>
<div class="line"> </div>
<div class="line">    <span class="keywordflow">return</span> 0;</div>
<div class="line">}</div>
</div><!-- fragment --> </div><!-- contents -->
<div class="ttc" id="arte__ethdev_8h_html_a5f51139368b8d1a2c22fdecd90bc4d98"><div class="ttname"><a href="rte__ethdev_8h.html#a5f51139368b8d1a2c22fdecd90bc4d98">rte_eth_link_to_str</a></div><div class="ttdeci">__rte_experimental int rte_eth_link_to_str(char *str, size_t len, const struct rte_eth_link *eth_link)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_ad31219b87a1733d5b367a7c04c7f7b48"><div class="ttname"><a href="rte__ethdev_8h.html#ad31219b87a1733d5b367a7c04c7f7b48">rte_eth_dev_adjust_nb_rx_tx_desc</a></div><div class="ttdeci">int rte_eth_dev_adjust_nb_rx_tx_desc(uint16_t port_id, uint16_t *nb_rx_desc, uint16_t *nb_tx_desc)</div></div>
<div class="ttc" id="astructrte__eth__rxconf_html"><div class="ttname"><a href="structrte__eth__rxconf.html">rte_eth_rxconf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01032">rte_ethdev.h:1032</a></div></div>
<div class="ttc" id="arte__cfgfile_8h_html_acb683a98c429a8e86dfd62f93930f955"><div class="ttname"><a href="rte__cfgfile_8h.html#acb683a98c429a8e86dfd62f93930f955">rte_cfgfile_load</a></div><div class="ttdeci">struct rte_cfgfile * rte_cfgfile_load(const char *filename, int flags)</div></div>
<div class="ttc" id="arte__sched_8h_html"><div class="ttname"><a href="rte__sched_8h.html">rte_sched.h</a></div></div>
<div class="ttc" id="arte__ring_8h_html_ae4dece63653850041afd5c16d3d6e052"><div class="ttname"><a href="rte__ring_8h.html#ae4dece63653850041afd5c16d3d6e052">rte_ring_create</a></div><div class="ttdeci">struct rte_ring * rte_ring_create(const char *name, unsigned int count, int socket_id, unsigned int flags)</div></div>
<div class="ttc" id="arte__log_8h_html"><div class="ttname"><a href="rte__log_8h.html">rte_log.h</a></div></div>
<div class="ttc" id="arte__cfgfile_8h_html"><div class="ttname"><a href="rte__cfgfile_8h.html">rte_cfgfile.h</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a796c2f20778984c6f41b271e36bae50e"><div class="ttname"><a href="rte__ethdev_8h.html#a796c2f20778984c6f41b271e36bae50e">rte_eth_tx_queue_setup</a></div><div class="ttdeci">int rte_eth_tx_queue_setup(uint16_t port_id, uint16_t tx_queue_id, uint16_t nb_tx_desc, unsigned int socket_id, const struct rte_eth_txconf *tx_conf)</div></div>
<div class="ttc" id="astructrte__eth__txconf_html"><div class="ttname"><a href="structrte__eth__txconf.html">rte_eth_txconf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01060">rte_ethdev.h:1060</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1a7d3a20b102fee222541fda50fd87bd"><div class="ttname"><a href="rte__ethdev_8h.html#a1a7d3a20b102fee222541fda50fd87bd">rte_eth_dev_configure</a></div><div class="ttdeci">int rte_eth_dev_configure(uint16_t port_id, uint16_t nb_rx_queue, uint16_t nb_tx_queue, const struct rte_eth_conf *eth_conf)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_aada4dc197e51fc9ddd45c3f80c3cd6fe"><div class="ttname"><a href="rte__ethdev_8h.html#aada4dc197e51fc9ddd45c3f80c3cd6fe">ETH_DCB_NONE</a></div><div class="ttdeci">#define ETH_DCB_NONE</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00393">rte_ethdev.h:393</a></div></div>
<div class="ttc" id="astructrte__eth__rxmode_html_a84a5d32306b86a1df884144612c70726"><div class="ttname"><a href="structrte__eth__rxmode.html#a84a5d32306b86a1df884144612c70726">rte_eth_rxmode::max_rx_pkt_len</a></div><div class="ttdeci">uint32_t max_rx_pkt_len</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00403">rte_ethdev.h:403</a></div></div>
<div class="ttc" id="arte__errno_8h_html_a129a7eb4cfa1f5bdac5783bf49137d06"><div class="ttname"><a href="rte__errno_8h.html#a129a7eb4cfa1f5bdac5783bf49137d06">rte_strerror</a></div><div class="ttdeci">const char * rte_strerror(int errnum)</div></div>
<div class="ttc" id="astructrte__eth__link_html"><div class="ttname"><a href="structrte__eth__link.html">rte_eth_link</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00313">rte_ethdev.h:313</a></div></div>
<div class="ttc" id="arte__string__fns_8h_html"><div class="ttname"><a href="rte__string__fns_8h.html">rte_string_fns.h</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_a346eef99c24f617b74c440c1aa565d01"><div class="ttname"><a href="structrte__eth__conf.html#a346eef99c24f617b74c440c1aa565d01">rte_eth_conf::rxmode</a></div><div class="ttdeci">struct rte_eth_rxmode rxmode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01294">rte_ethdev.h:1301</a></div></div>
<div class="ttc" id="arte__lcore_8h_html_a023b4909f52c3cdf0351d71d2b5032bc"><div class="ttname"><a href="rte__lcore_8h.html#a023b4909f52c3cdf0351d71d2b5032bc">rte_lcore_to_socket_id</a></div><div class="ttdeci">unsigned int rte_lcore_to_socket_id(unsigned int lcore_id)</div></div>
<div class="ttc" id="astructrte__sched__port__params_html"><div class="ttname"><a href="structrte__sched__port__params.html">rte_sched_port_params</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__sched_8h_source.html#l00238">rte_sched.h:238</a></div></div>
<div class="ttc" id="arte__sched_8h_html_aacdcbdfec8a9328eff0a178d3b145d99"><div class="ttname"><a href="rte__sched_8h.html#aacdcbdfec8a9328eff0a178d3b145d99">rte_sched_subport_config</a></div><div class="ttdeci">int rte_sched_subport_config(struct rte_sched_port *port, uint32_t subport_id, struct rte_sched_subport_params *params, uint32_t subport_profile_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a7593f4fff04f4ae1b1d718db7ca7dc8c"><div class="ttname"><a href="rte__ethdev_8h.html#a7593f4fff04f4ae1b1d718db7ca7dc8c">rte_eth_dev_info_get</a></div><div class="ttdeci">int rte_eth_dev_info_get(uint16_t port_id, struct rte_eth_dev_info *dev_info)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a5dd1dedaa45f05c72bcc35495e441e91"><div class="ttname"><a href="rte__ethdev_8h.html#a5dd1dedaa45f05c72bcc35495e441e91">rte_eth_promiscuous_enable</a></div><div class="ttdeci">int rte_eth_promiscuous_enable(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ring_8h_html_ad26dd65732f16f720eca5e1aa94e2a8a"><div class="ttname"><a href="rte__ring_8h.html#ad26dd65732f16f720eca5e1aa94e2a8a">rte_ring_lookup</a></div><div class="ttdeci">struct rte_ring * rte_ring_lookup(const char *name)</div></div>
<div class="ttc" id="arte__cfgfile_8h_html_a084ea62fcd6276e1ae75b3d69eaec3ce"><div class="ttname"><a href="rte__cfgfile_8h.html#a084ea62fcd6276e1ae75b3d69eaec3ce">rte_cfgfile_close</a></div><div class="ttdeci">int rte_cfgfile_close(struct rte_cfgfile *cfg)</div></div>
<div class="ttc" id="arte__common_8h_html_ac5169870c983b3463cb226bdb8a94880"><div class="ttname"><a href="rte__common_8h.html#ac5169870c983b3463cb226bdb8a94880">rte_exit</a></div><div class="ttdeci">__rte_noreturn void rte_exit(int exit_code, const char *format,...) __rte_format_printf(2</div></div>
<div class="ttc" id="arte__sched_8h_html_a21f6f073d054faab7e6a9683b8e0fe0f"><div class="ttname"><a href="rte__sched_8h.html#a21f6f073d054faab7e6a9683b8e0fe0f">rte_sched_pipe_config</a></div><div class="ttdeci">int rte_sched_pipe_config(struct rte_sched_port *port, uint32_t subport_id, uint32_t pipe_id, int32_t pipe_profile)</div></div>
<div class="ttc" id="arte__ring__core_8h_html_a127c66adbeab4653a47649993b94f35b"><div class="ttname"><a href="rte__ring__core_8h.html#a127c66adbeab4653a47649993b94f35b">RING_F_SP_ENQ</a></div><div class="ttdeci">#define RING_F_SP_ENQ</div><div class="ttdef"><b>Definition:</b> <a href="rte__ring__core_8h_source.html#l00161">rte_ring_core.h:161</a></div></div>
<div class="ttc" id="astructrte__ring_html"><div class="ttname"><a href="structrte__ring.html">rte_ring</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ring__core_8h_source.html#l00123">rte_ring_core.h:123</a></div></div>
<div class="ttc" id="arte__cycles_8h_html"><div class="ttname"><a href="rte__cycles_8h.html">rte_cycles.h</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ae7110b5d5dced8f42505bff5d9e3f0ea"><div class="ttname"><a href="rte__ethdev_8h.html#ae7110b5d5dced8f42505bff5d9e3f0ea">DEV_TX_OFFLOAD_MBUF_FAST_FREE</a></div><div class="ttdeci">#define DEV_TX_OFFLOAD_MBUF_FAST_FREE</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01401">rte_ethdev.h:1397</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_afdc834c1c52e9fb512301990468ca7c2"><div class="ttname"><a href="rte__ethdev_8h.html#afdc834c1c52e9fb512301990468ca7c2">rte_eth_dev_start</a></div><div class="ttdeci">int rte_eth_dev_start(uint16_t port_id)</div></div>
<div class="ttc" id="astructrte__eth__txmode_html_a6cfe3b3ee46e9a8b8c62a64294b0b564"><div class="ttname"><a href="structrte__eth__txmode.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">rte_eth_txmode::offloads</a></div><div class="ttdeci">uint64_t offloads</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00959">rte_ethdev.h:959</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9ab708089665bebcd65cefe5383b24f2"><div class="ttname"><a href="rte__ethdev_8h.html#a9ab708089665bebcd65cefe5383b24f2">rte_eth_dev_count_avail</a></div><div class="ttdeci">uint16_t rte_eth_dev_count_avail(void)</div></div>
<div class="ttc" id="arte__debug_8h_html"><div class="ttname"><a href="rte__debug_8h.html">rte_debug.h</a></div></div>
<div class="ttc" id="arte__sched_8h_html_a496f8da1e648ee8600897f8c748bf56e"><div class="ttname"><a href="rte__sched_8h.html#a496f8da1e648ee8600897f8c748bf56e">rte_sched_port_config</a></div><div class="ttdeci">struct rte_sched_port * rte_sched_port_config(struct rte_sched_port_params *params)</div></div>
<div class="ttc" id="astructrte__eth__rxmode_html_a6cfe3b3ee46e9a8b8c62a64294b0b564"><div class="ttname"><a href="structrte__eth__rxmode.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">rte_eth_rxmode::offloads</a></div><div class="ttdeci">uint64_t offloads</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00412">rte_ethdev.h:412</a></div></div>
<div class="ttc" id="astructrte__mempool_html"><div class="ttname"><a href="structrte__mempool.html">rte_mempool</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__mempool_8h_source.html#l00207">rte_mempool.h:207</a></div></div>
<div class="ttc" id="arte__mbuf_8h_html_a593921f13307803b94bbb4e0932db962"><div class="ttname"><a href="rte__mbuf_8h.html#a593921f13307803b94bbb4e0932db962">rte_pktmbuf_pool_create</a></div><div class="ttdeci">struct rte_mempool * rte_pktmbuf_pool_create(const char *name, unsigned n, unsigned cache_size, uint16_t priv_size, uint16_t data_room_size, int socket_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a36ba70a5a6fce2c2c1f774828ba78f8d"><div class="ttname"><a href="rte__ethdev_8h.html#a36ba70a5a6fce2c2c1f774828ba78f8d">rte_eth_rx_queue_setup</a></div><div class="ttdeci">int rte_eth_rx_queue_setup(uint16_t port_id, uint16_t rx_queue_id, uint16_t nb_rx_desc, unsigned int socket_id, const struct rte_eth_rxconf *rx_conf, struct rte_mempool *mb_pool)</div></div>
<div class="ttc" id="arte__mempool_8h_html"><div class="ttname"><a href="rte__mempool_8h.html">rte_mempool.h</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a56200b0c25f3ecab5abe9bd2b647c215"><div class="ttname"><a href="rte__ethdev_8h.html#a56200b0c25f3ecab5abe9bd2b647c215">rte_eth_link_get</a></div><div class="ttdeci">int rte_eth_link_get(uint16_t port_id, struct rte_eth_link *link)</div></div>
<div class="ttc" id="arte__ethdev_8h_html"><div class="ttname"><a href="rte__ethdev_8h.html">rte_ethdev.h</a></div></div>
<div class="ttc" id="arte__log_8h_html_ac23caeb9833fd0fd0665c6c05ec806fe"><div class="ttname"><a href="rte__log_8h.html#ac23caeb9833fd0fd0665c6c05ec806fe">RTE_LOG</a></div><div class="ttdeci">#define RTE_LOG(l, t,...)</div><div class="ttdef"><b>Definition:</b> <a href="rte__log_8h_source.html#l00331">rte_log.h:331</a></div></div>
<div class="ttc" id="arte__mbuf_8h_html"><div class="ttname"><a href="rte__mbuf_8h.html">rte_mbuf.h</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_a1c33c9d2e5cdb14b62ed386bf3159e07"><div class="ttname"><a href="structrte__eth__conf.html#a1c33c9d2e5cdb14b62ed386bf3159e07">rte_eth_conf::txmode</a></div><div class="ttdeci">struct rte_eth_txmode txmode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01294">rte_ethdev.h:1302</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a7a31d6736244603b6a1d7efdd32a8834"><div class="ttname"><a href="rte__ethdev_8h.html#a7a31d6736244603b6a1d7efdd32a8834">RTE_ETH_LINK_MAX_STR_LEN</a></div><div class="ttdeci">#define RTE_ETH_LINK_MAX_STR_LEN</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00327">rte_ethdev.h:327</a></div></div>
<div class="ttc" id="arte__ring__core_8h_html_a421a61b2f94cdf65b3a6ac146c492fb9"><div class="ttname"><a href="rte__ring__core_8h.html#a421a61b2f94cdf65b3a6ac146c492fb9">RING_F_SC_DEQ</a></div><div class="ttdeci">#define RING_F_SC_DEQ</div><div class="ttdef"><b>Definition:</b> <a href="rte__ring__core_8h_source.html#l00162">rte_ring_core.h:162</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html"><div class="ttname"><a href="structrte__eth__dev__info.html">rte_eth_dev_info</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01504">rte_ethdev.h:1504</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html"><div class="ttname"><a href="structrte__eth__conf.html">rte_eth_conf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01293">rte_ethdev.h:1293</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ad032e25f712e6ffeb0c19eab1ec1fd2e"><div class="ttname"><a href="rte__ethdev_8h.html#ad032e25f712e6ffeb0c19eab1ec1fd2e">rte_eth_dev_socket_id</a></div><div class="ttdeci">int rte_eth_dev_socket_id(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ether_8h_html_af1fb088707ce5b2ebb7825cb69b5cb58"><div class="ttname"><a href="rte__ether_8h.html#af1fb088707ce5b2ebb7825cb69b5cb58">RTE_ETHER_MAX_LEN</a></div><div class="ttdeci">#define RTE_ETHER_MAX_LEN</div><div class="ttdef"><b>Definition:</b> <a href="rte__ether_8h_source.html#l00037">rte_ether.h:37</a></div></div>
<div class="ttc" id="arte__cycles_8h_html_a18f8d53cce1fcc6c1d35000752017151"><div class="ttname"><a href="rte__cycles_8h.html#a18f8d53cce1fcc6c1d35000752017151">rte_get_timer_hz</a></div><div class="ttdeci">static uint64_t rte_get_timer_hz(void)</div><div class="ttdef"><b>Definition:</b> <a href="rte__cycles_8h_source.html#l00116">rte_cycles.h:116</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
