<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://github.com/zeroasiccorp/logik">Original</a>
    <h1>Logik: Open-source FPGA toolchain by Zero ASIC</h1>
    
    <div id="readability-page-1" class="page"><div data-hpc="true"><article itemprop="text"><p dir="auto"><a target="_blank" rel="noopener noreferrer nofollow" href="https://raw.githubusercontent.com/zeroasiccorp/logik/main/images/logik_logo_with_text.png"><img src="https://raw.githubusercontent.com/zeroasiccorp/logik/main/images/logik_logo_with_text.png" alt="Logik"/></a></p>
<p dir="auto"><a href="https://github.com/zeroasiccorp/logik/actions/workflows/regression.yml"><img src="https://github.com/zeroasiccorp/logik/actions/workflows/regression.yml/badge.svg" alt="Regression"/></a>
<a href="https://github.com/zeroasiccorp/logik/actions/workflows/lint.yml"><img src="https://github.com/zeroasiccorp/logik/actions/workflows/lint.yml/badge.svg" alt="Lint"/></a></p>
<hr/>
<p dir="auto">Logik is an open source FPGA toolchain that fully automates converting RTL to bits, including synthesis, placement, routing, bitstream generation, and analysis. Users enter design sources, constraints, and compile options through a simple <a href="https://github.com/siliconcompiler/siliconcompiler/">SiliconCompiler</a> Python API. Once setup is complete, automated compilation can be initiated with a single line run command.</p>
<p dir="auto"><a target="_blank" rel="noopener noreferrer nofollow" href="https://raw.githubusercontent.com/zeroasiccorp/logik/main/images/logik_flow.svg"><img src="https://raw.githubusercontent.com/zeroasiccorp/logik/main/images/logik_flow.svg" alt="logik_flow"/></a></p>
<p dir="auto">Logik supports most of the features you would expect in a commercial proprietary FPGA tool chain.</p>
<table>
<thead>
<tr>
<th>Feature</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design languages</td>
<td>Verilog, SystemVerilog, VHDL</td>
</tr>
<tr>
<td>ALU synthesis</td>
<td>Supported</td>
</tr>
<tr>
<td>RAM synthesis</td>
<td>Supported</td>
</tr>
<tr>
<td>Timing constraints (SDC)</td>
<td>Supported</td>
</tr>
<tr>
<td>Pin Constraints (PCF)</td>
<td>Supported</td>
</tr>
<tr>
<td>Bitstream generation</td>
<td>Supported</td>
</tr>
<tr>
<td>IP management</td>
<td>Supported</td>
</tr>
<tr>
<td>Remote compilation</td>
<td>Supported</td>
</tr>
<tr>
<td>Multi-clock designs</td>
<td>In progress</td>
</tr>
<tr>
<td>FPGA devices</td>
<td>ZA</td>
</tr>
</tbody>
</table>

<p dir="auto">The Logik project is available through PyPi and can be installed using pip. If you want to run locally on your machine, you will need to <a href="#installation">install all of the pre-requisites</a> or launch the <a href="#running-docker">Logik Docker image</a>.</p>
<div dir="auto" data-snippet-clipboard-copy-content="python -m pip install --upgrade logik"><pre>python -m pip install --upgrade logik</pre></div>
<p dir="auto">The following example illustrate some essential Logik features. For complete documentation of all options available, see the <a href="https://github.com/siliconcompiler/siliconcompiler/blob/main/README.md">SiliconCompiler project</a>.</p>
<div dir="auto" data-snippet-clipboard-copy-content="from siliconcompiler import Chip
from logik.targets import logik_target

def hello_adder():

    # Create compilation object
    chip = Chip(&#39;adder&#39;)

    # Specify design sources
    chip.input(&#39;adder.v&#39;)

    # Specify pin constraints
    chip.input(&#39;adder.pcf&#39;)

    # Compiler options
    chip.set(&#39;option&#39;, &#39;quiet&#39;, True)
    chip.set(&#39;option&#39;, &#39;remote&#39;, True)

    # Select target fpga
    chip.set(&#39;fpga&#39;, &#39;partname&#39;, &#39;logik_demo&#39;)

    # Load target settings
    chip.load_target(logik_target)

    # Run compiler
    chip.run()

    # Display compiler results
    chip.summary()

if __name__ == &#34;__main__&#34;:
    hello_adder()"><pre><span>from</span> <span>siliconcompiler</span> <span>import</span> <span>Chip</span>
<span>from</span> <span>logik</span>.<span>targets</span> <span>import</span> <span>logik_target</span>

<span>def</span> <span>hello_adder</span>():

    <span># Create compilation object</span>
    <span>chip</span> <span>=</span> <span>Chip</span>(<span>&#39;adder&#39;</span>)

    <span># Specify design sources</span>
    <span>chip</span>.<span>input</span>(<span>&#39;adder.v&#39;</span>)

    <span># Specify pin constraints</span>
    <span>chip</span>.<span>input</span>(<span>&#39;adder.pcf&#39;</span>)

    <span># Compiler options</span>
    <span>chip</span>.<span>set</span>(<span>&#39;option&#39;</span>, <span>&#39;quiet&#39;</span>, <span>True</span>)
    <span>chip</span>.<span>set</span>(<span>&#39;option&#39;</span>, <span>&#39;remote&#39;</span>, <span>True</span>)

    <span># Select target fpga</span>
    <span>chip</span>.<span>set</span>(<span>&#39;fpga&#39;</span>, <span>&#39;partname&#39;</span>, <span>&#39;logik_demo&#39;</span>)

    <span># Load target settings</span>
    <span>chip</span>.<span>load_target</span>(<span>logik_target</span>)

    <span># Run compiler</span>
    <span>chip</span>.<span>run</span>()

    <span># Display compiler results</span>
    <span>chip</span>.<span>summary</span>()

<span>if</span> <span>__name__</span> <span>==</span> <span>&#34;__main__&#34;</span>:
    <span>hello_adder</span>()</pre></div>
<p dir="auto">This code can be run with <code>./adder.py -remote</code> in the <a href="https://github.com/zeroasiccorp/logik/blob/main/examples/adder">examples/adder</a> directory, resulting in an FPGA bitstream at <code>build/adder/job0/convert_bitstream/0/outputs/adder.bin</code>.</p>
<p dir="auto">To test out the generated bitstream, you can upload it to an emulated FPGA device running in the Zero ASIC <a href="https://www.zeroasic.com/emulation?demo=fpga" rel="nofollow">Digital Twin Platform</a>.</p>

<ul dir="auto">
<li><a href="https://github.com/zeroasiccorp/logik/blob/main/examples/umi_hello">UMI &#34;Hello World&#34;</a></li>
<li><a href="https://github.com/zeroasiccorp/logik/blob/main/examples/umi_fir_filter">UMI FIR Filter</a></li>
<li><a href="https://github.com/zeroasiccorp/logik/blob/main/examples/ebrick_demo_fpga">EBRICK demo</a></li>
</ul>

<ul dir="auto">
<li><a href="https://logik.readthedocs.io/en/latest/" rel="nofollow">Logik Documentation</a></li>
<li><a href="https://docs.siliconcompiler.com/en/stable/" rel="nofollow">SiliconCompiler Documentation</a></li>
</ul>

<p dir="auto">Logik is available as wheel packages on PyPI for macOS, Windows and Linux platforms. For a Python 3.8-3.12 environment, just use pip to install.</p>
<div dir="auto" data-snippet-clipboard-copy-content="python -m pip install --upgrade logik"><pre>python -m pip install --upgrade logik</pre></div>
<p dir="auto">Running natively on your local machine will require installing a number of prerequisites:</p>
<ul dir="auto">
<li><a href="https://github.com/siliconcompiler/siliconcompiler">Silicon Compiler</a>: Hardware compiler framework</li>
<li><a href="https://github.com/YosysHQ/yosys">Yosys</a>: Logic synthesis</li>
<li><a href="https://github.com/verilog-to-routing/vtr-verilog-to-routing">VPR</a>: FPGA place and route</li>
<li><a href="https://ghdl.github.io/ghdl/" rel="nofollow">GHDL</a>: VHDL parser</li>
<li><a href="https://github.com/chipsalliance/Surelog">Surelog</a>: SystemVerilog parser</li>
<li><a href="https://github.com/chipsalliance/fasm">FASM</a>: FPGA assembly parser and generator</li>
</ul>
<p dir="auto">Automated Ubuntu based install scripts are included for convenience within the SiliconCompiler project. Detailed instructions for installing all tools can be found in the <a href="https://docs.siliconcompiler.com/en/stable/user_guide/installation.html#external-tools" rel="nofollow">SiliconCompiler Installation Guide</a>.</p>

<p dir="auto">A <a href="https://github.com/siliconcompiler/siliconcompiler/pkgs/container/sc_runner">Docker image</a> is provided for users who wish to avoid the installation of the pre-requisite tools. The following command starts a new container from that image and maps the local directory <code>sc_work</code> to the path <code>/sc_work</code> in the container.</p>
<div dir="auto" data-snippet-clipboard-copy-content="docker run -it -v &#34;${PWD}/sc_work:/sc_work&#34; ghcr.io/siliconcompiler/sc_runner:latest"><pre>docker run -it -v <span><span>&#34;</span><span>${PWD}</span>/sc_work:/sc_work<span>&#34;</span></span> ghcr.io/siliconcompiler/sc_runner:latest</pre></div>

<p dir="auto"><a href="https://github.com/zeroasiccorp/logik/blob/main/LICENSE">MIT</a></p>

<p dir="auto">We use <a href="https://github.com/zeroasiccorp/logik/issues">GitHub Issues</a> for tracking requests and bugs.</p>
</article></div></div>
  </body>
</html>
