

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Thu Jun 15 12:11:15 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       solutionDataflow
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     11|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     66|
|Register         |        -|      -|     105|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     105|     77|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |input_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  11|           7|           7|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done                   |   9|          2|    1|          2|
    |ap_return                 |   9|          2|   32|         64|
    |input_AX_ALG_TDATA_blk_n  |   9|          2|    1|          2|
    |input_data_V_0_data_out   |   9|          2|   32|         64|
    |input_data_V_0_state      |  15|          3|    2|          6|
    |input_dest_V_0_state      |  15|          3|    2|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  66|         14|   70|        144|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_return_preg            |  32|   0|   32|          0|
    |input_data_V_0_payload_A  |  32|   0|   32|          0|
    |input_data_V_0_payload_B  |  32|   0|   32|          0|
    |input_data_V_0_sel_rd     |   1|   0|    1|          0|
    |input_data_V_0_sel_wr     |   1|   0|    1|          0|
    |input_data_V_0_state      |   2|   0|    2|          0|
    |input_dest_V_0_state      |   2|   0|    2|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 105|   0|  105|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_return            | out |   32| ap_ctrl_hs |   read_data  | return value |
|input_AX_ALG_TDATA   |  in |   32|    axis    | input_data_V |    pointer   |
|input_AX_ALG_TVALID  |  in |    1|    axis    | input_dest_V |    pointer   |
|input_AX_ALG_TREADY  | out |    1|    axis    | input_dest_V |    pointer   |
|input_AX_ALG_TDEST   |  in |    5|    axis    | input_dest_V |    pointer   |
|input_AX_ALG_TKEEP   |  in |    4|    axis    | input_keep_V |    pointer   |
|input_AX_ALG_TSTRB   |  in |    4|    axis    | input_strb_V |    pointer   |
|input_AX_ALG_TUSER   |  in |    4|    axis    | input_user_V |    pointer   |
|input_AX_ALG_TLAST   |  in |    1|    axis    | input_last_V |    pointer   |
|input_AX_ALG_TID     |  in |    5|    axis    |  input_id_V  |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: empty (12)  [2/2] 0.00ns
.critedge:4  %empty = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %input_data_V, i4* %input_keep_V, i4* %input_strb_V, i4* %input_user_V, i1* %input_last_V, i5* %input_id_V, i5* %input_dest_V)


 <State 2>: 0.00ns
ST_2: StgValue_4 (8)  [1/1] 0.00ns
.critedge:0  call void (...)* @_ssdm_op_SpecInterface(i32* %input_data_V, i4* %input_keep_V, i4* %input_strb_V, i4* %input_user_V, i1* %input_last_V, i5* %input_id_V, i5* %input_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: StgValue_5 (9)  [1/1] 0.00ns  loc: ./axi_algorithm.h:198
.critedge:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str13) nounwind

ST_2: tmp (10)  [1/1] 0.00ns  loc: ./axi_algorithm.h:198
.critedge:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str13)

ST_2: StgValue_7 (11)  [1/1] 0.00ns  loc: ./axi_algorithm.h:199
.critedge:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_2: empty (12)  [1/2] 0.00ns
.critedge:4  %empty = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %input_data_V, i4* %input_keep_V, i4* %input_strb_V, i4* %input_user_V, i1* %input_last_V, i5* %input_id_V, i5* %input_dest_V)

ST_2: p_Val2_s (13)  [1/1] 0.00ns
.critedge:5  %p_Val2_s = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty, 0

ST_2: empty_21 (14)  [1/1] 0.00ns  loc: ./axi_algorithm.h:201
.critedge:6  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str13, i32 %tmp)

ST_2: StgValue_11 (15)  [1/1] 0.00ns  loc: ./axi_algorithm.h:202
.critedge:7  ret i32 %p_Val2_s



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4  (specinterface  ) [ 000]
StgValue_5  (specloopname   ) [ 000]
tmp         (specregionbegin) [ 000]
StgValue_7  (specpipeline   ) [ 000]
empty       (read           ) [ 000]
p_Val2_s    (extractvalue   ) [ 000]
empty_21    (specregionend  ) [ 000]
StgValue_11 (ret            ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="grp_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="55" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="4" slack="0"/>
<pin id="42" dir="0" index="3" bw="4" slack="0"/>
<pin id="43" dir="0" index="4" bw="4" slack="0"/>
<pin id="44" dir="0" index="5" bw="1" slack="0"/>
<pin id="45" dir="0" index="6" bw="5" slack="0"/>
<pin id="46" dir="0" index="7" bw="5" slack="0"/>
<pin id="47" dir="1" index="8" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_Val2_s_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="55" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="38" pin=3"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="38" pin=4"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="38" pin=5"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="38" pin=6"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="38" pin=7"/></net>

<net id="59"><net_src comp="38" pin="8"/><net_sink comp="56" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_data_V | {}
	Port: input_keep_V | {}
	Port: input_strb_V | {}
	Port: input_user_V | {}
	Port: input_last_V | {}
	Port: input_id_V | {}
	Port: input_dest_V | {}
 - Input state : 
	Port: read_data : input_data_V | {1 }
	Port: read_data : input_keep_V | {1 }
	Port: read_data : input_strb_V | {1 }
	Port: read_data : input_user_V | {1 }
	Port: read_data : input_last_V | {1 }
	Port: read_data : input_id_V | {1 }
	Port: read_data : input_dest_V | {1 }
  - Chain level:
	State 1
	State 2
		empty_21 : 1
		StgValue_11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   read   | grp_read_fu_38 |
|----------|----------------|
|extractvalue| p_Val2_s_fu_56 |
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
