0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Malwi/Dropbox/studia-semestry/VI SEMESTR/FPGA/STATE MACHINE/_state_machine/state_machine_local_project.sim/sim_1/impl/timing/xsim/FSM_time_impl.v,1524131460,verilog,,,,FSM;glbl,,,,,,,,
