# ADC as used on H7

"ADC?":
  ISR:
    JQOVF:
      _read:
        NoOverflow: [0, "No injected context queue overflow has occurred"]
        Overflow: [1, "Injected context queue overflow has occurred"]
      _write:
        Clear: [1, "Clear injected context queue overflow flag"]
    "AWD?":
      _read:
        NoEvent: [0, "No analog watchdog event occurred"]
        Event: [1, "Analog watchdog event occurred"]
      _write:
        Clear: [1, "Clear analog watchdog event occurred flag"]
    OVR:
      _read:
        NoOverrun: [0, "No overrun occurred"]
        Overrun: [1, "Overrun occurred"]
      _write:
        Clear: [1, "Clear overrun occurred flag"]
    JEOS:
      _read:
        NotComplete: [0, "Injected sequence is not complete"]
        Complete: [1, "Injected sequence complete"]
      _write:
        Clear: [1, "Clear Injected sequence complete flag"]
    EOS:
      _read:
        NotComplete: [0, "Regular sequence is not complete"]
        Complete: [1, "Regular sequence complete"]
      _write:
        Clear: [1, "Clear regular sequence complete flag"]
    JEOC:
      _read:
        NotComplete: [0, "Injected conversion is not complete"]
        Complete: [1, "Injected conversion complete"]
      _write:
        Clear: [1, "Clear injected conversion complete flag"]
    EOC:
      _read:
        NotComplete: [0, "Regular conversion is not complete"]
        Complete: [1, "Regular conversion complete"]
      _write:
        Clear: [1, "Clear regular conversion complete flag"]
    EOSMP:
      _read:
        NotEnded: [0, "End of sampling phase no yet reached"]
        Ended: [1, "End of sampling phase reached"]
      _write:
        Clear: [1, "Clear end of sampling phase reached flag"]
    ADRDY:
      _read:
        NotReady: [0, "ADC is not ready to start conversion"]
        Ready: [1, "ADC is ready to start conversion"]
      _write:
        Clear: [1, "Clear ADC is ready to start conversion flag"]
  IER:
    JQOVFIE:
      Disabled: [0, "Injected context queue overflow interrupt disabled"]
      Enabled: [1, "Injected context queue overflow interrupt enabled"]
    "AWD?IE":
      Disabled: [0, "Analog watchdog interrupt disabled"]
      Enabled: [1, "Analog watchdog interrupt enabled"]
    JEOSIE:
      Disabled: [0, "End of injected sequence interrupt disabled"]
      Enabled: [1, "End of injected sequence interrupt enabled"]
    EOSIE:
      Disabled: [0, "End of regular sequence interrupt disabled"]
      Enabled: [1, "End of regular sequence interrupt enabled"]
    JEOCIE:
      Disabled: [0, "End of injected conversion interrupt disabled"]
      Enabled: [1, "End of injected conversion interrupt enabled"]
    EOCIE:
      Disabled: [0, "End of regular conversion interrupt disabled"]
      Enabled: [1, "End of regular conversion interrupt enabled"]
    OVRIE:
      Disabled: [0, "Overrun interrupt disabled"]
      Enabled: [1, "Overrun interrupt enabled"]
    EOSMPIE:
      Disabled: [0, "End of regular conversion sampling phase interrupt disabled"]
      Enabled: [1, "End of regular conversion sampling phase interrupt enabled"]
    ADRDYIE:
      Disabled: [0, "ADC ready interrupt disabled"]
      Enabled: [1, "ADC ready interrupt enabled"]
  CR:
    ADCAL:
      Complete: [0, "Calibration complete"]
      Calibration: [1, "Start the calibration of the ADC"]
    ADCALDIF:
      SingleEnded: [0, "Calibration for single-ended mode"]
      Differential: [1, "Calibration for differential mode"]
    DEEPPWD:
      PowerUp: [0, "ADC not in deep power down"]
      PowerDown: [1, "ADC in deep power down"]
    ADVREGEN:
      Disabled: [0, "ADC voltage regulator disabled"]
      Enabled: [1, "ADC voltage regulator enabled"]
    "LINCALRDYW?":
      Reset: [0, "LINCALFACT Word Read"]
      Set: [1, "LINCALFACT Word Write"]
    ADCALLIN:
      NoLinearity: [0, "ADC calibration without linearaity calibration"]
      Linearity: [1, "ADC calibration with linearaity calibration"]
    JADSTP,ADSTP:
      Stop: [1, "Stop conversion of channel"]
    JADSTART,ADSTART:
      Start: [1, "Starts conversion of channel"]
    ADDIS:
      _write:
        Disable: [0, "Disable ADC conversion and go to power down mode"]
    ADEN:
      _write:
        Enable: [1, "Enable ADC"]
  CFGR:
    JQDIS:
      Enabled: [0: "Injected Queue enabled"]
      Disabled: [1: "Injected Queue disabled"]
    AWD1CH: [0, 19]
    JAUTO:
      Disabled: [0: "Automatic injected group conversion disabled"]
      Enabled: [1: "Automatic injected group conversion enabled"]
    JAWD1EN:
      Disabled: [0: "Analog watchdog 1 disabled on injected channels"]
      Enabled: [1: "Analog watchdog 1 enabled on injected channels"]
    AWD1EN:
      Disabled: [0: "Analog watchdog 1 disabled on regular channels"]
      Enabled: [1: "Analog watchdog 1 enabled on regular channels"]
    AWD1SGL:
      All: [0, "Analog watchdog 1 enabled on all channels"]
      Single: [1, "Analog watchdog 1 enabled on single channel selected in AWD1CH"]
    JQM:
      Mode0: [0, "JSQR Mode 0: Queue maintains the last written configuration into JSQR"]
      Mode1: [1, "JSQR Mode 1: An empty queue disables software and hardware triggers of the injected sequence"]
    JDISCEN:
      Disabled: [0, "Discontinuous mode on injected channels disabled"]
      Enabled: [1, "Discontinuous mode on injected channels enabled"]
    DISCNUM: [0, 7]
    DISCEN:
      Disabled: [0, "Discontinuous mode on regular channels disabled"]
      Enabled: [1, "Discontinuous mode on regular channels enabled"]
    AUTDLY:
      Off: [0, "Auto delayed conversion mode off"]
      On: [1, "Auto delayed conversion mode on"]
    CONT:
      Single: [0, "Single conversion mode"]
      Continuous: [1, "Continuous conversion mode"]
    OVRMOD:
      Preserve: [0, "Preserve DR register when an overrun is detected"]
      Overwrite: [1, "Overwrite DR register when an overrun is detected"]
    DMNGT:
      DR: [0, "Store output data in DR only"]
      DMA_OneShot: [1, "DMA One Shot Mode selected"]
      DFSDM: [2, "DFSDM mode selected"]
      DMA_Circular: [3, "DMA Circular Mode selected"]
  CFGR2:
    LSHIFT: [0, 15]
    OSVR: [0, 1023]
    "RSHIFT?":
      Disabled: [0, "Right-shifting disabled"]
      Enabled: [1, "Data is right-shifted 1-bit"]
    ROVSM:
      Continued: [0, "Oversampling is temporary stopped and continued after injection sequence"]
      Resumed: [1, "Oversampling is aborted and resumed from start after injection sequence"]
    TROVS:
      Automatic: [0, "All oversampled conversions for a channel are run following a trigger"]
      Triggered: [1, "Each oversampled conversion for a channel needs a new trigger"]
    OVSS: [0, 11]
    JOVSE:
      Disabled: [0, "Injected oversampling disabled"]
      Enabled: [1, "Injected oversampling enabled"]
    ROVSE:
      Disabled: [0, "Regular oversampling disabled"]
      Enabled: [1, "Regular oversampling enabled"]
  CFGR,JSQR:
    EXTEN,JEXTEN:
      Disabled: [0, "Trigger detection disabled"]
      RisingEdge: [1, "Trigger detection on the rising edge"]
      FallingEdge: [2, "Trigger detection on the falling edge"]
      BothEdges: [3, "Trigger detection on both the rising and falling edges"]
  CFGR:
    EXTSEL:
      TIM1_CC1: [0, "Timer 1 CC1 event"]
      TIM1_CC2: [1, "Timer 1 CC2 event"]
      TIM1_CC3: [2, "Timer 1 CC3 event"]
      TIM2_CC2: [3, "Timer 2 CC2 event"]
      TIM3_TRGO: [4, "Timer 3 TRGO event"]
      TIM4_CC4: [5, "Timer 4 CC4 event"]
      EXTI11: [6, "EXTI line 11"]
      TIM8_TRGO: [7, "Timer 8 TRGO event"]
      TIM8_TRGO2: [8, "Timer 8 TRGO2 event"]
      TIM1_TRGO: [9, "Timer 1 TRGO event"]
      TIM1_TRGO2: [10, "Timer 1 TRGO2 event"]
      TIM2_TRGO: [11, "Timer 2 TRGO event"]
      TIM4_TRGO: [12, "Timer 4 TRGO event"]
      TIM6_TRGO: [13, "Timer 6 TRGO event"]
      TIM15_TRGO: [14, "Timer 15 TRGO event"]
      TIM3_CC4: [15, "Timer 3 CC4 event"]
      HRTIM1_ADCTRG1: [16, "HRTIM1_ADCTRG1 event"]
      HRTIM1_ADCTRG3: [17, "HRTIM1_ADCTRG3 event"]
      LPTIM1_OUT: [18, "LPTIM1_OUT event"]
      LPTIM2_OUT: [19, "LPTIM2_OUT event"]
      LPTIM3_OUT: [20, "LPTIM3_OUT event"]
  JSQR:
    JEXTSEL:
      TIM1_TRGO: [0, "Timer 1 TRGO event"]
      TIM1_CC4: [1, "Timer 1 CC4 event"]
      TIM2_TRGO: [2, "Timer 2 TRGO event"]
      TIM2_CC1: [3, "Timer 2 CC1 event"]
      TIM3_CC4: [4, "Timer 3 CC4 event"]
      TIM4_TRGO: [5, "Timer 4 TRGO event"]
      EXTI15: [6, "EXTI line 15"]
      TIM8_CC4: [7, "Timer 8 CC4 event"]
      TIM1_TRGO2: [8, "Timer 1 TRGO2 event"]
      TIM8_TRGO: [9, "Timer 8 TRGO event"]
      TIM8_TRGO2: [10, "Timer 8 TRGO2 event"]
      TIM3_CC3: [11, "Timer 3 CC3 event"]
      TIM3_TRGO: [12, "Timer 3 TRGO event"]
      TIM3_CC1: [13, "Timer 3 CC1 event"]
      TIM6_TRGO: [14, "Timer 6 TRGO event"]
      TIM15_TRGO: [15, "Timer 15 TRGO event"]
      HRTIM1_ADCTRG2: [16, "HRTIM1_ADCTRG2 event"]
      HRTIM1_ADCTRG4: [17, "HRTIM1_ADCTRG4 event"]
      LPTIM1_OUT: [18, "LPTIM1_OUT event"]
      LPTIM2_OUT: [19, "LPTIM2_OUT event"]
      LPTIM3_OUT: [20, "LPTIM3_OUT event"]
  # Sample time
  "SMPR?":
    "SMP*":
      Cycles1_5: [0, "1.5 ADC clock cycles"]
      Cycles2_5: [1, "2.5 ADC clock cycles"]
      Cycles8_5: [2, "8.5 ADC clock cycles"]
      Cycles16_5: [3, "16.5 ADC clock cycles"]
      Cycles32_5: [4, "32.5 ADC clock cycles"]
      Cycles64_5: [5, "64.5 ADC clock cycles"]
      Cycles387_5: [6, "387.5 ADC clock cycles"]
      Cycles810_5: [7, "810.5 ADC clock cycles"]
  # Channel preselection
  PCSEL:
    "PCSEL*":
      NotPreselected: [0, "Input channel x is not pre-selected"]
      Preselected: [1, "Pre-select input channel x"]
  # Watchdog
  "HTR?":
    "HTR?": [0, 0x03FF_FFFF]
  "LTR?":
    "LTR?": [0, 0x03FF_FFFF]
  AWD2CR:
    _split: [AWD2CH]
    "AWD2CH*":
      NotMonitored: [0, "Input channel not monitored by AWDx"]
      Monitored: [1, "Input channel monitored by AWDx"]
  AWD3CR:
    _split: [AWD3CH]
    "AWD3CH*":
      NotMonitored: [0, "Input channel not monitored by AWDx"]
      Monitored: [1, "Input channel monitored by AWDx"]
  # Sequences
  SQR1:
    L: [0, 15]       # Total number of conversions in regular sequence
    "SQ*": [0, 19]   # Channel number for Nth item in regular seqeunce
  SQR?:
    "SQ*": [0, 19]   # Channel number for Nth item in regular seqeunce
  JSQR:
    JL: [0, 3]      # Total number of conversions in injected sequence
    "JSQ?": [0, 19] # Channel number for Nth item in injected sequence
  # Differential mode
  DIFSEL:
    _split: [DIFSEL]
    "DIFSEL*":
      SingleEnded: [0, "Input channel is configured in single-ended mode"]
      Differential: [1, "Input channel is configured in differential mode"]
