Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 20 16:54:21 2024
| Host         : DESKTOP-LUOGMV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2258 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.056        0.000                      0                 6449        0.040        0.000                      0                 6449        3.000        0.000                       0                  2260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 7.143}      14.286          70.000          
  clkfbout_sys_clk    {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 7.143}      14.286          70.000          
  clkfbout_sys_clk_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.056        0.000                      0                 6449        0.171        0.000                      0                 6449        6.643        0.000                       0                  2256  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.058        0.000                      0                 6449        0.171        0.000                      0                 6449        6.643        0.000                       0                  2256  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.056        0.000                      0                 6449        0.040        0.000                      0                 6449  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.056        0.000                      0                 6449        0.040        0.000                      0                 6449  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.556ns  (logic 3.559ns (26.254%)  route 9.997ns (73.746%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.743    13.225    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y101        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.556ns  (logic 3.559ns (26.254%)  route 9.997ns (73.746%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.743    13.225    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y101        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 5.000ns (35.678%)  route 9.014ns (64.322%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 13.523 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          1.029     6.401    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.097     6.498 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40/O
                         net (fo=1, routed)           0.449     6.947    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.239     7.186 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29/O
                         net (fo=3, routed)           0.208     7.393    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I3_O)        0.097     7.490 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9/O
                         net (fo=2, routed)           0.590     8.080    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.097     8.177 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8/O
                         net (fo=1, routed)           0.398     8.576    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.113     8.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6/O
                         net (fo=2, routed)           0.943     9.632    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.247     9.879 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25/O
                         net (fo=2, routed)           0.415    10.294    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.097    10.391 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30/O
                         net (fo=1, routed)           0.208    10.599    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.097    10.696 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14/O
                         net (fo=64, routed)          0.506    11.202    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.097    11.299 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3/O
                         net (fo=5, routed)           0.202    11.501    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.097    11.598 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[4]_i_5/O
                         net (fo=1, routed)           0.228    11.827    sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_LOCAL[instr_busreq][addr][2]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.213 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.213    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.305 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.305    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.397    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.489 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.489    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.581 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.673 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.765 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.765    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[28]_i_2_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.988 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.466    13.454    sigma/sigma_tile/riscv/gen157_pipex_var[30]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.230    13.684 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][30]_i_1/O
                         net (fo=1, routed)           0.000    13.684    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][30]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.141    13.523    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y91         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]/C
                         clock pessimism              0.348    13.870    
                         clock uncertainty           -0.132    13.739    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)        0.064    13.803    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                         -13.684    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.947ns  (logic 4.894ns (35.090%)  route 9.053ns (64.910%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 13.521 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          1.029     6.401    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.097     6.498 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40/O
                         net (fo=1, routed)           0.449     6.947    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.239     7.186 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29/O
                         net (fo=3, routed)           0.208     7.393    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I3_O)        0.097     7.490 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9/O
                         net (fo=2, routed)           0.590     8.080    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.097     8.177 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8/O
                         net (fo=1, routed)           0.398     8.576    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.113     8.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6/O
                         net (fo=2, routed)           0.943     9.632    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.247     9.879 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25/O
                         net (fo=2, routed)           0.415    10.294    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.097    10.391 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30/O
                         net (fo=1, routed)           0.208    10.599    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.097    10.696 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14/O
                         net (fo=64, routed)          0.506    11.202    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.097    11.299 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3/O
                         net (fo=5, routed)           0.202    11.501    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.097    11.598 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[4]_i_5/O
                         net (fo=1, routed)           0.228    11.827    sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_LOCAL[instr_busreq][addr][2]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.213 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.213    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.305 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.305    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.397    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.489 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.489    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.581 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.673 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.896 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.505    13.400    sigma/sigma_tile/riscv/gen157_pipex_var[26]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.216    13.616 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][26]_i_1/O
                         net (fo=1, routed)           0.000    13.616    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][26]_i_1_n_0
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.139    13.521    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]/C
                         clock pessimism              0.348    13.868    
                         clock uncertainty           -0.132    13.737    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.032    13.769    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 4.802ns (34.490%)  route 9.121ns (65.510%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 13.521 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          1.029     6.401    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.097     6.498 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40/O
                         net (fo=1, routed)           0.449     6.947    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.239     7.186 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29/O
                         net (fo=3, routed)           0.208     7.393    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I3_O)        0.097     7.490 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9/O
                         net (fo=2, routed)           0.590     8.080    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.097     8.177 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8/O
                         net (fo=1, routed)           0.398     8.576    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.113     8.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6/O
                         net (fo=2, routed)           0.943     9.632    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.247     9.879 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25/O
                         net (fo=2, routed)           0.415    10.294    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.097    10.391 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30/O
                         net (fo=1, routed)           0.208    10.599    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.097    10.696 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14/O
                         net (fo=64, routed)          0.506    11.202    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.097    11.299 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3/O
                         net (fo=5, routed)           0.202    11.501    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.097    11.598 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[4]_i_5/O
                         net (fo=1, routed)           0.228    11.827    sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_LOCAL[instr_busreq][addr][2]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.213 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.213    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.305 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.305    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.397    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.489 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.489    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.581 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.804 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2/O[1]
                         net (fo=2, routed)           0.573    13.376    sigma/sigma_tile/riscv/gen157_pipex_var[22]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.216    13.592 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][22]_i_1/O
                         net (fo=1, routed)           0.000    13.592    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][22]_i_1_n_0
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.139    13.521    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]/C
                         clock pessimism              0.348    13.868    
                         clock uncertainty           -0.132    13.737    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.030    13.767    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]
  -------------------------------------------------------------------
                         required time                         13.767    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.500ns  (logic 3.559ns (26.363%)  route 9.941ns (73.637%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 13.523 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.687    13.170    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X56Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.141    13.523    sigma/sigma_tile/riscv/clk_out1
    SLICE_X56Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]/C
                         clock pessimism              0.348    13.870    
                         clock uncertainty           -0.132    13.739    
    SLICE_X56Y98         FDRE (Setup_fdre_C_R)       -0.373    13.366    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  0.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X45Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[17]/Q
                         net (fo=1, routed)           0.089    -0.366    sigma/sigma_tile/riscv/csr_rdata_reg[23][9]
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.045    -0.321 r  sigma/sigma_tile/riscv/csr_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/csr_rdata[17]
    SLICE_X44Y94         FDRE                                         r  sigma/csr_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X44Y94         FDRE                                         r  sigma/csr_rdata_reg[17]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X44Y94         FDRE (Hold_fdre_C_D)         0.091    -0.492    sigma/csr_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.844%)  route 0.138ns (42.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y95         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/Q
                         net (fo=4, routed)           0.138    -0.318    sigma/udm/udm_controller/bus_wdata_bo_reg[31]_0[23]
    SLICE_X41Y95         LUT3 (Prop_lut3_I2_O)        0.048    -0.270 r  sigma/udm/udm_controller/bus_wdata_bo[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    sigma/udm/udm_controller/bus_wdata_bo[15]_i_1_n_0
    SLICE_X41Y95         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y95         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.107    -0.473    sigma/udm/udm_controller/bus_wdata_bo_reg[15]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_rx/dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.096%)  route 0.146ns (43.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.564    -0.600    sigma/udm/uart_rx/clk_out1
    SLICE_X28Y69         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/uart_rx/dout_bo_reg[6]/Q
                         net (fo=3, routed)           0.146    -0.314    sigma/udm/uart_rx/rx_data[6]
    SLICE_X29Y69         LUT2 (Prop_lut2_I1_O)        0.045    -0.269 r  sigma/udm/uart_rx/dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sigma/udm/uart_rx/dout_bo[5]
    SLICE_X29Y69         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.832    -0.841    sigma/udm/uart_rx/clk_out1
    SLICE_X29Y69         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[5]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.107    -0.480    sigma/udm/uart_rx/dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.027%)  route 0.119ns (38.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[52]/Q
                         net (fo=2, routed)           0.119    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg_n_0_[52]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[51]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[51]_i_1_n_0
    SLICE_X51Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.827    -0.846    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.091    -0.514    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_timer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.862%)  route 0.135ns (42.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.566    -0.598    sigma/sigma_tile/sfr/clk_out1
    SLICE_X33Y102        FDRE                                         r  sigma/sigma_tile/sfr/irq_timer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/sigma_tile/sfr/irq_timer_reg/Q
                         net (fo=1, routed)           0.135    -0.322    sigma/sigma_tile/irq_timer
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.045    -0.277 r  sigma/sigma_tile/irq_buf0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[0]
    SLICE_X33Y103        FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.836    -0.837    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X33Y103        FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X33Y103        FDRE (Hold_fdre_C_D)         0.091    -0.492    sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_addr_bo_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (56.100%)  route 0.149ns (43.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/bus_addr_bo_reg[17]/Q
                         net (fo=3, routed)           0.149    -0.307    sigma/udm/udm_controller/bus_addr_bo_reg[30]_0[17]
    SLICE_X39Y93         LUT3 (Prop_lut3_I2_O)        0.049    -0.258 r  sigma/udm/udm_controller/bus_addr_bo[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    sigma/udm/udm_controller/bus_addr_bo[9]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[9]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.107    -0.473    sigma/udm/udm_controller/bus_addr_bo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.043%)  route 0.152ns (51.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X44Y95         FDRE                                         r  sigma/gpio_bo_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[26]/Q
                         net (fo=1, routed)           0.152    -0.303    sigma/gpio_bo_reg_reg_n_0_[26]
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[26]/C
                         clock pessimism              0.255    -0.579    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.060    -0.519    sigma/csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.354%)  route 0.132ns (44.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.553    -0.611    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[16]/Q
                         net (fo=5, routed)           0.132    -0.315    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[15]
    SLICE_X51Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.820    -0.853    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/C
                         clock pessimism              0.255    -0.598    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.066    -0.532    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.648%)  route 0.149ns (51.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X45Y97         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.149    -0.305    sigma/gpio_bo_reg_reg_n_0_[27]
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.255    -0.579    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.053    -0.526    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_addr_bo_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.192ns (55.830%)  route 0.152ns (44.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y94         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/bus_addr_bo_reg[16]/Q
                         net (fo=3, routed)           0.152    -0.303    sigma/udm/udm_controller/bus_addr_bo_reg[30]_0[16]
    SLICE_X39Y93         LUT3 (Prop_lut3_I2_O)        0.051    -0.252 r  sigma/udm/udm_controller/bus_addr_bo[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    sigma/udm/udm_controller/bus_addr_bo[8]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[8]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.107    -0.473    sigma/udm/udm_controller/bus_addr_bo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X4Y63      sigma/udm/uart_rx/bitperiod_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X4Y63      sigma/udm/uart_rx/bitperiod_o_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X14Y71     sigma/debouncer/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X4Y63      sigma/udm/uart_rx/bitperiod_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X14Y71     sigma/debouncer/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X14Y71     sigma/debouncer/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X14Y71     sigma/debouncer/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y71     sigma/debouncer/in_buf0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X12Y71     sigma/debouncer/in_buf1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y86     sigma/gpio_bi_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X42Y97     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X45Y98     sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X43Y97     sigma/csr_rdata_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y101    sigma/sigma_tile/sfr/timer_value_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y101    sigma/sigma_tile/sfr/timer_value_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y101    sigma/sigma_tile/sfr/timer_value_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y101    sigma/sigma_tile/sfr/timer_value_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X45Y98     sigma/csr_rdata_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y98     sigma/csr_rdata_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X42Y97     sigma/csr_rdata_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.556ns  (logic 3.559ns (26.254%)  route 9.997ns (73.746%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.743    13.225    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.130    13.656    
    SLICE_X54Y101        FDRE (Setup_fdre_C_R)       -0.373    13.283    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]
  -------------------------------------------------------------------
                         required time                         13.283    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.556ns  (logic 3.559ns (26.254%)  route 9.997ns (73.746%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.743    13.225    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.130    13.656    
    SLICE_X54Y101        FDRE (Setup_fdre_C_R)       -0.373    13.283    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]
  -------------------------------------------------------------------
                         required time                         13.283    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.130    13.656    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.283    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                         13.283    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.130    13.656    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.283    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                         13.283    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.130    13.656    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.283    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]
  -------------------------------------------------------------------
                         required time                         13.283    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.130    13.656    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.283    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]
  -------------------------------------------------------------------
                         required time                         13.283    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 5.000ns (35.678%)  route 9.014ns (64.322%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 13.523 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          1.029     6.401    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.097     6.498 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40/O
                         net (fo=1, routed)           0.449     6.947    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.239     7.186 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29/O
                         net (fo=3, routed)           0.208     7.393    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I3_O)        0.097     7.490 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9/O
                         net (fo=2, routed)           0.590     8.080    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.097     8.177 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8/O
                         net (fo=1, routed)           0.398     8.576    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.113     8.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6/O
                         net (fo=2, routed)           0.943     9.632    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.247     9.879 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25/O
                         net (fo=2, routed)           0.415    10.294    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.097    10.391 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30/O
                         net (fo=1, routed)           0.208    10.599    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.097    10.696 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14/O
                         net (fo=64, routed)          0.506    11.202    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.097    11.299 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3/O
                         net (fo=5, routed)           0.202    11.501    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.097    11.598 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[4]_i_5/O
                         net (fo=1, routed)           0.228    11.827    sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_LOCAL[instr_busreq][addr][2]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.213 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.213    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.305 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.305    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.397    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.489 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.489    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.581 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.673 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.765 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.765    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[28]_i_2_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.988 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.466    13.454    sigma/sigma_tile/riscv/gen157_pipex_var[30]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.230    13.684 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][30]_i_1/O
                         net (fo=1, routed)           0.000    13.684    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][30]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.141    13.523    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y91         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]/C
                         clock pessimism              0.348    13.870    
                         clock uncertainty           -0.130    13.741    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)        0.064    13.805    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                         -13.684    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.947ns  (logic 4.894ns (35.090%)  route 9.053ns (64.910%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 13.521 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          1.029     6.401    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.097     6.498 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40/O
                         net (fo=1, routed)           0.449     6.947    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.239     7.186 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29/O
                         net (fo=3, routed)           0.208     7.393    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I3_O)        0.097     7.490 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9/O
                         net (fo=2, routed)           0.590     8.080    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.097     8.177 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8/O
                         net (fo=1, routed)           0.398     8.576    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.113     8.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6/O
                         net (fo=2, routed)           0.943     9.632    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.247     9.879 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25/O
                         net (fo=2, routed)           0.415    10.294    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.097    10.391 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30/O
                         net (fo=1, routed)           0.208    10.599    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.097    10.696 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14/O
                         net (fo=64, routed)          0.506    11.202    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.097    11.299 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3/O
                         net (fo=5, routed)           0.202    11.501    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.097    11.598 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[4]_i_5/O
                         net (fo=1, routed)           0.228    11.827    sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_LOCAL[instr_busreq][addr][2]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.213 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.213    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.305 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.305    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.397    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.489 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.489    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.581 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.673 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.896 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.505    13.400    sigma/sigma_tile/riscv/gen157_pipex_var[26]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.216    13.616 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][26]_i_1/O
                         net (fo=1, routed)           0.000    13.616    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][26]_i_1_n_0
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.139    13.521    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]/C
                         clock pessimism              0.348    13.868    
                         clock uncertainty           -0.130    13.739    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.032    13.771    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 4.802ns (34.490%)  route 9.121ns (65.510%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 13.521 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          1.029     6.401    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.097     6.498 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40/O
                         net (fo=1, routed)           0.449     6.947    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.239     7.186 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29/O
                         net (fo=3, routed)           0.208     7.393    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I3_O)        0.097     7.490 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9/O
                         net (fo=2, routed)           0.590     8.080    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.097     8.177 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8/O
                         net (fo=1, routed)           0.398     8.576    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.113     8.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6/O
                         net (fo=2, routed)           0.943     9.632    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.247     9.879 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25/O
                         net (fo=2, routed)           0.415    10.294    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.097    10.391 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30/O
                         net (fo=1, routed)           0.208    10.599    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.097    10.696 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14/O
                         net (fo=64, routed)          0.506    11.202    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.097    11.299 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3/O
                         net (fo=5, routed)           0.202    11.501    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.097    11.598 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[4]_i_5/O
                         net (fo=1, routed)           0.228    11.827    sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_LOCAL[instr_busreq][addr][2]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.213 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.213    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.305 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.305    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.397    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.489 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.489    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.581 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.804 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2/O[1]
                         net (fo=2, routed)           0.573    13.376    sigma/sigma_tile/riscv/gen157_pipex_var[22]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.216    13.592 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][22]_i_1/O
                         net (fo=1, routed)           0.000    13.592    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][22]_i_1_n_0
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.139    13.521    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]/C
                         clock pessimism              0.348    13.868    
                         clock uncertainty           -0.130    13.739    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.030    13.769    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.500ns  (logic 3.559ns (26.363%)  route 9.941ns (73.637%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 13.523 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.687    13.170    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X56Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.141    13.523    sigma/sigma_tile/riscv/clk_out1
    SLICE_X56Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]/C
                         clock pessimism              0.348    13.870    
                         clock uncertainty           -0.130    13.741    
    SLICE_X56Y98         FDRE (Setup_fdre_C_R)       -0.373    13.368    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  0.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X45Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[17]/Q
                         net (fo=1, routed)           0.089    -0.366    sigma/sigma_tile/riscv/csr_rdata_reg[23][9]
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.045    -0.321 r  sigma/sigma_tile/riscv/csr_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/csr_rdata[17]
    SLICE_X44Y94         FDRE                                         r  sigma/csr_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X44Y94         FDRE                                         r  sigma/csr_rdata_reg[17]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X44Y94         FDRE (Hold_fdre_C_D)         0.091    -0.492    sigma/csr_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.844%)  route 0.138ns (42.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y95         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/Q
                         net (fo=4, routed)           0.138    -0.318    sigma/udm/udm_controller/bus_wdata_bo_reg[31]_0[23]
    SLICE_X41Y95         LUT3 (Prop_lut3_I2_O)        0.048    -0.270 r  sigma/udm/udm_controller/bus_wdata_bo[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    sigma/udm/udm_controller/bus_wdata_bo[15]_i_1_n_0
    SLICE_X41Y95         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y95         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.107    -0.473    sigma/udm/udm_controller/bus_wdata_bo_reg[15]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_rx/dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.096%)  route 0.146ns (43.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.564    -0.600    sigma/udm/uart_rx/clk_out1
    SLICE_X28Y69         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/uart_rx/dout_bo_reg[6]/Q
                         net (fo=3, routed)           0.146    -0.314    sigma/udm/uart_rx/rx_data[6]
    SLICE_X29Y69         LUT2 (Prop_lut2_I1_O)        0.045    -0.269 r  sigma/udm/uart_rx/dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sigma/udm/uart_rx/dout_bo[5]
    SLICE_X29Y69         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.832    -0.841    sigma/udm/uart_rx/clk_out1
    SLICE_X29Y69         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[5]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.107    -0.480    sigma/udm/uart_rx/dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.027%)  route 0.119ns (38.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[52]/Q
                         net (fo=2, routed)           0.119    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg_n_0_[52]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[51]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[51]_i_1_n_0
    SLICE_X51Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.827    -0.846    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.091    -0.514    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_timer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.862%)  route 0.135ns (42.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.566    -0.598    sigma/sigma_tile/sfr/clk_out1
    SLICE_X33Y102        FDRE                                         r  sigma/sigma_tile/sfr/irq_timer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/sigma_tile/sfr/irq_timer_reg/Q
                         net (fo=1, routed)           0.135    -0.322    sigma/sigma_tile/irq_timer
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.045    -0.277 r  sigma/sigma_tile/irq_buf0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[0]
    SLICE_X33Y103        FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.836    -0.837    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X33Y103        FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X33Y103        FDRE (Hold_fdre_C_D)         0.091    -0.492    sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_addr_bo_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (56.100%)  route 0.149ns (43.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/bus_addr_bo_reg[17]/Q
                         net (fo=3, routed)           0.149    -0.307    sigma/udm/udm_controller/bus_addr_bo_reg[30]_0[17]
    SLICE_X39Y93         LUT3 (Prop_lut3_I2_O)        0.049    -0.258 r  sigma/udm/udm_controller/bus_addr_bo[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    sigma/udm/udm_controller/bus_addr_bo[9]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[9]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.107    -0.473    sigma/udm/udm_controller/bus_addr_bo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.043%)  route 0.152ns (51.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X44Y95         FDRE                                         r  sigma/gpio_bo_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[26]/Q
                         net (fo=1, routed)           0.152    -0.303    sigma/gpio_bo_reg_reg_n_0_[26]
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[26]/C
                         clock pessimism              0.255    -0.579    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.060    -0.519    sigma/csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.354%)  route 0.132ns (44.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.553    -0.611    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[16]/Q
                         net (fo=5, routed)           0.132    -0.315    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[15]
    SLICE_X51Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.820    -0.853    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/C
                         clock pessimism              0.255    -0.598    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.066    -0.532    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.648%)  route 0.149ns (51.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X45Y97         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.149    -0.305    sigma/gpio_bo_reg_reg_n_0_[27]
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.255    -0.579    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.053    -0.526    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_addr_bo_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.192ns (55.830%)  route 0.152ns (44.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y94         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/bus_addr_bo_reg[16]/Q
                         net (fo=3, routed)           0.152    -0.303    sigma/udm/udm_controller/bus_addr_bo_reg[30]_0[16]
    SLICE_X39Y93         LUT3 (Prop_lut3_I2_O)        0.051    -0.252 r  sigma/udm/udm_controller/bus_addr_bo[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    sigma/udm/udm_controller/bus_addr_bo[8]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[8]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.107    -0.473    sigma/udm/udm_controller/bus_addr_bo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X1Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X4Y63      sigma/udm/uart_rx/bitperiod_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X4Y63      sigma/udm/uart_rx/bitperiod_o_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X14Y71     sigma/debouncer/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X4Y63      sigma/udm/uart_rx/bitperiod_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X14Y71     sigma/debouncer/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X14Y71     sigma/debouncer/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X14Y71     sigma/debouncer/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y71     sigma/debouncer/in_buf0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X12Y71     sigma/debouncer/in_buf1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y86     sigma/gpio_bi_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X42Y97     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X45Y98     sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X43Y97     sigma/csr_rdata_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y101    sigma/sigma_tile/sfr/timer_value_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y101    sigma/sigma_tile/sfr/timer_value_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y101    sigma/sigma_tile/sfr/timer_value_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y101    sigma/sigma_tile/sfr/timer_value_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X45Y98     sigma/csr_rdata_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X44Y98     sigma/csr_rdata_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X42Y97     sigma/csr_rdata_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.556ns  (logic 3.559ns (26.254%)  route 9.997ns (73.746%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.743    13.225    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y101        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.556ns  (logic 3.559ns (26.254%)  route 9.997ns (73.746%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.743    13.225    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y101        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 5.000ns (35.678%)  route 9.014ns (64.322%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 13.523 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          1.029     6.401    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.097     6.498 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40/O
                         net (fo=1, routed)           0.449     6.947    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.239     7.186 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29/O
                         net (fo=3, routed)           0.208     7.393    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I3_O)        0.097     7.490 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9/O
                         net (fo=2, routed)           0.590     8.080    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.097     8.177 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8/O
                         net (fo=1, routed)           0.398     8.576    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.113     8.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6/O
                         net (fo=2, routed)           0.943     9.632    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.247     9.879 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25/O
                         net (fo=2, routed)           0.415    10.294    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.097    10.391 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30/O
                         net (fo=1, routed)           0.208    10.599    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.097    10.696 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14/O
                         net (fo=64, routed)          0.506    11.202    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.097    11.299 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3/O
                         net (fo=5, routed)           0.202    11.501    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.097    11.598 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[4]_i_5/O
                         net (fo=1, routed)           0.228    11.827    sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_LOCAL[instr_busreq][addr][2]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.213 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.213    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.305 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.305    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.397    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.489 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.489    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.581 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.673 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.765 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.765    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[28]_i_2_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.988 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.466    13.454    sigma/sigma_tile/riscv/gen157_pipex_var[30]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.230    13.684 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][30]_i_1/O
                         net (fo=1, routed)           0.000    13.684    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][30]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.141    13.523    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y91         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]/C
                         clock pessimism              0.348    13.870    
                         clock uncertainty           -0.132    13.739    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)        0.064    13.803    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                         -13.684    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.947ns  (logic 4.894ns (35.090%)  route 9.053ns (64.910%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 13.521 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          1.029     6.401    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.097     6.498 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40/O
                         net (fo=1, routed)           0.449     6.947    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.239     7.186 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29/O
                         net (fo=3, routed)           0.208     7.393    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I3_O)        0.097     7.490 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9/O
                         net (fo=2, routed)           0.590     8.080    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.097     8.177 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8/O
                         net (fo=1, routed)           0.398     8.576    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.113     8.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6/O
                         net (fo=2, routed)           0.943     9.632    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.247     9.879 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25/O
                         net (fo=2, routed)           0.415    10.294    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.097    10.391 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30/O
                         net (fo=1, routed)           0.208    10.599    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.097    10.696 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14/O
                         net (fo=64, routed)          0.506    11.202    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.097    11.299 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3/O
                         net (fo=5, routed)           0.202    11.501    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.097    11.598 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[4]_i_5/O
                         net (fo=1, routed)           0.228    11.827    sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_LOCAL[instr_busreq][addr][2]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.213 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.213    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.305 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.305    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.397    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.489 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.489    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.581 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.673 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.896 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.505    13.400    sigma/sigma_tile/riscv/gen157_pipex_var[26]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.216    13.616 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][26]_i_1/O
                         net (fo=1, routed)           0.000    13.616    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][26]_i_1_n_0
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.139    13.521    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]/C
                         clock pessimism              0.348    13.868    
                         clock uncertainty           -0.132    13.737    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.032    13.769    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 4.802ns (34.490%)  route 9.121ns (65.510%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 13.521 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          1.029     6.401    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.097     6.498 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40/O
                         net (fo=1, routed)           0.449     6.947    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.239     7.186 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29/O
                         net (fo=3, routed)           0.208     7.393    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I3_O)        0.097     7.490 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9/O
                         net (fo=2, routed)           0.590     8.080    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.097     8.177 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8/O
                         net (fo=1, routed)           0.398     8.576    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.113     8.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6/O
                         net (fo=2, routed)           0.943     9.632    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.247     9.879 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25/O
                         net (fo=2, routed)           0.415    10.294    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.097    10.391 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30/O
                         net (fo=1, routed)           0.208    10.599    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.097    10.696 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14/O
                         net (fo=64, routed)          0.506    11.202    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.097    11.299 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3/O
                         net (fo=5, routed)           0.202    11.501    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.097    11.598 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[4]_i_5/O
                         net (fo=1, routed)           0.228    11.827    sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_LOCAL[instr_busreq][addr][2]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.213 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.213    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.305 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.305    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.397    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.489 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.489    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.581 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.804 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2/O[1]
                         net (fo=2, routed)           0.573    13.376    sigma/sigma_tile/riscv/gen157_pipex_var[22]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.216    13.592 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][22]_i_1/O
                         net (fo=1, routed)           0.000    13.592    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][22]_i_1_n_0
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.139    13.521    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]/C
                         clock pessimism              0.348    13.868    
                         clock uncertainty           -0.132    13.737    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.030    13.767    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]
  -------------------------------------------------------------------
                         required time                         13.767    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.500ns  (logic 3.559ns (26.363%)  route 9.941ns (73.637%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 13.523 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.687    13.170    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X56Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.141    13.523    sigma/sigma_tile/riscv/clk_out1
    SLICE_X56Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]/C
                         clock pessimism              0.348    13.870    
                         clock uncertainty           -0.132    13.739    
    SLICE_X56Y98         FDRE (Setup_fdre_C_R)       -0.373    13.366    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  0.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X45Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[17]/Q
                         net (fo=1, routed)           0.089    -0.366    sigma/sigma_tile/riscv/csr_rdata_reg[23][9]
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.045    -0.321 r  sigma/sigma_tile/riscv/csr_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/csr_rdata[17]
    SLICE_X44Y94         FDRE                                         r  sigma/csr_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X44Y94         FDRE                                         r  sigma/csr_rdata_reg[17]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.132    -0.452    
    SLICE_X44Y94         FDRE (Hold_fdre_C_D)         0.091    -0.361    sigma/csr_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.844%)  route 0.138ns (42.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y95         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/Q
                         net (fo=4, routed)           0.138    -0.318    sigma/udm/udm_controller/bus_wdata_bo_reg[31]_0[23]
    SLICE_X41Y95         LUT3 (Prop_lut3_I2_O)        0.048    -0.270 r  sigma/udm/udm_controller/bus_wdata_bo[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    sigma/udm/udm_controller/bus_wdata_bo[15]_i_1_n_0
    SLICE_X41Y95         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y95         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.132    -0.449    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.107    -0.342    sigma/udm/udm_controller/bus_wdata_bo_reg[15]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_rx/dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.096%)  route 0.146ns (43.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.564    -0.600    sigma/udm/uart_rx/clk_out1
    SLICE_X28Y69         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/uart_rx/dout_bo_reg[6]/Q
                         net (fo=3, routed)           0.146    -0.314    sigma/udm/uart_rx/rx_data[6]
    SLICE_X29Y69         LUT2 (Prop_lut2_I1_O)        0.045    -0.269 r  sigma/udm/uart_rx/dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sigma/udm/uart_rx/dout_bo[5]
    SLICE_X29Y69         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.832    -0.841    sigma/udm/uart_rx/clk_out1
    SLICE_X29Y69         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[5]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.132    -0.456    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.107    -0.349    sigma/udm/uart_rx/dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.027%)  route 0.119ns (38.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[52]/Q
                         net (fo=2, routed)           0.119    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg_n_0_[52]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[51]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[51]_i_1_n_0
    SLICE_X51Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.827    -0.846    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.132    -0.474    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.091    -0.383    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_timer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.862%)  route 0.135ns (42.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.566    -0.598    sigma/sigma_tile/sfr/clk_out1
    SLICE_X33Y102        FDRE                                         r  sigma/sigma_tile/sfr/irq_timer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/sigma_tile/sfr/irq_timer_reg/Q
                         net (fo=1, routed)           0.135    -0.322    sigma/sigma_tile/irq_timer
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.045    -0.277 r  sigma/sigma_tile/irq_buf0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[0]
    SLICE_X33Y103        FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.836    -0.837    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X33Y103        FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.132    -0.452    
    SLICE_X33Y103        FDRE (Hold_fdre_C_D)         0.091    -0.361    sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_addr_bo_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (56.100%)  route 0.149ns (43.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/bus_addr_bo_reg[17]/Q
                         net (fo=3, routed)           0.149    -0.307    sigma/udm/udm_controller/bus_addr_bo_reg[30]_0[17]
    SLICE_X39Y93         LUT3 (Prop_lut3_I2_O)        0.049    -0.258 r  sigma/udm/udm_controller/bus_addr_bo[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    sigma/udm/udm_controller/bus_addr_bo[9]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[9]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.132    -0.449    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.107    -0.342    sigma/udm/udm_controller/bus_addr_bo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.043%)  route 0.152ns (51.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X44Y95         FDRE                                         r  sigma/gpio_bo_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[26]/Q
                         net (fo=1, routed)           0.152    -0.303    sigma/gpio_bo_reg_reg_n_0_[26]
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[26]/C
                         clock pessimism              0.255    -0.579    
                         clock uncertainty            0.132    -0.448    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.060    -0.388    sigma/csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.354%)  route 0.132ns (44.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.553    -0.611    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[16]/Q
                         net (fo=5, routed)           0.132    -0.315    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[15]
    SLICE_X51Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.820    -0.853    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/C
                         clock pessimism              0.255    -0.598    
                         clock uncertainty            0.132    -0.467    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.066    -0.401    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.648%)  route 0.149ns (51.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X45Y97         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.149    -0.305    sigma/gpio_bo_reg_reg_n_0_[27]
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.255    -0.579    
                         clock uncertainty            0.132    -0.448    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.053    -0.395    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_addr_bo_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.192ns (55.830%)  route 0.152ns (44.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y94         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/bus_addr_bo_reg[16]/Q
                         net (fo=3, routed)           0.152    -0.303    sigma/udm/udm_controller/bus_addr_bo_reg[30]_0[16]
    SLICE_X39Y93         LUT3 (Prop_lut3_I2_O)        0.051    -0.252 r  sigma/udm/udm_controller/bus_addr_bo[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    sigma/udm/udm_controller/bus_addr_bo[8]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[8]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.132    -0.449    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.107    -0.342    sigma/udm/udm_controller/bus_addr_bo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.556ns  (logic 3.559ns (26.254%)  route 9.997ns (73.746%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.743    13.225    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y101        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][17]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.556ns  (logic 3.559ns (26.254%)  route 9.997ns (73.746%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.743    13.225    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y101        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][19]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][31]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.559ns (26.338%)  route 9.954ns (73.662%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 13.499 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.700    13.182    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.117    13.499    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]/C
                         clock pessimism              0.287    13.786    
                         clock uncertainty           -0.132    13.655    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.373    13.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][3]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 5.000ns (35.678%)  route 9.014ns (64.322%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 13.523 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          1.029     6.401    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.097     6.498 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40/O
                         net (fo=1, routed)           0.449     6.947    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.239     7.186 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29/O
                         net (fo=3, routed)           0.208     7.393    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I3_O)        0.097     7.490 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9/O
                         net (fo=2, routed)           0.590     8.080    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.097     8.177 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8/O
                         net (fo=1, routed)           0.398     8.576    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.113     8.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6/O
                         net (fo=2, routed)           0.943     9.632    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.247     9.879 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25/O
                         net (fo=2, routed)           0.415    10.294    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.097    10.391 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30/O
                         net (fo=1, routed)           0.208    10.599    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.097    10.696 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14/O
                         net (fo=64, routed)          0.506    11.202    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.097    11.299 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3/O
                         net (fo=5, routed)           0.202    11.501    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.097    11.598 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[4]_i_5/O
                         net (fo=1, routed)           0.228    11.827    sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_LOCAL[instr_busreq][addr][2]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.213 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.213    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.305 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.305    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.397    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.489 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.489    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.581 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.673 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.765 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.765    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[28]_i_2_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.988 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.466    13.454    sigma/sigma_tile/riscv/gen157_pipex_var[30]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.230    13.684 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][30]_i_1/O
                         net (fo=1, routed)           0.000    13.684    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][30]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.141    13.523    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y91         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]/C
                         clock pessimism              0.348    13.870    
                         clock uncertainty           -0.132    13.739    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)        0.064    13.803    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][30]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                         -13.684    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.947ns  (logic 4.894ns (35.090%)  route 9.053ns (64.910%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 13.521 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          1.029     6.401    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.097     6.498 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40/O
                         net (fo=1, routed)           0.449     6.947    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.239     7.186 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29/O
                         net (fo=3, routed)           0.208     7.393    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I3_O)        0.097     7.490 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9/O
                         net (fo=2, routed)           0.590     8.080    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.097     8.177 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8/O
                         net (fo=1, routed)           0.398     8.576    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.113     8.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6/O
                         net (fo=2, routed)           0.943     9.632    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.247     9.879 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25/O
                         net (fo=2, routed)           0.415    10.294    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.097    10.391 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30/O
                         net (fo=1, routed)           0.208    10.599    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.097    10.696 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14/O
                         net (fo=64, routed)          0.506    11.202    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.097    11.299 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3/O
                         net (fo=5, routed)           0.202    11.501    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.097    11.598 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[4]_i_5/O
                         net (fo=1, routed)           0.228    11.827    sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_LOCAL[instr_busreq][addr][2]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.213 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.213    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.305 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.305    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.397    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.489 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.489    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.581 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.673 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.673    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.896 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.505    13.400    sigma/sigma_tile/riscv/gen157_pipex_var[26]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.216    13.616 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][26]_i_1/O
                         net (fo=1, routed)           0.000    13.616    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][26]_i_1_n_0
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.139    13.521    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]/C
                         clock pessimism              0.348    13.868    
                         clock uncertainty           -0.132    13.737    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.032    13.769    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][26]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 4.802ns (34.490%)  route 9.121ns (65.510%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT4=4 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 13.521 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          1.029     6.401    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.097     6.498 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40/O
                         net (fo=1, routed)           0.449     6.947    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_40_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.239     7.186 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29/O
                         net (fo=3, routed)           0.208     7.393    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_29_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I3_O)        0.097     7.490 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9/O
                         net (fo=2, routed)           0.590     8.080    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_9_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.097     8.177 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8/O
                         net (fo=1, routed)           0.398     8.576    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_8_n_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.113     8.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6/O
                         net (fo=2, routed)           0.943     9.632    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_6_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.247     9.879 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25/O
                         net (fo=2, routed)           0.415    10.294    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_25_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.097    10.391 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30/O
                         net (fo=1, routed)           0.208    10.599    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_30_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.097    10.696 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14/O
                         net (fo=64, routed)          0.506    11.202    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[31]_i_14_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.097    11.299 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3/O
                         net (fo=5, routed)           0.202    11.501    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[2]_i_3_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.097    11.598 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[4]_i_5/O
                         net (fo=1, routed)           0.228    11.827    sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_LOCAL[instr_busreq][addr][2]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.213 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.213    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[4]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.305 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.305    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.397 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.397    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[12]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.489 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.489    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.581 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.581    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]_i_2_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.804 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[24]_i_2/O[1]
                         net (fo=2, routed)           0.573    13.376    sigma/sigma_tile/riscv/gen157_pipex_var[22]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.216    13.592 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][22]_i_1/O
                         net (fo=1, routed)           0.000    13.592    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][nextinstr_addr][22]_i_1_n_0
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.139    13.521    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]/C
                         clock pessimism              0.348    13.868    
                         clock uncertainty           -0.132    13.737    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.030    13.767    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][22]
  -------------------------------------------------------------------
                         required time                         13.767    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.500ns  (logic 3.559ns (26.363%)  route 9.941ns (73.637%))
  Logic Levels:           16  (LUT2=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 13.523 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=14, routed)          0.748     2.264    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X66Y95         LUT4 (Prop_lut4_I0_O)        0.097     2.361 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=5, routed)           0.892     3.252    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.097     3.349 r  sigma/sigma_tile/riscv/mult_result_w_i_206/O
                         net (fo=34, routed)          0.751     4.100    sigma/sigma_tile/riscv/mult_result_w_i_206_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I5_O)        0.097     4.197 f  sigma/sigma_tile/riscv/mult_result_w_i_129/O
                         net (fo=6, routed)           0.424     4.621    sigma/sigma_tile/riscv/mult_result_w_i_129_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.097     4.718 r  sigma/sigma_tile/riscv/mult_result_w_i_98/O
                         net (fo=2, routed)           0.558     5.276    sigma/sigma_tile/riscv/mult_result_w_i_98_n_0
    SLICE_X68Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.373 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=57, routed)          0.877     6.249    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[5]_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.115     6.364 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37/O
                         net (fo=3, routed)           0.570     6.934    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_37_n_0
    SLICE_X70Y80         LUT6 (Prop_lut6_I5_O)        0.240     7.174 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28/O
                         net (fo=1, routed)           0.600     7.774    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_28_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I1_O)        0.097     7.871 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16/O
                         net (fo=1, routed)           0.543     8.414    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_16_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I3_O)        0.097     8.511 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11/O
                         net (fo=1, routed)           0.193     8.704    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_11_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.097     8.801 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4/O
                         net (fo=4, routed)           0.631     9.432    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_4_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.097     9.529 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6/O
                         net (fo=9, routed)           0.385     9.915    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_6_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I3_O)        0.097    10.012 f  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_2/O
                         net (fo=67, routed)          0.469    10.480    sigma/sigma_tile/riscv/m1_s2_rd_inprogress_reg
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.097    10.577 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4/O
                         net (fo=1, routed)           0.330    10.907    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.097    11.004 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=119, routed)         0.735    11.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.097    11.836 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL[0]_i_3/O
                         net (fo=134, routed)         0.549    12.385    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.097    12.482 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=117, routed)         0.687    13.170    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X56Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.141    13.523    sigma/sigma_tile/riscv/clk_out1
    SLICE_X56Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]/C
                         clock pessimism              0.348    13.870    
                         clock uncertainty           -0.132    13.739    
    SLICE_X56Y98         FDRE (Setup_fdre_C_R)       -0.373    13.366    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][18]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  0.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X45Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[17]/Q
                         net (fo=1, routed)           0.089    -0.366    sigma/sigma_tile/riscv/csr_rdata_reg[23][9]
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.045    -0.321 r  sigma/sigma_tile/riscv/csr_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/csr_rdata[17]
    SLICE_X44Y94         FDRE                                         r  sigma/csr_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X44Y94         FDRE                                         r  sigma/csr_rdata_reg[17]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.132    -0.452    
    SLICE_X44Y94         FDRE (Hold_fdre_C_D)         0.091    -0.361    sigma/csr_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.844%)  route 0.138ns (42.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y95         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/Q
                         net (fo=4, routed)           0.138    -0.318    sigma/udm/udm_controller/bus_wdata_bo_reg[31]_0[23]
    SLICE_X41Y95         LUT3 (Prop_lut3_I2_O)        0.048    -0.270 r  sigma/udm/udm_controller/bus_wdata_bo[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    sigma/udm/udm_controller/bus_wdata_bo[15]_i_1_n_0
    SLICE_X41Y95         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y95         FDRE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.132    -0.449    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.107    -0.342    sigma/udm/udm_controller/bus_wdata_bo_reg[15]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_rx/dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.096%)  route 0.146ns (43.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.564    -0.600    sigma/udm/uart_rx/clk_out1
    SLICE_X28Y69         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/uart_rx/dout_bo_reg[6]/Q
                         net (fo=3, routed)           0.146    -0.314    sigma/udm/uart_rx/rx_data[6]
    SLICE_X29Y69         LUT2 (Prop_lut2_I1_O)        0.045    -0.269 r  sigma/udm/uart_rx/dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sigma/udm/uart_rx/dout_bo[5]
    SLICE_X29Y69         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.832    -0.841    sigma/udm/uart_rx/clk_out1
    SLICE_X29Y69         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[5]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.132    -0.456    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.107    -0.349    sigma/udm/uart_rx/dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.027%)  route 0.119ns (38.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[52]/Q
                         net (fo=2, routed)           0.119    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg_n_0_[52]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[51]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[51]_i_1_n_0
    SLICE_X51Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.827    -0.846    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y82         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.132    -0.474    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.091    -0.383    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[51]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_timer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.862%)  route 0.135ns (42.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.566    -0.598    sigma/sigma_tile/sfr/clk_out1
    SLICE_X33Y102        FDRE                                         r  sigma/sigma_tile/sfr/irq_timer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/sigma_tile/sfr/irq_timer_reg/Q
                         net (fo=1, routed)           0.135    -0.322    sigma/sigma_tile/irq_timer
    SLICE_X33Y103        LUT2 (Prop_lut2_I0_O)        0.045    -0.277 r  sigma/sigma_tile/irq_buf0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[0]
    SLICE_X33Y103        FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.836    -0.837    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X33Y103        FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.132    -0.452    
    SLICE_X33Y103        FDRE (Hold_fdre_C_D)         0.091    -0.361    sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_addr_bo_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (56.100%)  route 0.149ns (43.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/bus_addr_bo_reg[17]/Q
                         net (fo=3, routed)           0.149    -0.307    sigma/udm/udm_controller/bus_addr_bo_reg[30]_0[17]
    SLICE_X39Y93         LUT3 (Prop_lut3_I2_O)        0.049    -0.258 r  sigma/udm/udm_controller/bus_addr_bo[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    sigma/udm/udm_controller/bus_addr_bo[9]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[9]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.132    -0.449    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.107    -0.342    sigma/udm/udm_controller/bus_addr_bo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.043%)  route 0.152ns (51.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X44Y95         FDRE                                         r  sigma/gpio_bo_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[26]/Q
                         net (fo=1, routed)           0.152    -0.303    sigma/gpio_bo_reg_reg_n_0_[26]
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[26]/C
                         clock pessimism              0.255    -0.579    
                         clock uncertainty            0.132    -0.448    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.060    -0.388    sigma/csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.354%)  route 0.132ns (44.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.553    -0.611    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[16]/Q
                         net (fo=5, routed)           0.132    -0.315    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[15]
    SLICE_X51Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.820    -0.853    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y76         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/C
                         clock pessimism              0.255    -0.598    
                         clock uncertainty            0.132    -0.467    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.066    -0.401    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.648%)  route 0.149ns (51.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X45Y97         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.149    -0.305    sigma/gpio_bo_reg_reg_n_0_[27]
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X42Y97         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.255    -0.579    
                         clock uncertainty            0.132    -0.448    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.053    -0.395    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_addr_bo_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.192ns (55.830%)  route 0.152ns (44.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y94         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/bus_addr_bo_reg[16]/Q
                         net (fo=3, routed)           0.152    -0.303    sigma/udm/udm_controller/bus_addr_bo_reg[30]_0[16]
    SLICE_X39Y93         LUT3 (Prop_lut3_I2_O)        0.051    -0.252 r  sigma/udm/udm_controller/bus_addr_bo[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    sigma/udm/udm_controller/bus_addr_bo[8]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y93         FDRE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[8]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.132    -0.449    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.107    -0.342    sigma/udm/udm_controller/bus_addr_bo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.089    





