[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram(ADDR_WIDTH=8)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom' (VERI-1018)
[EFX-0006 VERI-ERROR] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 33) cannot open file 'rom.inithex' (VERI-1012)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) module 'single_port_rom' remains a black box, due to errors in its contents (VERI-1073)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=200)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 106) expression size 10 truncated to fit in target size 9 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 120) input port 'din2[7]' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=200)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=200)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 66) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 54, ed: 171, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	56
[EFX-0000 INFO] EFX_LUT4        : 	54
[EFX-0000 INFO] EFX_FF          : 	1729
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram(ADDR_WIDTH=8)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom' (VERI-1018)
[EFX-0006 VERI-ERROR] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 33) cannot open file 'rom.inithex' (VERI-1012)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) module 'single_port_rom' remains a black box, due to errors in its contents (VERI-1073)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=200)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 106) expression size 10 truncated to fit in target size 9 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 120) input port 'din2[7]' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=200)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=200)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 66) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 54, ed: 171, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	56
[EFX-0000 INFO] EFX_LUT4        : 	54
[EFX-0000 INFO] EFX_FF          : 	1729
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram(ADDR_WIDTH=8)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom' (VERI-1018)
[EFX-0006 VERI-ERROR] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 33) cannot open file 'rom.inithex' (VERI-1012)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) module 'single_port_rom' remains a black box, due to errors in its contents (VERI-1073)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=200)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 106) expression size 10 truncated to fit in target size 9 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 120) input port 'din2[7]' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=200)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=200)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 66) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 54, ed: 171, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	56
[EFX-0000 INFO] EFX_LUT4        : 	54
[EFX-0000 INFO] EFX_FF          : 	1729
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram(ADDR_WIDTH=8)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom' (VERI-1018)
[EFX-0006 VERI-ERROR] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 33) cannot open file 'rom.inithex' (VERI-1012)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) module 'single_port_rom' remains a black box, due to errors in its contents (VERI-1073)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=200)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 106) expression size 10 truncated to fit in target size 9 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 120) input port 'din2[7]' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=200)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=200)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 66) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 54, ed: 171, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	56
[EFX-0000 INFO] EFX_LUT4        : 	54
[EFX-0000 INFO] EFX_FF          : 	1729
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram(ADDR_WIDTH=8)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom' (VERI-1018)
[EFX-0006 VERI-ERROR] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 33) cannot open file 'rom.inithex' (VERI-1012)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) module 'single_port_rom' remains a black box, due to errors in its contents (VERI-1073)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=2000)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 106) expression size 10 truncated to fit in target size 9 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 120) input port 'din2[7]' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=2000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=2000)" end (Real time : 33s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 66) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 55, ed: 174, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 6s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	56
[EFX-0000 INFO] EFX_LUT4        : 	55
[EFX-0000 INFO] EFX_FF          : 	16129
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram(ADDR_WIDTH=8)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom' (VERI-1018)
[EFX-0006 VERI-ERROR] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 33) cannot open file 'rom.inithex' (VERI-1012)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) module 'single_port_rom' remains a black box, due to errors in its contents (VERI-1073)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=500)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 106) expression size 10 truncated to fit in target size 9 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 120) input port 'din2[7]' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=500)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=500)" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 66) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 54, ed: 171, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	56
[EFX-0000 INFO] EFX_LUT4        : 	54
[EFX-0000 INFO] EFX_FF          : 	4129
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram(ADDR_WIDTH=8)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom' (VERI-1018)
[EFX-0006 VERI-ERROR] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 33) cannot open file 'rom.inithex' (VERI-1012)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) module 'single_port_rom' remains a black box, due to errors in its contents (VERI-1073)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=500)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 106) expression size 23 truncated to fit in target size 22 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(ADDR_WIDTH=22,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 120) input port 'din2[7]' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=500)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=500)" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=22,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=22,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 4s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 66) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 11073, ed: 31474, lv: 8
[EFX-0000 INFO] ... LUT mapping end (Real time : 44s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 4s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 48s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 2s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	69
[EFX-0000 INFO] EFX_LUT4        : 	11073
[EFX-0000 INFO] EFX_FF          : 	5204
[EFX-0000 INFO] EFX_RAM_5K      : 	8194
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram(ADDR_WIDTH=8)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom' (VERI-1018)
[EFX-0006 VERI-ERROR] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 33) cannot open file 'rom.inithex' (VERI-1012)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) module 'single_port_rom' remains a black box, due to errors in its contents (VERI-1073)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=500)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 106) expression size 12 truncated to fit in target size 11 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(ADDR_WIDTH=11,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 120) input port 'din2[7]' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=500)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=500)" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=11,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=11,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 66) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 54, ed: 171, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 2s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	58
[EFX-0000 INFO] EFX_LUT4        : 	54
[EFX-0000 INFO] EFX_FF          : 	4137
[EFX-0000 INFO] EFX_RAM_5K      : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram(ADDR_WIDTH=8)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom' (VERI-1018)
[EFX-0006 VERI-ERROR] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 33) cannot open file 'rom.inithex' (VERI-1012)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) module 'single_port_rom' remains a black box, due to errors in its contents (VERI-1073)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=800)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 106) expression size 14 truncated to fit in target size 13 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(ADDR_WIDTH=13,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 120) input port 'din2[7]' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=800)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=800)" end (Real time : 4s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=13,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=13,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 66) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 63, ed: 197, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 2s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	60
[EFX-0000 INFO] EFX_LUT4        : 	63
[EFX-0000 INFO] EFX_FF          : 	6546
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram(ADDR_WIDTH=8)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom' (VERI-1018)
[EFX-0006 VERI-ERROR] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 33) cannot open file 'rom.inithex' (VERI-1012)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) module 'single_port_rom' remains a black box, due to errors in its contents (VERI-1073)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=1200)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 106) expression size 14 truncated to fit in target size 13 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(ADDR_WIDTH=13,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 120) input port 'din2[7]' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1200)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1200)" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=13,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=13,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 66) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 63, ed: 196, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 2s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	60
[EFX-0000 INFO] EFX_LUT4        : 	63
[EFX-0000 INFO] EFX_FF          : 	9746
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram(ADDR_WIDTH=8)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom' (VERI-1018)
[EFX-0006 VERI-ERROR] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 33) cannot open file 'rom.inithex' (VERI-1012)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) module 'single_port_rom' remains a black box, due to errors in its contents (VERI-1073)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=1300)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 106) expression size 17 truncated to fit in target size 16 (VERI-1209)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 120) input port 'din2[7]' is not connected on this instance (VDB-1013)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1300)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1300)" end (Real time : 9s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (F:/efinity_prj/T20/ram_pll_test/top.v 66) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 203, ed: 652, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 3s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	63
[EFX-0000 INFO] EFX_LUT4        : 	203
[EFX-0000 INFO] EFX_FF          : 	10572
[EFX-0000 INFO] EFX_RAM_5K      : 	130
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0009 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2019.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0009 VERI-INFO] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper' (VERI-1018)
[EFX-0009 VERI-INFO] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0009 VERI-INFO] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram(ADDR_WIDTH=8)' (VERI-1018)
[EFX-0009 VERI-INFO] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/shift_reg.v 1) compiling module 'shift_reg' (VERI-1018)
[EFX-0009 VERI-INFO] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/single_port_rom.v 13) compiling module 'single_port_rom' (VERI-1018)
[EFX-0007 VERI-ERROR] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/single_port_rom.v 33) cannot open file 'rom.inithex' (VERI-1012)
[EFX-0009 VERI-INFO] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/single_port_rom.v 13) module 'single_port_rom' remains a black box, due to errors in its contents (VERI-1073)
[EFX-0009 VERI-INFO] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0008 VERI-WARNING] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0008 VERI-WARNING] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0009 VERI-INFO] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0008 VERI-WARNING] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0009 VERI-INFO] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=1300)' (VERI-1018)
[EFX-0009 VERI-INFO] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0009 VERI-INFO] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0009 VERI-INFO] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0008 VERI-WARNING] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/top.v 106) expression size 17 truncated to fit in target size 16 (VERI-1209)
[EFX-0009 VERI-INFO] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0008 VERI-WARNING] (E:/Efinity//Wisdom/GitHut/ram_pll_test-master/top.v 120) input port 'din2[7]' remains unconnected for this instance (VDB-1053)
[EFX-0021 ERROR] Verific elaboration of module  'top' failed.
[EFX-0009 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2019.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper' (VERI-1018)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram(ADDR_WIDTH=8)' (VERI-1018)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/shift_reg.v 1) compiling module 'shift_reg' (VERI-1018)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/single_port_rom.v 13) compiling module 'single_port_rom' (VERI-1018)
[EFX-0007 VERI-ERROR] (F:/efinity_prj/2019_2/ram_pll_test-master/single_port_rom.v 33) cannot open file 'rom.inithex' (VERI-1012)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/single_port_rom.v 13) module 'single_port_rom' remains a black box, due to errors in its contents (VERI-1073)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0008 VERI-WARNING] (F:/efinity_prj/2019_2/ram_pll_test-master/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0008 VERI-WARNING] (F:/efinity_prj/2019_2/ram_pll_test-master/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0008 VERI-WARNING] (F:/efinity_prj/2019_2/ram_pll_test-master/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=1300)' (VERI-1018)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0008 VERI-WARNING] (F:/efinity_prj/2019_2/ram_pll_test-master/top.v 106) expression size 17 truncated to fit in target size 16 (VERI-1209)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0008 VERI-WARNING] (F:/efinity_prj/2019_2/ram_pll_test-master/top.v 120) input port 'din2[7]' remains unconnected for this instance (VDB-1053)
[EFX-0021 ERROR] Verific elaboration of module  'top' failed.
[EFX-0009 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2019.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0008 VERI-WARNING] (F:/efinity_prj/2019_2/ram_pll_test-master/top.v 31) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0008 VERI-WARNING] (F:/efinity_prj/2019_2/ram_pll_test-master/top.v 34) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0008 VERI-WARNING] (F:/efinity_prj/2019_2/ram_pll_test-master/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=1300)' (VERI-1018)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0008 VERI-WARNING] (F:/efinity_prj/2019_2/ram_pll_test-master/top.v 106) expression size 17 truncated to fit in target size 16 (VERI-1209)
[EFX-0009 VERI-INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0008 VERI-WARNING] (F:/efinity_prj/2019_2/ram_pll_test-master/top.v 120) input port 'din2[7]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0009 VERI-INFO] (C:/Efinity/2019.2/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (F:/efinity_prj/2019_2/ram_pll_test-master/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1300)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1300)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (F:/efinity_prj/2019_2/ram_pll_test-master/top.v 66) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 203, ed: 652, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 3s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	63
[EFX-0000 INFO] EFX_LUT4        : 	203
[EFX-0000 INFO] EFX_FF          : 	10572
[EFX-0000 INFO] EFX_RAM_5K      : 	130
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0009 VERI-INFO] The default VHDL library search path is now "/home/wisdom/2019.3/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 32) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 35) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=1300)' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 107) expression size 17 truncated to fit in target size 16 (VERI-1209)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 121) input port 'din2[7]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0266 WARNING] Module Instance 'dual_clock_fifo_wrapper' input pin tied to constant (i_we=1).
[EFX-0266 WARNING] Module Instance 'true_dual_port_ram' input pin tied to constant (we1=1).
[EFX-0266 WARNING] Module Instance 'true_dual_port_ram' input pin tied to constant (we2=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: rom
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1300)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1300)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 67) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 203, ed: 652, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 2s CPU user time : 8s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 498036KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	63
[EFX-0000 INFO] EFX_LUT4        : 	203
[EFX-0000 INFO] EFX_FF          : 	10572
[EFX-0000 INFO] EFX_RAM_5K      : 	130
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0009 VERI-INFO] The default VHDL library search path is now "/home/wisdom/2019.3/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 34) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 37) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=1300)' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 109) expression size 17 truncated to fit in target size 16 (VERI-1209)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 123) input port 'din2[7]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0266 WARNING] Module Instance 'dual_clock_fifo_wrapper' input pin tied to constant (i_we=1).
[EFX-0266 WARNING] Module Instance 'true_dual_port_ram' input pin tied to constant (we1=1).
[EFX-0266 WARNING] Module Instance 'true_dual_port_ram' input pin tied to constant (we2=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: rom
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1300)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1300)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 69) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 203, ed: 652, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 534444KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	63
[EFX-0000 INFO] EFX_LUT4        : 	203
[EFX-0000 INFO] EFX_FF          : 	10572
[EFX-0000 INFO] EFX_RAM_5K      : 	130
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0009 VERI-INFO] The default VHDL library search path is now "/home/wisdom/2019.3/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 12) compiling module 'top' (VERI-1018)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 34) expression size 32 truncated to fit in target size 31 (VERI-1209)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 37) expression size 4 truncated to fit in target size 3 (VERI-1209)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/single_port_rom.v 13) compiling module 'single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")' (VERI-1018)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/single_port_rom.v 30) net 'rom' does not have a driver (VDB-1002)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/shift_reg.v 1) compiling module 'shift_reg(D_WIDTH=8,TAPE=1300)' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/dual_clock_fifo.v 12) compiling module 'dual_clock_fifo_wrapper(ADDR_WIDTH=9)' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/dual_clock_fifo.v 163) compiling module 'dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/simple_dual_port_ram.v 14) compiling module 'simple_dual_port_ram' (VERI-1018)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 109) expression size 17 truncated to fit in target size 16 (VERI-1209)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/true_dual_port_ram.v 14) compiling module 'true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")' (VERI-1018)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 123) input port 'din2[7]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/simple_dual_port_ram.v 31) Zero initialization of uninitialized memory block 'ram'.
[EFX-0677 INFO] (/home/wisdom/2019.3/project/ram_pll_test-master/true_dual_port_ram.v 34) Zero initialization of uninitialized memory block 'ram'.
[EFX-0266 WARNING] Module Instance 'dual_clock_fifo_wrapper' input pin tied to constant (i_we=1).
[EFX-0266 WARNING] Module Instance 'true_dual_port_ram' input pin tied to constant (we1=1).
[EFX-0266 WARNING] Module Instance 'true_dual_port_ram' input pin tied to constant (we2=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: rom
[EFX-0000 INFO] ... Hierarchical pre-synthesis "single_port_rom(DATA_WIDTH=8,ADDR_WIDTH=3,RAM_INIT_FILE="rom_init.mem")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1300)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "shift_reg(D_WIDTH=8,TAPE=1300)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo(ADDR_WIDTH=9,OUTPUT_REG="TRUE")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dual_clock_fifo_wrapper(ADDR_WIDTH=9)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "true_dual_port_ram(ADDR_WIDTH=16,WRITE_MODE_1="WRITE_FIRST",WRITE_MODE_2="WRITE_FIRST",RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] (/home/wisdom/2019.3/project/ram_pll_test-master/top.v 69) Breaking combinational loop on net 'empty' with driver instance 'dual_clock_fifo_wrapper/inst_dual_clock_fifo/i52'.
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 203, ed: 652, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 2s CPU user time : 8s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 536868KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	63
[EFX-0000 INFO] EFX_LUT4        : 	203
[EFX-0000 INFO] EFX_FF          : 	10572
[EFX-0000 INFO] EFX_RAM_5K      : 	130
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
