#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 23 22:15:00 2022
# Process ID: 22044
# Current directory: C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9016 C:\Users\mertc\Desktop\BLG222E-Project2\BLG-Project1\BLG-Project1.xpr
# Log file: C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/vivado.log
# Journal file: C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
set_property top HardwiredControlUnitTest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module MUX2_1_4bit
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_4bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module ZCNO_register
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-311] analyzing module SequenceCounter
INFO: [VRFC 10-311] analyzing module Decoder_8_1
INFO: [VRFC 10-311] analyzing module Decoder_16_1
INFO: [VRFC 10-311] analyzing module CombinationalControlUnit
INFO: [VRFC 10-311] analyzing module HardwiredControlUnit
INFO: [VRFC 10-311] analyzing module CombCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_8bit_test
INFO: [VRFC 10-311] analyzing module part1_16bit_test
INFO: [VRFC 10-311] analyzing module PART2_a_test
INFO: [VRFC 10-311] analyzing module PART2_b_test
INFO: [VRFC 10-311] analyzing module PART2_c_test
INFO: [VRFC 10-311] analyzing module PART3_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module lasttest
INFO: [VRFC 10-311] analyzing module SequenceCounterTest
INFO: [VRFC 10-311] analyzing module CombCountTest
INFO: [VRFC 10-311] analyzing module HardwiredControlUnitTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CombinationalControlUnit
Compiling module xil_defaultlib.MUX2_1_8bit
Compiling module xil_defaultlib.Full_Adder_1bit
Compiling module xil_defaultlib.Adder_Substractor_8bit
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.PART1_8bit
Compiling module xil_defaultlib.MUX4_1_8bit
Compiling module xil_defaultlib.PART2_a
Compiling module xil_defaultlib.PART2_b
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MUX2_1_16bit
Compiling module xil_defaultlib.Adder_Substractor_16bit
Compiling module xil_defaultlib.PART1_16bit
Compiling module xil_defaultlib.PART2_c
Compiling module xil_defaultlib.MUX2_1_1bit
Compiling module xil_defaultlib.MUX16_4_8bit
Compiling module xil_defaultlib.MUX2_1_4bit
Compiling module xil_defaultlib.Adder_Substractor_4bit
Compiling module xil_defaultlib.ZCNO_register
Compiling module xil_defaultlib.PART3
Compiling module xil_defaultlib.ALUSystem
Compiling module xil_defaultlib.Decoder_16_1
Compiling module xil_defaultlib.SequenceCounter
Compiling module xil_defaultlib.Decoder_8_1
Compiling module xil_defaultlib.HardwiredControlUnit
Compiling module xil_defaultlib.HardwiredControlUnitTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot HardwiredControlUnitTest_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/xsim.dir/HardwiredControlUnitTest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 23 22:26:28 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HardwiredControlUnitTest_behav -key {Behavioral:sim_1:Functional:HardwiredControlUnitTest} -tclbatch {HardwiredControlUnitTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source HardwiredControlUnitTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 31
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 32
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 33
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 35
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 36
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 37
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 38
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 39
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 41
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 42
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 43
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 44
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 45
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 46
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 47
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 48
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 49
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 50
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 51
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 159
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 160
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 161
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 162
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 163
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 164
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 165
WARNING: Too many words specified in data file RAM.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HardwiredControlUnitTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 820.066 ; gain = 17.555
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 31
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 32
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 33
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 35
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 36
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 37
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 38
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 39
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 41
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 42
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 43
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 44
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 45
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 46
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 47
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 48
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 49
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 50
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 51
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 159
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 160
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 161
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 162
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 163
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 164
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 165
WARNING: Too many words specified in data file RAM.mem
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module MUX2_1_4bit
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_4bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module ZCNO_register
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-311] analyzing module SequenceCounter
INFO: [VRFC 10-311] analyzing module Decoder_8_1
INFO: [VRFC 10-311] analyzing module Decoder_16_1
INFO: [VRFC 10-311] analyzing module CombinationalControlUnit
INFO: [VRFC 10-311] analyzing module HardwiredControlUnit
INFO: [VRFC 10-311] analyzing module CombCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_8bit_test
INFO: [VRFC 10-311] analyzing module part1_16bit_test
INFO: [VRFC 10-311] analyzing module PART2_a_test
INFO: [VRFC 10-311] analyzing module PART2_b_test
INFO: [VRFC 10-311] analyzing module PART2_c_test
INFO: [VRFC 10-311] analyzing module PART3_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module lasttest
INFO: [VRFC 10-311] analyzing module SequenceCounterTest
INFO: [VRFC 10-311] analyzing module CombCountTest
INFO: [VRFC 10-311] analyzing module HardwiredControlUnitTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CombinationalControlUnit
Compiling module xil_defaultlib.MUX2_1_8bit
Compiling module xil_defaultlib.Full_Adder_1bit
Compiling module xil_defaultlib.Adder_Substractor_8bit
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.PART1_8bit
Compiling module xil_defaultlib.MUX4_1_8bit
Compiling module xil_defaultlib.PART2_a
Compiling module xil_defaultlib.PART2_b
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MUX2_1_16bit
Compiling module xil_defaultlib.Adder_Substractor_16bit
Compiling module xil_defaultlib.PART1_16bit
Compiling module xil_defaultlib.PART2_c
Compiling module xil_defaultlib.MUX2_1_1bit
Compiling module xil_defaultlib.MUX16_4_8bit
Compiling module xil_defaultlib.MUX2_1_4bit
Compiling module xil_defaultlib.Adder_Substractor_4bit
Compiling module xil_defaultlib.ZCNO_register
Compiling module xil_defaultlib.PART3
Compiling module xil_defaultlib.ALUSystem
Compiling module xil_defaultlib.Decoder_16_1
Compiling module xil_defaultlib.SequenceCounter
Compiling module xil_defaultlib.Decoder_8_1
Compiling module xil_defaultlib.HardwiredControlUnit
Compiling module xil_defaultlib.HardwiredControlUnitTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot HardwiredControlUnitTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HardwiredControlUnitTest_behav -key {Behavioral:sim_1:Functional:HardwiredControlUnitTest} -tclbatch {HardwiredControlUnitTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source HardwiredControlUnitTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 31
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 32
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 33
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 35
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 36
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 37
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 38
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 39
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 41
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 42
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 43
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 44
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 45
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 46
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 47
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 48
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 49
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 50
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 51
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 159
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 160
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 161
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 162
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 163
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 164
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 165
WARNING: Too many words specified in data file RAM.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HardwiredControlUnitTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 830.820 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 31
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 32
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 33
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 35
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 36
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 37
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 38
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 39
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 41
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 42
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 43
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 44
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 45
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 46
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 47
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 48
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 49
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 50
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 51
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 159
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 160
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 161
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 162
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 163
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 164
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 165
WARNING: Too many words specified in data file RAM.mem
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module MUX2_1_4bit
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_4bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module ZCNO_register
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-311] analyzing module SequenceCounter
INFO: [VRFC 10-311] analyzing module Decoder_8_1
INFO: [VRFC 10-311] analyzing module Decoder_16_1
INFO: [VRFC 10-311] analyzing module CombinationalControlUnit
INFO: [VRFC 10-311] analyzing module HardwiredControlUnit
INFO: [VRFC 10-311] analyzing module CombCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_8bit_test
INFO: [VRFC 10-311] analyzing module part1_16bit_test
INFO: [VRFC 10-311] analyzing module PART2_a_test
INFO: [VRFC 10-311] analyzing module PART2_b_test
INFO: [VRFC 10-311] analyzing module PART2_c_test
INFO: [VRFC 10-311] analyzing module PART3_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module lasttest
INFO: [VRFC 10-311] analyzing module SequenceCounterTest
INFO: [VRFC 10-311] analyzing module CombCountTest
INFO: [VRFC 10-311] analyzing module HardwiredControlUnitTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CombinationalControlUnit
Compiling module xil_defaultlib.MUX2_1_8bit
Compiling module xil_defaultlib.Full_Adder_1bit
Compiling module xil_defaultlib.Adder_Substractor_8bit
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.PART1_8bit
Compiling module xil_defaultlib.MUX4_1_8bit
Compiling module xil_defaultlib.PART2_a
Compiling module xil_defaultlib.PART2_b
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MUX2_1_16bit
Compiling module xil_defaultlib.Adder_Substractor_16bit
Compiling module xil_defaultlib.PART1_16bit
Compiling module xil_defaultlib.PART2_c
Compiling module xil_defaultlib.MUX2_1_1bit
Compiling module xil_defaultlib.MUX16_4_8bit
Compiling module xil_defaultlib.MUX2_1_4bit
Compiling module xil_defaultlib.Adder_Substractor_4bit
Compiling module xil_defaultlib.ZCNO_register
Compiling module xil_defaultlib.PART3
Compiling module xil_defaultlib.ALUSystem
Compiling module xil_defaultlib.Decoder_16_1
Compiling module xil_defaultlib.SequenceCounter
Compiling module xil_defaultlib.Decoder_8_1
Compiling module xil_defaultlib.HardwiredControlUnit
Compiling module xil_defaultlib.HardwiredControlUnitTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot HardwiredControlUnitTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HardwiredControlUnitTest_behav -key {Behavioral:sim_1:Functional:HardwiredControlUnitTest} -tclbatch {HardwiredControlUnitTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source HardwiredControlUnitTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 31
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 32
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 33
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 35
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 36
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 37
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 38
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 39
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 41
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 42
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 43
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 44
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 45
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 46
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 47
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 48
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 49
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 50
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 51
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 159
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 160
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 161
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 162
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 163
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 164
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 165
WARNING: Too many words specified in data file RAM.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HardwiredControlUnitTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 834.793 ; gain = 1.594
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 31
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 32
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 33
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 35
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 36
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 37
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 38
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 39
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 41
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 42
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 43
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 44
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 45
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 46
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 47
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 48
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 49
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 50
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 51
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 159
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 160
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 161
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 162
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 163
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 164
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 165
WARNING: Too many words specified in data file RAM.mem
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module MUX2_1_4bit
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_4bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module ZCNO_register
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-311] analyzing module SequenceCounter
INFO: [VRFC 10-311] analyzing module Decoder_8_1
INFO: [VRFC 10-311] analyzing module Decoder_16_1
INFO: [VRFC 10-311] analyzing module CombinationalControlUnit
INFO: [VRFC 10-311] analyzing module HardwiredControlUnit
INFO: [VRFC 10-311] analyzing module CombCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_8bit_test
INFO: [VRFC 10-311] analyzing module part1_16bit_test
INFO: [VRFC 10-311] analyzing module PART2_a_test
INFO: [VRFC 10-311] analyzing module PART2_b_test
INFO: [VRFC 10-311] analyzing module PART2_c_test
INFO: [VRFC 10-311] analyzing module PART3_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module lasttest
INFO: [VRFC 10-311] analyzing module SequenceCounterTest
INFO: [VRFC 10-311] analyzing module CombCountTest
INFO: [VRFC 10-311] analyzing module HardwiredControlUnitTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CombinationalControlUnit
Compiling module xil_defaultlib.MUX2_1_8bit
Compiling module xil_defaultlib.Full_Adder_1bit
Compiling module xil_defaultlib.Adder_Substractor_8bit
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.PART1_8bit
Compiling module xil_defaultlib.MUX4_1_8bit
Compiling module xil_defaultlib.PART2_a
Compiling module xil_defaultlib.PART2_b
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MUX2_1_16bit
Compiling module xil_defaultlib.Adder_Substractor_16bit
Compiling module xil_defaultlib.PART1_16bit
Compiling module xil_defaultlib.PART2_c
Compiling module xil_defaultlib.MUX2_1_1bit
Compiling module xil_defaultlib.MUX16_4_8bit
Compiling module xil_defaultlib.MUX2_1_4bit
Compiling module xil_defaultlib.Adder_Substractor_4bit
Compiling module xil_defaultlib.ZCNO_register
Compiling module xil_defaultlib.PART3
Compiling module xil_defaultlib.ALUSystem
Compiling module xil_defaultlib.Decoder_16_1
Compiling module xil_defaultlib.SequenceCounter
Compiling module xil_defaultlib.Decoder_8_1
Compiling module xil_defaultlib.HardwiredControlUnit
Compiling module xil_defaultlib.HardwiredControlUnitTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot HardwiredControlUnitTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HardwiredControlUnitTest_behav -key {Behavioral:sim_1:Functional:HardwiredControlUnitTest} -tclbatch {HardwiredControlUnitTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source HardwiredControlUnitTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 31
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 32
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 33
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 35
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 36
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 37
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 38
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 39
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 41
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 42
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 43
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 44
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 45
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 46
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 47
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 48
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 49
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 50
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 51
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 159
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 160
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 161
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 162
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 163
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 164
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 165
WARNING: Too many words specified in data file RAM.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HardwiredControlUnitTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 841.328 ; gain = 1.539
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 31
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 32
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 33
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 35
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 36
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 37
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 38
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 39
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 41
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 42
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 43
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 44
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 45
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 46
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 47
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 48
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 49
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 50
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 51
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 159
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 160
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 161
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 162
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 163
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 164
WARNING: Data truncated while reading Datafile: RAM.mem, while loading at index: 165
WARNING: Too many words specified in data file RAM.mem
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HardwiredControlUnitTest_behav -key {Behavioral:sim_1:Functional:HardwiredControlUnitTest} -tclbatch {HardwiredControlUnitTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source HardwiredControlUnitTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file RAM.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HardwiredControlUnitTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 850.707 ; gain = 1.863
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: Too many words specified in data file RAM.mem
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HardwiredControlUnitTest_behav -key {Behavioral:sim_1:Functional:HardwiredControlUnitTest} -tclbatch {HardwiredControlUnitTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source HardwiredControlUnitTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file RAM.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HardwiredControlUnitTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 851.652 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: Too many words specified in data file RAM.mem
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module MUX2_1_4bit
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_4bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module ZCNO_register
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-311] analyzing module SequenceCounter
INFO: [VRFC 10-311] analyzing module Decoder_8_1
INFO: [VRFC 10-311] analyzing module Decoder_16_1
INFO: [VRFC 10-311] analyzing module CombinationalControlUnit
INFO: [VRFC 10-311] analyzing module HardwiredControlUnit
INFO: [VRFC 10-311] analyzing module CombCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_8bit_test
INFO: [VRFC 10-311] analyzing module part1_16bit_test
INFO: [VRFC 10-311] analyzing module PART2_a_test
INFO: [VRFC 10-311] analyzing module PART2_b_test
INFO: [VRFC 10-311] analyzing module PART2_c_test
INFO: [VRFC 10-311] analyzing module PART3_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module lasttest
INFO: [VRFC 10-311] analyzing module SequenceCounterTest
INFO: [VRFC 10-311] analyzing module CombCountTest
INFO: [VRFC 10-311] analyzing module HardwiredControlUnitTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CombinationalControlUnit
Compiling module xil_defaultlib.MUX2_1_8bit
Compiling module xil_defaultlib.Full_Adder_1bit
Compiling module xil_defaultlib.Adder_Substractor_8bit
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.PART1_8bit
Compiling module xil_defaultlib.MUX4_1_8bit
Compiling module xil_defaultlib.PART2_a
Compiling module xil_defaultlib.PART2_b
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MUX2_1_16bit
Compiling module xil_defaultlib.Adder_Substractor_16bit
Compiling module xil_defaultlib.PART1_16bit
Compiling module xil_defaultlib.PART2_c
Compiling module xil_defaultlib.MUX2_1_1bit
Compiling module xil_defaultlib.MUX16_4_8bit
Compiling module xil_defaultlib.MUX2_1_4bit
Compiling module xil_defaultlib.Adder_Substractor_4bit
Compiling module xil_defaultlib.ZCNO_register
Compiling module xil_defaultlib.PART3
Compiling module xil_defaultlib.ALUSystem
Compiling module xil_defaultlib.Decoder_16_1
Compiling module xil_defaultlib.SequenceCounter
Compiling module xil_defaultlib.Decoder_8_1
Compiling module xil_defaultlib.HardwiredControlUnit
Compiling module xil_defaultlib.HardwiredControlUnitTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot HardwiredControlUnitTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HardwiredControlUnitTest_behav -key {Behavioral:sim_1:Functional:HardwiredControlUnitTest} -tclbatch {HardwiredControlUnitTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source HardwiredControlUnitTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file RAM.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HardwiredControlUnitTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 853.109 ; gain = 1.457
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: Too many words specified in data file RAM.mem
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HardwiredControlUnitTest_behav -key {Behavioral:sim_1:Functional:HardwiredControlUnitTest} -tclbatch {HardwiredControlUnitTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source HardwiredControlUnitTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file RAM.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HardwiredControlUnitTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 857.121 ; gain = 1.570
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: Too many words specified in data file RAM.mem
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HardwiredControlUnitTest_behav -key {Behavioral:sim_1:Functional:HardwiredControlUnitTest} -tclbatch {HardwiredControlUnitTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source HardwiredControlUnitTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file RAM.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HardwiredControlUnitTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 859.398 ; gain = 1.402
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: Too many words specified in data file RAM.mem
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 23 22:58:19 2022...
