// Seed: 3386389493
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1'b0;
  assign id_1 = 1;
  wire id_2;
  assign id_1 = 1;
  assign id_2 = id_2;
  wire id_4;
  assign module_1.id_2 = 0;
  assign id_3 = 1 == id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  tri id_3 = 1;
  module_0 modCall_1 (id_3);
  always @(posedge id_2) for (id_1 = 1; id_2; id_1 = id_3) id_3 = id_2;
endmodule
