Source Block: oh/src/mio/hdl/mrx_io.v@40:50@HdlStmAssign
   //########################################

   assign dmode8   = (iowidth[1:0]==2'b00);
   assign dmode16  = (iowidth[1:0]==2'b01);
   assign dmode32  = (iowidth[1:0]==2'b10);
   assign dmode64  = (iowidth[1:0]==2'b11);

   //Keep track of valid bytes in shift register
   always @ (posedge rx_clk or negedge io_nreset)
     if(!io_nreset)
       io_valid_reg[7:0] <= 8'b0;

Diff Content:
+ 45    assign valid_input[7:0] = dmode8  ? 8'b00000001 :
+ 45 			     dmode16 ? 8'b00000011 :
+ 45 			     dmode32 ? 8'b00001111 :
+ 45                                        8'b11111111;
+ 45    assign valid_next[7:0] = dmode8  ? {io_valid[6:0],1'b1}     :
+ 45 			    dmode16 ? {io_valid[5:0],2'b11}    :
+ 45                             dmode32 ? {io_valid[3:0],4'b1111} :
+ 45 			               8'b11111111;

Clone Blocks:
Clone Blocks 1:
oh/src/mio/hdl/mrx_io.v@38:48
   //########################################
   //# STATE MACHINE
   //########################################

   assign dmode8   = (iowidth[1:0]==2'b00);
   assign dmode16  = (iowidth[1:0]==2'b01);
   assign dmode32  = (iowidth[1:0]==2'b10);
   assign dmode64  = (iowidth[1:0]==2'b11);

   //Keep track of valid bytes in shift register
   always @ (posedge rx_clk or negedge io_nreset)

Clone Blocks 2:
oh/src/mio/hdl/mtx_io.v@35:45
   
   //########################################
   //# STATE MACHINE
   //########################################   

   assign dmode8   = (iowidth[1:0]==2'b00);
   assign dmode16  = (iowidth[1:0]==2'b01);
   assign dmode32  = (iowidth[1:0]==2'b10);
   assign dmode64  = (iowidth[1:0]==2'b11);

   assign io_valid_next[7:0] = dmode8  ? {1'b0,io_valid_reg[7:1]} :

Clone Blocks 3:
oh/src/mio/hdl/mtx_io.v@36:46
   //########################################
   //# STATE MACHINE
   //########################################   

   assign dmode8   = (iowidth[1:0]==2'b00);
   assign dmode16  = (iowidth[1:0]==2'b01);
   assign dmode32  = (iowidth[1:0]==2'b10);
   assign dmode64  = (iowidth[1:0]==2'b11);

   assign io_valid_next[7:0] = dmode8  ? {1'b0,io_valid_reg[7:1]} :
			       dmode16 ? {2'b0,io_valid_reg[7:2]} :

Clone Blocks 4:
oh/src/mio/hdl/mrx_io.v@39:49
   //# STATE MACHINE
   //########################################

   assign dmode8   = (iowidth[1:0]==2'b00);
   assign dmode16  = (iowidth[1:0]==2'b01);
   assign dmode32  = (iowidth[1:0]==2'b10);
   assign dmode64  = (iowidth[1:0]==2'b11);

   //Keep track of valid bytes in shift register
   always @ (posedge rx_clk or negedge io_nreset)
     if(!io_nreset)

