#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 28 10:18:41 2022
# Process ID: 9068
# Current directory: C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8396 C:\Users\Rodrigo Herrera\OneDrive\Escritorio\Laboratorio RAM\Laboratorio RAM.xpr
# Log file: C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/vivado.log
# Journal file: C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/hp/Documents/GitHub/IMT123_Labs/Laboratorio RAM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Lab13' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Lab13_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Module_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/flipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flipflop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/not_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'not_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'or_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/reloj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reloj'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.srcs/sim_1/new/TB_Lab13.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_Lab13'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9417730ea63d47cdb4b763e167be92c7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Lab13_behav xil_defaultlib.TB_Lab13 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.reloj [reloj_default]
Compiling architecture behavioral of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.not_gate [not_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.flipflop [flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.Module_register [module_register_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_lab13
Built simulation snapshot TB_Lab13_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Lab13_behav -key {Behavioral:sim_1:Functional:TB_Lab13} -tclbatch {TB_Lab13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB_Lab13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Lab13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Lab13' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Lab13_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.srcs/sim_1/new/TB_Lab13.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_Lab13'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9417730ea63d47cdb4b763e167be92c7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Lab13_behav xil_defaultlib.TB_Lab13 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.reloj [reloj_default]
Compiling architecture behavioral of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.not_gate [not_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.flipflop [flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.Module_register [module_register_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_lab13
Built simulation snapshot TB_Lab13_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Lab13_behav -key {Behavioral:sim_1:Functional:TB_Lab13} -tclbatch {TB_Lab13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB_Lab13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Lab13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Lab13' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Lab13_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.srcs/sources_1/new/Module_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Module_register'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9417730ea63d47cdb4b763e167be92c7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Lab13_behav xil_defaultlib.TB_Lab13 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.reloj [reloj_default]
Compiling architecture behavioral of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.not_gate [not_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.flipflop [flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.Module_register [module_register_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_lab13
Built simulation snapshot TB_Lab13_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Lab13_behav -key {Behavioral:sim_1:Functional:TB_Lab13} -tclbatch {TB_Lab13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB_Lab13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Lab13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 799.758 ; gain = 0.898
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Lab13' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Lab13_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.srcs/sim_1/new/TB_Lab13.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_Lab13'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9417730ea63d47cdb4b763e167be92c7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Lab13_behav xil_defaultlib.TB_Lab13 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.reloj [reloj_default]
Compiling architecture behavioral of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.not_gate [not_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.flipflop [flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.Module_register [module_register_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_lab13
Built simulation snapshot TB_Lab13_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Escritorio/Laboratorio RAM/Laboratorio RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Lab13_behav -key {Behavioral:sim_1:Functional:TB_Lab13} -tclbatch {TB_Lab13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB_Lab13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Lab13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 11:22:31 2022...
