// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TLXbar(
  input         clock,
                reset,
                auto_in_4_a_valid,
  input  [2:0]  auto_in_4_a_bits_opcode,
                auto_in_4_a_bits_param,
  input  [3:0]  auto_in_4_a_bits_size,
  input         auto_in_4_a_bits_source,
  input  [31:0] auto_in_4_a_bits_address,
  input  [7:0]  auto_in_4_a_bits_mask,
  input  [63:0] auto_in_4_a_bits_data,
  input         auto_in_4_a_bits_corrupt,
                auto_in_4_d_ready,
                auto_in_3_a_valid,
  input  [2:0]  auto_in_3_a_bits_opcode,
                auto_in_3_a_bits_param,
  input  [3:0]  auto_in_3_a_bits_size,
  input         auto_in_3_a_bits_source,
  input  [31:0] auto_in_3_a_bits_address,
  input  [7:0]  auto_in_3_a_bits_mask,
  input  [63:0] auto_in_3_a_bits_data,
  input         auto_in_3_a_bits_corrupt,
                auto_in_3_d_ready,
                auto_in_2_a_valid,
  input  [2:0]  auto_in_2_a_bits_opcode,
                auto_in_2_a_bits_param,
  input  [3:0]  auto_in_2_a_bits_size,
  input         auto_in_2_a_bits_source,
  input  [31:0] auto_in_2_a_bits_address,
  input  [7:0]  auto_in_2_a_bits_mask,
  input  [63:0] auto_in_2_a_bits_data,
  input         auto_in_2_a_bits_corrupt,
                auto_in_2_d_ready,
                auto_in_1_a_valid,
  input  [2:0]  auto_in_1_a_bits_opcode,
                auto_in_1_a_bits_param,
  input  [3:0]  auto_in_1_a_bits_size,
  input         auto_in_1_a_bits_source,
  input  [31:0] auto_in_1_a_bits_address,
  input  [7:0]  auto_in_1_a_bits_mask,
  input  [63:0] auto_in_1_a_bits_data,
  input         auto_in_1_a_bits_corrupt,
                auto_in_1_d_ready,
                auto_in_0_a_valid,
  input  [2:0]  auto_in_0_a_bits_opcode,
                auto_in_0_a_bits_param,
  input  [3:0]  auto_in_0_a_bits_size,
                auto_in_0_a_bits_source,
  input  [31:0] auto_in_0_a_bits_address,
  input  [7:0]  auto_in_0_a_bits_mask,
  input  [63:0] auto_in_0_a_bits_data,
  input         auto_in_0_a_bits_corrupt,
                auto_in_0_d_ready,
                auto_out_2_a_ready,
                auto_out_2_d_valid,
  input  [2:0]  auto_out_2_d_bits_opcode,
                auto_out_2_d_bits_size,
  input  [4:0]  auto_out_2_d_bits_source,
  input  [63:0] auto_out_2_d_bits_data,
  input         auto_out_1_a_ready,
                auto_out_1_d_valid,
  input  [2:0]  auto_out_1_d_bits_opcode,
  input  [1:0]  auto_out_1_d_bits_param,
  input  [2:0]  auto_out_1_d_bits_size,
  input  [4:0]  auto_out_1_d_bits_source,
  input  [1:0]  auto_out_1_d_bits_sink,
  input         auto_out_1_d_bits_denied,
  input  [63:0] auto_out_1_d_bits_data,
  input         auto_out_1_d_bits_corrupt,
                auto_out_0_a_ready,
                auto_out_0_d_valid,
  input  [2:0]  auto_out_0_d_bits_opcode,
  input  [1:0]  auto_out_0_d_bits_param,
  input  [3:0]  auto_out_0_d_bits_size,
  input  [4:0]  auto_out_0_d_bits_source,
  input         auto_out_0_d_bits_sink,
                auto_out_0_d_bits_denied,
  input  [63:0] auto_out_0_d_bits_data,
  input         auto_out_0_d_bits_corrupt,
  output        auto_in_4_a_ready,
                auto_in_4_d_valid,
  output [2:0]  auto_in_4_d_bits_opcode,
  output [1:0]  auto_in_4_d_bits_param,
  output [3:0]  auto_in_4_d_bits_size,
  output        auto_in_4_d_bits_source,
  output [1:0]  auto_in_4_d_bits_sink,
  output        auto_in_4_d_bits_denied,
  output [63:0] auto_in_4_d_bits_data,
  output        auto_in_4_d_bits_corrupt,
                auto_in_3_a_ready,
                auto_in_3_d_valid,
  output [2:0]  auto_in_3_d_bits_opcode,
  output [1:0]  auto_in_3_d_bits_param,
  output [3:0]  auto_in_3_d_bits_size,
  output        auto_in_3_d_bits_source,
  output [1:0]  auto_in_3_d_bits_sink,
  output        auto_in_3_d_bits_denied,
  output [63:0] auto_in_3_d_bits_data,
  output        auto_in_3_d_bits_corrupt,
                auto_in_2_a_ready,
                auto_in_2_d_valid,
  output [2:0]  auto_in_2_d_bits_opcode,
  output [1:0]  auto_in_2_d_bits_param,
  output [3:0]  auto_in_2_d_bits_size,
  output        auto_in_2_d_bits_source,
  output [1:0]  auto_in_2_d_bits_sink,
  output        auto_in_2_d_bits_denied,
  output [63:0] auto_in_2_d_bits_data,
  output        auto_in_2_d_bits_corrupt,
                auto_in_1_a_ready,
                auto_in_1_d_valid,
  output [2:0]  auto_in_1_d_bits_opcode,
  output [1:0]  auto_in_1_d_bits_param,
  output [3:0]  auto_in_1_d_bits_size,
  output        auto_in_1_d_bits_source,
  output [1:0]  auto_in_1_d_bits_sink,
  output        auto_in_1_d_bits_denied,
  output [63:0] auto_in_1_d_bits_data,
  output        auto_in_1_d_bits_corrupt,
                auto_in_0_a_ready,
                auto_in_0_d_valid,
  output [2:0]  auto_in_0_d_bits_opcode,
  output [1:0]  auto_in_0_d_bits_param,
  output [3:0]  auto_in_0_d_bits_size,
                auto_in_0_d_bits_source,
  output [1:0]  auto_in_0_d_bits_sink,
  output        auto_in_0_d_bits_denied,
  output [63:0] auto_in_0_d_bits_data,
  output        auto_in_0_d_bits_corrupt,
                auto_out_2_a_valid,
  output [2:0]  auto_out_2_a_bits_opcode,
                auto_out_2_a_bits_size,
  output [4:0]  auto_out_2_a_bits_source,
  output [31:0] auto_out_2_a_bits_address,
  output [7:0]  auto_out_2_a_bits_mask,
  output [63:0] auto_out_2_a_bits_data,
  output        auto_out_2_d_ready,
                auto_out_1_a_valid,
  output [2:0]  auto_out_1_a_bits_opcode,
                auto_out_1_a_bits_param,
                auto_out_1_a_bits_size,
  output [4:0]  auto_out_1_a_bits_source,
  output [30:0] auto_out_1_a_bits_address,
  output [7:0]  auto_out_1_a_bits_mask,
  output [63:0] auto_out_1_a_bits_data,
  output        auto_out_1_d_ready,
                auto_out_0_a_valid,
  output [2:0]  auto_out_0_a_bits_opcode,
                auto_out_0_a_bits_param,
  output [3:0]  auto_out_0_a_bits_size,
  output [4:0]  auto_out_0_a_bits_source,
  output [30:0] auto_out_0_a_bits_address,
  output [7:0]  auto_out_0_a_bits_mask,
  output [63:0] auto_out_0_a_bits_data,
  output        auto_out_0_a_bits_corrupt,
                auto_out_0_d_ready
);

  wire        allowed_7_2;	// @[Arbiter.scala:122:24]
  wire        allowed_7_1;	// @[Arbiter.scala:122:24]
  wire        allowed_7_0;	// @[Arbiter.scala:122:24]
  wire        allowed_6_2;	// @[Arbiter.scala:122:24]
  wire        allowed_6_1;	// @[Arbiter.scala:122:24]
  wire        allowed_6_0;	// @[Arbiter.scala:122:24]
  wire        allowed_5_2;	// @[Arbiter.scala:122:24]
  wire        allowed_5_1;	// @[Arbiter.scala:122:24]
  wire        allowed_5_0;	// @[Arbiter.scala:122:24]
  wire        allowed_4_2;	// @[Arbiter.scala:122:24]
  wire        allowed_4_1;	// @[Arbiter.scala:122:24]
  wire        allowed_4_0;	// @[Arbiter.scala:122:24]
  wire        allowed_3_2;	// @[Arbiter.scala:122:24]
  wire        allowed_3_1;	// @[Arbiter.scala:122:24]
  wire        allowed_3_0;	// @[Arbiter.scala:122:24]
  wire        allowed_2_4;	// @[Arbiter.scala:122:24]
  wire        allowed_2_3;	// @[Arbiter.scala:122:24]
  wire        allowed_2_2;	// @[Arbiter.scala:122:24]
  wire        allowed_2_1;	// @[Arbiter.scala:122:24]
  wire        allowed_2_0;	// @[Arbiter.scala:122:24]
  wire        allowed_1_4;	// @[Arbiter.scala:122:24]
  wire        allowed_1_3;	// @[Arbiter.scala:122:24]
  wire        allowed_1_2;	// @[Arbiter.scala:122:24]
  wire        allowed_1_1;	// @[Arbiter.scala:122:24]
  wire        allowed_1_0;	// @[Arbiter.scala:122:24]
  wire        allowed_4;	// @[Arbiter.scala:122:24]
  wire        allowed_3;	// @[Arbiter.scala:122:24]
  wire        allowed_2;	// @[Arbiter.scala:122:24]
  wire        allowed_1;	// @[Arbiter.scala:122:24]
  wire        allowed_0;	// @[Arbiter.scala:122:24]
  wire [4:0]  portsAOI_filtered_2_bits_source = {1'h0, auto_in_0_a_bits_source};	// @[Xbar.scala:240:29]
  wire [4:0]  portsAOI_filtered_1_2_bits_source = {4'hB, auto_in_1_a_bits_source};	// @[Parameters.scala:54:32, Xbar.scala:240:55]
  wire [4:0]  portsAOI_filtered_2_2_bits_source = {4'hA, auto_in_2_a_bits_source};	// @[Parameters.scala:54:32, Xbar.scala:240:55]
  wire [4:0]  portsAOI_filtered_3_2_bits_source = {4'h9, auto_in_3_a_bits_source};	// @[Parameters.scala:54:32, Xbar.scala:240:55]
  wire [4:0]  portsAOI_filtered_4_2_bits_source = {4'h8, auto_in_4_a_bits_source};	// @[Parameters.scala:54:32, Xbar.scala:240:55]
  wire [1:0]  out_33_bits_sink = {1'h0, auto_out_0_d_bits_sink};	// @[Xbar.scala:326:28]
  wire [3:0]  out_34_bits_size = {1'h0, auto_out_1_d_bits_size};	// @[BundleMap.scala:247:19]
  wire [3:0]  out_35_bits_size = {1'h0, auto_out_2_d_bits_size};	// @[BundleMap.scala:247:19]
  wire        requestAIO_0_0 = {auto_in_0_a_bits_address[31:30], auto_in_0_a_bits_address[28], auto_in_0_a_bits_address[26], auto_in_0_a_bits_address[20]} == 5'h0 | {auto_in_0_a_bits_address[31:30], auto_in_0_a_bits_address[28], auto_in_0_a_bits_address[26], auto_in_0_a_bits_address[20], auto_in_0_a_bits_address[14]} == 6'h0 | {auto_in_0_a_bits_address[31], auto_in_0_a_bits_address[28], auto_in_0_a_bits_address[26], auto_in_0_a_bits_address[20], auto_in_0_a_bits_address[14:13] ^ 2'h2} == 6'h0 | {auto_in_0_a_bits_address[31:30], auto_in_0_a_bits_address[28], auto_in_0_a_bits_address[26], ~(auto_in_0_a_bits_address[20]), auto_in_0_a_bits_address[14:13]} == 7'h0 | {auto_in_0_a_bits_address[31:30], auto_in_0_a_bits_address[28], ~(auto_in_0_a_bits_address[26])} == 4'h0 | {auto_in_0_a_bits_address[31:30] ^ 2'h1, auto_in_0_a_bits_address[28], auto_in_0_a_bits_address[20], auto_in_0_a_bits_address[14]} == 5'h0;	// @[Arbiter.scala:113:44, Bundles.scala:259:74, Parameters.scala:137:{31,45,65}, Xbar.scala:265:23, :366:92]
  wire [3:0]  _GEN = auto_in_0_a_bits_address[31:28] ^ 4'h5;	// @[Parameters.scala:137:31]
  wire        requestAIO_0_1 = {_GEN[3:2], _GEN[0], auto_in_0_a_bits_address[26], auto_in_0_a_bits_address[20]} == 5'h0;	// @[Parameters.scala:137:{31,45,65}, Xbar.scala:265:23]
  wire        requestAIO_0_2 = {auto_in_0_a_bits_address[31:30] ^ 2'h2, auto_in_0_a_bits_address[28], auto_in_0_a_bits_address[26], auto_in_0_a_bits_address[20], auto_in_0_a_bits_address[14]} == 6'h0;	// @[Arbiter.scala:113:44, Parameters.scala:137:{31,45,65}]
  wire        requestAIO_1_0 = {auto_in_1_a_bits_address[31:30], auto_in_1_a_bits_address[28], auto_in_1_a_bits_address[26], auto_in_1_a_bits_address[20]} == 5'h0 | {auto_in_1_a_bits_address[31:30], auto_in_1_a_bits_address[28], auto_in_1_a_bits_address[26], auto_in_1_a_bits_address[20], auto_in_1_a_bits_address[14]} == 6'h0 | {auto_in_1_a_bits_address[31], auto_in_1_a_bits_address[28], auto_in_1_a_bits_address[26], auto_in_1_a_bits_address[20], auto_in_1_a_bits_address[14:13] ^ 2'h2} == 6'h0 | {auto_in_1_a_bits_address[31:30], auto_in_1_a_bits_address[28], auto_in_1_a_bits_address[26], ~(auto_in_1_a_bits_address[20]), auto_in_1_a_bits_address[14:13]} == 7'h0 | {auto_in_1_a_bits_address[31:30], auto_in_1_a_bits_address[28], ~(auto_in_1_a_bits_address[26])} == 4'h0 | {auto_in_1_a_bits_address[31:30] ^ 2'h1, auto_in_1_a_bits_address[28], auto_in_1_a_bits_address[20], auto_in_1_a_bits_address[14]} == 5'h0;	// @[Arbiter.scala:113:44, Bundles.scala:259:74, Parameters.scala:137:{31,45,65}, Xbar.scala:265:23, :366:92]
  wire [3:0]  _GEN_0 = auto_in_1_a_bits_address[31:28] ^ 4'h5;	// @[Parameters.scala:137:31]
  wire        requestAIO_1_1 = {_GEN_0[3:2], _GEN_0[0], auto_in_1_a_bits_address[26], auto_in_1_a_bits_address[20]} == 5'h0;	// @[Parameters.scala:137:{31,45,65}, Xbar.scala:265:23]
  wire        requestAIO_1_2 = {auto_in_1_a_bits_address[31:30] ^ 2'h2, auto_in_1_a_bits_address[28], auto_in_1_a_bits_address[26], auto_in_1_a_bits_address[20], auto_in_1_a_bits_address[14]} == 6'h0;	// @[Arbiter.scala:113:44, Parameters.scala:137:{31,45,65}]
  wire        requestAIO_2_0 = {auto_in_2_a_bits_address[31:30], auto_in_2_a_bits_address[28], auto_in_2_a_bits_address[26], auto_in_2_a_bits_address[20]} == 5'h0 | {auto_in_2_a_bits_address[31:30], auto_in_2_a_bits_address[28], auto_in_2_a_bits_address[26], auto_in_2_a_bits_address[20], auto_in_2_a_bits_address[14]} == 6'h0 | {auto_in_2_a_bits_address[31], auto_in_2_a_bits_address[28], auto_in_2_a_bits_address[26], auto_in_2_a_bits_address[20], auto_in_2_a_bits_address[14:13] ^ 2'h2} == 6'h0 | {auto_in_2_a_bits_address[31:30], auto_in_2_a_bits_address[28], auto_in_2_a_bits_address[26], ~(auto_in_2_a_bits_address[20]), auto_in_2_a_bits_address[14:13]} == 7'h0 | {auto_in_2_a_bits_address[31:30], auto_in_2_a_bits_address[28], ~(auto_in_2_a_bits_address[26])} == 4'h0 | {auto_in_2_a_bits_address[31:30] ^ 2'h1, auto_in_2_a_bits_address[28], auto_in_2_a_bits_address[20], auto_in_2_a_bits_address[14]} == 5'h0;	// @[Arbiter.scala:113:44, Bundles.scala:259:74, Parameters.scala:137:{31,45,65}, Xbar.scala:265:23, :366:92]
  wire [3:0]  _GEN_1 = auto_in_2_a_bits_address[31:28] ^ 4'h5;	// @[Parameters.scala:137:31]
  wire        requestAIO_2_1 = {_GEN_1[3:2], _GEN_1[0], auto_in_2_a_bits_address[26], auto_in_2_a_bits_address[20]} == 5'h0;	// @[Parameters.scala:137:{31,45,65}, Xbar.scala:265:23]
  wire        requestAIO_2_2 = {auto_in_2_a_bits_address[31:30] ^ 2'h2, auto_in_2_a_bits_address[28], auto_in_2_a_bits_address[26], auto_in_2_a_bits_address[20], auto_in_2_a_bits_address[14]} == 6'h0;	// @[Arbiter.scala:113:44, Parameters.scala:137:{31,45,65}]
  wire        requestAIO_3_0 = {auto_in_3_a_bits_address[31:30], auto_in_3_a_bits_address[28], auto_in_3_a_bits_address[26], auto_in_3_a_bits_address[20]} == 5'h0 | {auto_in_3_a_bits_address[31:30], auto_in_3_a_bits_address[28], auto_in_3_a_bits_address[26], auto_in_3_a_bits_address[20], auto_in_3_a_bits_address[14]} == 6'h0 | {auto_in_3_a_bits_address[31], auto_in_3_a_bits_address[28], auto_in_3_a_bits_address[26], auto_in_3_a_bits_address[20], auto_in_3_a_bits_address[14:13] ^ 2'h2} == 6'h0 | {auto_in_3_a_bits_address[31:30], auto_in_3_a_bits_address[28], auto_in_3_a_bits_address[26], ~(auto_in_3_a_bits_address[20]), auto_in_3_a_bits_address[14:13]} == 7'h0 | {auto_in_3_a_bits_address[31:30], auto_in_3_a_bits_address[28], ~(auto_in_3_a_bits_address[26])} == 4'h0 | {auto_in_3_a_bits_address[31:30] ^ 2'h1, auto_in_3_a_bits_address[28], auto_in_3_a_bits_address[20], auto_in_3_a_bits_address[14]} == 5'h0;	// @[Arbiter.scala:113:44, Bundles.scala:259:74, Parameters.scala:137:{31,45,65}, Xbar.scala:265:23, :366:92]
  wire [3:0]  _GEN_2 = auto_in_3_a_bits_address[31:28] ^ 4'h5;	// @[Parameters.scala:137:31]
  wire        requestAIO_3_1 = {_GEN_2[3:2], _GEN_2[0], auto_in_3_a_bits_address[26], auto_in_3_a_bits_address[20]} == 5'h0;	// @[Parameters.scala:137:{31,45,65}, Xbar.scala:265:23]
  wire        requestAIO_3_2 = {auto_in_3_a_bits_address[31:30] ^ 2'h2, auto_in_3_a_bits_address[28], auto_in_3_a_bits_address[26], auto_in_3_a_bits_address[20], auto_in_3_a_bits_address[14]} == 6'h0;	// @[Arbiter.scala:113:44, Parameters.scala:137:{31,45,65}]
  wire        requestAIO_4_0 = {auto_in_4_a_bits_address[31:30], auto_in_4_a_bits_address[28], auto_in_4_a_bits_address[26], auto_in_4_a_bits_address[20]} == 5'h0 | {auto_in_4_a_bits_address[31:30], auto_in_4_a_bits_address[28], auto_in_4_a_bits_address[26], auto_in_4_a_bits_address[20], auto_in_4_a_bits_address[14]} == 6'h0 | {auto_in_4_a_bits_address[31], auto_in_4_a_bits_address[28], auto_in_4_a_bits_address[26], auto_in_4_a_bits_address[20], auto_in_4_a_bits_address[14:13] ^ 2'h2} == 6'h0 | {auto_in_4_a_bits_address[31:30], auto_in_4_a_bits_address[28], auto_in_4_a_bits_address[26], ~(auto_in_4_a_bits_address[20]), auto_in_4_a_bits_address[14:13]} == 7'h0 | {auto_in_4_a_bits_address[31:30], auto_in_4_a_bits_address[28], ~(auto_in_4_a_bits_address[26])} == 4'h0 | {auto_in_4_a_bits_address[31:30] ^ 2'h1, auto_in_4_a_bits_address[28], auto_in_4_a_bits_address[20], auto_in_4_a_bits_address[14]} == 5'h0;	// @[Arbiter.scala:113:44, Bundles.scala:259:74, Parameters.scala:137:{31,45,65}, Xbar.scala:265:23, :366:92]
  wire [3:0]  _GEN_3 = auto_in_4_a_bits_address[31:28] ^ 4'h5;	// @[Parameters.scala:137:31]
  wire        requestAIO_4_1 = {_GEN_3[3:2], _GEN_3[0], auto_in_4_a_bits_address[26], auto_in_4_a_bits_address[20]} == 5'h0;	// @[Parameters.scala:137:{31,45,65}, Xbar.scala:265:23]
  wire        requestAIO_4_2 = {auto_in_4_a_bits_address[31:30] ^ 2'h2, auto_in_4_a_bits_address[28], auto_in_4_a_bits_address[26], auto_in_4_a_bits_address[20], auto_in_4_a_bits_address[14]} == 6'h0;	// @[Arbiter.scala:113:44, Parameters.scala:137:{31,45,65}]
  wire        requestDOI_0_1 = auto_out_0_d_bits_source[4:1] == 4'hB;	// @[Parameters.scala:54:{10,32}]
  wire        requestDOI_0_2 = auto_out_0_d_bits_source[4:1] == 4'hA;	// @[Parameters.scala:54:{10,32}]
  wire        requestDOI_0_3 = auto_out_0_d_bits_source[4:1] == 4'h9;	// @[Parameters.scala:54:{10,32}]
  wire        requestDOI_0_4 = auto_out_0_d_bits_source[4:1] == 4'h8;	// @[Parameters.scala:54:{10,32}]
  wire        requestDOI_1_1 = auto_out_1_d_bits_source[4:1] == 4'hB;	// @[Parameters.scala:54:{10,32}]
  wire        requestDOI_1_2 = auto_out_1_d_bits_source[4:1] == 4'hA;	// @[Parameters.scala:54:{10,32}]
  wire        requestDOI_1_3 = auto_out_1_d_bits_source[4:1] == 4'h9;	// @[Parameters.scala:54:{10,32}]
  wire        requestDOI_1_4 = auto_out_1_d_bits_source[4:1] == 4'h8;	// @[Parameters.scala:54:{10,32}]
  wire        requestDOI_2_1 = auto_out_2_d_bits_source[4:1] == 4'hB;	// @[Parameters.scala:54:{10,32}]
  wire        requestDOI_2_2 = auto_out_2_d_bits_source[4:1] == 4'hA;	// @[Parameters.scala:54:{10,32}]
  wire        requestDOI_2_3 = auto_out_2_d_bits_source[4:1] == 4'h9;	// @[Parameters.scala:54:{10,32}]
  wire        requestDOI_2_4 = auto_out_2_d_bits_source[4:1] == 4'h8;	// @[Parameters.scala:54:{10,32}]
  wire        portsAOI_filtered_0_earlyValid = auto_in_0_a_valid & requestAIO_0_0;	// @[Xbar.scala:366:92, :431:50]
  wire        portsAOI_filtered_1_earlyValid = auto_in_0_a_valid & requestAIO_0_1;	// @[Parameters.scala:137:65, Xbar.scala:431:50]
  wire        portsAOI_filtered_2_earlyValid = auto_in_0_a_valid & requestAIO_0_2;	// @[Parameters.scala:137:65, Xbar.scala:431:50]
  wire        portsAOI_filtered_1_0_earlyValid = auto_in_1_a_valid & requestAIO_1_0;	// @[Xbar.scala:366:92, :431:50]
  wire        portsAOI_filtered_1_1_earlyValid = auto_in_1_a_valid & requestAIO_1_1;	// @[Parameters.scala:137:65, Xbar.scala:431:50]
  wire        portsAOI_filtered_1_2_earlyValid = auto_in_1_a_valid & requestAIO_1_2;	// @[Parameters.scala:137:65, Xbar.scala:431:50]
  wire        portsAOI_filtered_2_0_earlyValid = auto_in_2_a_valid & requestAIO_2_0;	// @[Xbar.scala:366:92, :431:50]
  wire        portsAOI_filtered_2_1_earlyValid = auto_in_2_a_valid & requestAIO_2_1;	// @[Parameters.scala:137:65, Xbar.scala:431:50]
  wire        portsAOI_filtered_2_2_earlyValid = auto_in_2_a_valid & requestAIO_2_2;	// @[Parameters.scala:137:65, Xbar.scala:431:50]
  wire        portsAOI_filtered_3_0_earlyValid = auto_in_3_a_valid & requestAIO_3_0;	// @[Xbar.scala:366:92, :431:50]
  wire        portsAOI_filtered_3_1_earlyValid = auto_in_3_a_valid & requestAIO_3_1;	// @[Parameters.scala:137:65, Xbar.scala:431:50]
  wire        portsAOI_filtered_3_2_earlyValid = auto_in_3_a_valid & requestAIO_3_2;	// @[Parameters.scala:137:65, Xbar.scala:431:50]
  wire        portsAOI_filtered_4_0_earlyValid = auto_in_4_a_valid & requestAIO_4_0;	// @[Xbar.scala:366:92, :431:50]
  wire        portsAOI_filtered_4_1_earlyValid = auto_in_4_a_valid & requestAIO_4_1;	// @[Parameters.scala:137:65, Xbar.scala:431:50]
  wire        portsAOI_filtered_4_2_earlyValid = auto_in_4_a_valid & requestAIO_4_2;	// @[Parameters.scala:137:65, Xbar.scala:431:50]
  wire        out_13_earlyValid = auto_out_0_d_valid & ~(auto_out_0_d_bits_source[4]);	// @[Parameters.scala:54:{10,32}, Xbar.scala:182:40]
  wire        out_18_earlyValid = auto_out_0_d_valid & requestDOI_0_1;	// @[Parameters.scala:54:32, Xbar.scala:182:40]
  wire        out_23_earlyValid = auto_out_0_d_valid & requestDOI_0_2;	// @[Parameters.scala:54:32, Xbar.scala:182:40]
  wire        out_28_earlyValid = auto_out_0_d_valid & requestDOI_0_3;	// @[Parameters.scala:54:32, Xbar.scala:182:40]
  wire        out_33_earlyValid = auto_out_0_d_valid & requestDOI_0_4;	// @[Parameters.scala:54:32, Xbar.scala:182:40]
  wire        out_14_earlyValid = auto_out_1_d_valid & ~(auto_out_1_d_bits_source[4]);	// @[Parameters.scala:54:{10,32}, Xbar.scala:182:40]
  wire        out_19_earlyValid = auto_out_1_d_valid & requestDOI_1_1;	// @[Parameters.scala:54:32, Xbar.scala:182:40]
  wire        out_24_earlyValid = auto_out_1_d_valid & requestDOI_1_2;	// @[Parameters.scala:54:32, Xbar.scala:182:40]
  wire        out_29_earlyValid = auto_out_1_d_valid & requestDOI_1_3;	// @[Parameters.scala:54:32, Xbar.scala:182:40]
  wire        out_34_earlyValid = auto_out_1_d_valid & requestDOI_1_4;	// @[Parameters.scala:54:32, Xbar.scala:182:40]
  wire        out_15_earlyValid = auto_out_2_d_valid & ~(auto_out_2_d_bits_source[4]);	// @[Parameters.scala:54:{10,32}, Xbar.scala:182:40]
  wire        out_20_earlyValid = auto_out_2_d_valid & requestDOI_2_1;	// @[Parameters.scala:54:32, Xbar.scala:182:40]
  wire        out_25_earlyValid = auto_out_2_d_valid & requestDOI_2_2;	// @[Parameters.scala:54:32, Xbar.scala:182:40]
  wire        out_30_earlyValid = auto_out_2_d_valid & requestDOI_2_3;	// @[Parameters.scala:54:32, Xbar.scala:182:40]
  wire        out_35_earlyValid = auto_out_2_d_valid & requestDOI_2_4;	// @[Parameters.scala:54:32, Xbar.scala:182:40]
  reg  [8:0]  beatsLeft;	// @[Arbiter.scala:88:30]
  wire        idle = beatsLeft == 9'h0;	// @[Arbiter.scala:88:30, :89:28, Edges.scala:221:14]
  wire [4:0]  readys_valid = {portsAOI_filtered_4_0_earlyValid, portsAOI_filtered_3_0_earlyValid, portsAOI_filtered_2_0_earlyValid, portsAOI_filtered_1_0_earlyValid, portsAOI_filtered_0_earlyValid};	// @[Cat.scala:33:92, Xbar.scala:431:50]
  reg  [4:0]  readys_mask;	// @[Arbiter.scala:24:23]
  wire [4:0]  _readys_filter_T_1 = readys_valid & ~readys_mask;	// @[Arbiter.scala:24:23, :25:{28,30}, Cat.scala:33:92]
  wire [3:0]  _GEN_4 = _readys_filter_T_1[3:0] | _readys_filter_T_1[4:1];	// @[Arbiter.scala:25:28, package.scala:254:43]
  wire        _GEN_5 = portsAOI_filtered_4_0_earlyValid | _readys_filter_T_1[0];	// @[Arbiter.scala:25:28, Xbar.scala:431:50, package.scala:254:43]
  wire        _GEN_6 = portsAOI_filtered_3_0_earlyValid | portsAOI_filtered_4_0_earlyValid;	// @[Xbar.scala:431:50, package.scala:254:43]
  wire        _GEN_7 = _GEN_4[2] | _readys_filter_T_1[4];	// @[Arbiter.scala:25:28, package.scala:254:43]
  wire [1:0]  _GEN_8 = _GEN_4[1:0] | _GEN_4[3:2];	// @[package.scala:254:43]
  wire [4:0]  readys_readys = ~({readys_mask[4], _readys_filter_T_1[4] | readys_mask[3], _GEN_4[3] | readys_mask[2], _GEN_7 | readys_mask[1], _GEN_8[1] | readys_mask[0]} & {_GEN_8[0] | _readys_filter_T_1[4], _GEN_5 | _GEN_4[1] | _GEN_4[3], _GEN_6 | _GEN_4[0] | _GEN_7, portsAOI_filtered_2_0_earlyValid | portsAOI_filtered_3_0_earlyValid | _GEN_5 | _GEN_8[1], portsAOI_filtered_1_0_earlyValid | portsAOI_filtered_2_0_earlyValid | _GEN_6 | _GEN_8[0]});	// @[Arbiter.scala:24:23, :25:28, :26:58, :27:{18,29,39,48}, Xbar.scala:431:50, package.scala:254:43]
  wire        earlyWinner_0 = readys_readys[0] & portsAOI_filtered_0_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        earlyWinner_1 = readys_readys[1] & portsAOI_filtered_1_0_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        earlyWinner_2 = readys_readys[2] & portsAOI_filtered_2_0_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        earlyWinner_3 = readys_readys[3] & portsAOI_filtered_3_0_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        earlyWinner_4 = readys_readys[4] & portsAOI_filtered_4_0_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        _out_0_a_earlyValid_T = portsAOI_filtered_0_earlyValid | portsAOI_filtered_1_0_earlyValid;	// @[Arbiter.scala:108:36, Xbar.scala:431:50]
  reg         state_0;	// @[Arbiter.scala:117:26]
  reg         state_1;	// @[Arbiter.scala:117:26]
  reg         state_2;	// @[Arbiter.scala:117:26]
  reg         state_3;	// @[Arbiter.scala:117:26]
  reg         state_4;	// @[Arbiter.scala:117:26]
  wire        muxStateEarly_0 = idle ? earlyWinner_0 : state_0;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_1 = idle ? earlyWinner_1 : state_1;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_2 = idle ? earlyWinner_2 : state_2;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_3 = idle ? earlyWinner_3 : state_3;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_4 = idle ? earlyWinner_4 : state_4;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  assign allowed_0 = idle ? readys_readys[0] : state_0;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_1 = idle ? readys_readys[1] : state_1;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_2 = idle ? readys_readys[2] : state_2;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_3 = idle ? readys_readys[3] : state_3;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_4 = idle ? readys_readys[4] : state_4;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  wire        x1_out_1_valid = idle ? _out_0_a_earlyValid_T | portsAOI_filtered_2_0_earlyValid | portsAOI_filtered_3_0_earlyValid | portsAOI_filtered_4_0_earlyValid : state_0 & portsAOI_filtered_0_earlyValid | state_1 & portsAOI_filtered_1_0_earlyValid | state_2 & portsAOI_filtered_2_0_earlyValid | state_3 & portsAOI_filtered_3_0_earlyValid | state_4 & portsAOI_filtered_4_0_earlyValid;	// @[Arbiter.scala:89:28, :108:36, :117:26, :126:{29,56}, Mux.scala:27:73, Xbar.scala:431:50]
  reg  [8:0]  beatsLeft_1;	// @[Arbiter.scala:88:30]
  wire        idle_1 = beatsLeft_1 == 9'h0;	// @[Arbiter.scala:88:30, :89:28, Edges.scala:221:14]
  wire [4:0]  readys_valid_1 = {portsAOI_filtered_4_1_earlyValid, portsAOI_filtered_3_1_earlyValid, portsAOI_filtered_2_1_earlyValid, portsAOI_filtered_1_1_earlyValid, portsAOI_filtered_1_earlyValid};	// @[Cat.scala:33:92, Xbar.scala:431:50]
  reg  [4:0]  readys_mask_1;	// @[Arbiter.scala:24:23]
  wire [4:0]  _readys_filter_T_3 = readys_valid_1 & ~readys_mask_1;	// @[Arbiter.scala:24:23, :25:{28,30}, Cat.scala:33:92]
  wire [3:0]  _GEN_9 = _readys_filter_T_3[3:0] | _readys_filter_T_3[4:1];	// @[Arbiter.scala:25:28, package.scala:254:43]
  wire        _GEN_10 = portsAOI_filtered_4_1_earlyValid | _readys_filter_T_3[0];	// @[Arbiter.scala:25:28, Xbar.scala:431:50, package.scala:254:43]
  wire        _GEN_11 = portsAOI_filtered_3_1_earlyValid | portsAOI_filtered_4_1_earlyValid;	// @[Xbar.scala:431:50, package.scala:254:43]
  wire        _GEN_12 = _GEN_9[2] | _readys_filter_T_3[4];	// @[Arbiter.scala:25:28, package.scala:254:43]
  wire [1:0]  _GEN_13 = _GEN_9[1:0] | _GEN_9[3:2];	// @[package.scala:254:43]
  wire [4:0]  readys_readys_1 = ~({readys_mask_1[4], _readys_filter_T_3[4] | readys_mask_1[3], _GEN_9[3] | readys_mask_1[2], _GEN_12 | readys_mask_1[1], _GEN_13[1] | readys_mask_1[0]} & {_GEN_13[0] | _readys_filter_T_3[4], _GEN_10 | _GEN_9[1] | _GEN_9[3], _GEN_11 | _GEN_9[0] | _GEN_12, portsAOI_filtered_2_1_earlyValid | portsAOI_filtered_3_1_earlyValid | _GEN_10 | _GEN_13[1], portsAOI_filtered_1_1_earlyValid | portsAOI_filtered_2_1_earlyValid | _GEN_11 | _GEN_13[0]});	// @[Arbiter.scala:24:23, :25:28, :26:58, :27:{18,29,39,48}, Xbar.scala:431:50, package.scala:254:43]
  wire        earlyWinner_1_0 = readys_readys_1[0] & portsAOI_filtered_1_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        earlyWinner_1_1 = readys_readys_1[1] & portsAOI_filtered_1_1_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        earlyWinner_1_2 = readys_readys_1[2] & portsAOI_filtered_2_1_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        earlyWinner_1_3 = readys_readys_1[3] & portsAOI_filtered_3_1_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        earlyWinner_1_4 = readys_readys_1[4] & portsAOI_filtered_4_1_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        _out_1_a_earlyValid_T = portsAOI_filtered_1_earlyValid | portsAOI_filtered_1_1_earlyValid;	// @[Arbiter.scala:108:36, Xbar.scala:431:50]
  reg         state_1_0;	// @[Arbiter.scala:117:26]
  reg         state_1_1;	// @[Arbiter.scala:117:26]
  reg         state_1_2;	// @[Arbiter.scala:117:26]
  reg         state_1_3;	// @[Arbiter.scala:117:26]
  reg         state_1_4;	// @[Arbiter.scala:117:26]
  wire        muxStateEarly_1_0 = idle_1 ? earlyWinner_1_0 : state_1_0;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_1_1 = idle_1 ? earlyWinner_1_1 : state_1_1;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_1_2 = idle_1 ? earlyWinner_1_2 : state_1_2;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_1_3 = idle_1 ? earlyWinner_1_3 : state_1_3;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_1_4 = idle_1 ? earlyWinner_1_4 : state_1_4;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  assign allowed_1_0 = idle_1 ? readys_readys_1[0] : state_1_0;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_1_1 = idle_1 ? readys_readys_1[1] : state_1_1;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_1_2 = idle_1 ? readys_readys_1[2] : state_1_2;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_1_3 = idle_1 ? readys_readys_1[3] : state_1_3;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_1_4 = idle_1 ? readys_readys_1[4] : state_1_4;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  wire        bundleOut_1_out_1_valid = idle_1 ? _out_1_a_earlyValid_T | portsAOI_filtered_2_1_earlyValid | portsAOI_filtered_3_1_earlyValid | portsAOI_filtered_4_1_earlyValid : state_1_0 & portsAOI_filtered_1_earlyValid | state_1_1 & portsAOI_filtered_1_1_earlyValid | state_1_2 & portsAOI_filtered_2_1_earlyValid | state_1_3 & portsAOI_filtered_3_1_earlyValid | state_1_4 & portsAOI_filtered_4_1_earlyValid;	// @[Arbiter.scala:89:28, :108:36, :117:26, :126:{29,56}, Mux.scala:27:73, Xbar.scala:431:50]
  reg  [8:0]  beatsLeft_2;	// @[Arbiter.scala:88:30]
  wire        idle_2 = beatsLeft_2 == 9'h0;	// @[Arbiter.scala:88:30, :89:28, Edges.scala:221:14]
  wire [4:0]  readys_valid_2 = {portsAOI_filtered_4_2_earlyValid, portsAOI_filtered_3_2_earlyValid, portsAOI_filtered_2_2_earlyValid, portsAOI_filtered_1_2_earlyValid, portsAOI_filtered_2_earlyValid};	// @[Cat.scala:33:92, Xbar.scala:431:50]
  reg  [4:0]  readys_mask_2;	// @[Arbiter.scala:24:23]
  wire [4:0]  _readys_filter_T_5 = readys_valid_2 & ~readys_mask_2;	// @[Arbiter.scala:24:23, :25:{28,30}, Cat.scala:33:92]
  wire [3:0]  _GEN_14 = _readys_filter_T_5[3:0] | _readys_filter_T_5[4:1];	// @[Arbiter.scala:25:28, package.scala:254:43]
  wire        _GEN_15 = portsAOI_filtered_4_2_earlyValid | _readys_filter_T_5[0];	// @[Arbiter.scala:25:28, Xbar.scala:431:50, package.scala:254:43]
  wire        _GEN_16 = portsAOI_filtered_3_2_earlyValid | portsAOI_filtered_4_2_earlyValid;	// @[Xbar.scala:431:50, package.scala:254:43]
  wire        _GEN_17 = _GEN_14[2] | _readys_filter_T_5[4];	// @[Arbiter.scala:25:28, package.scala:254:43]
  wire [1:0]  _GEN_18 = _GEN_14[1:0] | _GEN_14[3:2];	// @[package.scala:254:43]
  wire [4:0]  readys_readys_2 = ~({readys_mask_2[4], _readys_filter_T_5[4] | readys_mask_2[3], _GEN_14[3] | readys_mask_2[2], _GEN_17 | readys_mask_2[1], _GEN_18[1] | readys_mask_2[0]} & {_GEN_18[0] | _readys_filter_T_5[4], _GEN_15 | _GEN_14[1] | _GEN_14[3], _GEN_16 | _GEN_14[0] | _GEN_17, portsAOI_filtered_2_2_earlyValid | portsAOI_filtered_3_2_earlyValid | _GEN_15 | _GEN_18[1], portsAOI_filtered_1_2_earlyValid | portsAOI_filtered_2_2_earlyValid | _GEN_16 | _GEN_18[0]});	// @[Arbiter.scala:24:23, :25:28, :26:58, :27:{18,29,39,48}, Xbar.scala:431:50, package.scala:254:43]
  wire        earlyWinner_2_0 = readys_readys_2[0] & portsAOI_filtered_2_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        earlyWinner_2_1 = readys_readys_2[1] & portsAOI_filtered_1_2_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        earlyWinner_2_2 = readys_readys_2[2] & portsAOI_filtered_2_2_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        earlyWinner_2_3 = readys_readys_2[3] & portsAOI_filtered_3_2_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        earlyWinner_2_4 = readys_readys_2[4] & portsAOI_filtered_4_2_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:431:50]
  wire        _out_2_a_earlyValid_T = portsAOI_filtered_2_earlyValid | portsAOI_filtered_1_2_earlyValid;	// @[Arbiter.scala:108:36, Xbar.scala:431:50]
  reg         state_2_0;	// @[Arbiter.scala:117:26]
  reg         state_2_1;	// @[Arbiter.scala:117:26]
  reg         state_2_2;	// @[Arbiter.scala:117:26]
  reg         state_2_3;	// @[Arbiter.scala:117:26]
  reg         state_2_4;	// @[Arbiter.scala:117:26]
  wire        muxStateEarly_2_0 = idle_2 ? earlyWinner_2_0 : state_2_0;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_2_1 = idle_2 ? earlyWinner_2_1 : state_2_1;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_2_2 = idle_2 ? earlyWinner_2_2 : state_2_2;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_2_3 = idle_2 ? earlyWinner_2_3 : state_2_3;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_2_4 = idle_2 ? earlyWinner_2_4 : state_2_4;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  assign allowed_2_0 = idle_2 ? readys_readys_2[0] : state_2_0;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_2_1 = idle_2 ? readys_readys_2[1] : state_2_1;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_2_2 = idle_2 ? readys_readys_2[2] : state_2_2;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_2_3 = idle_2 ? readys_readys_2[3] : state_2_3;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_2_4 = idle_2 ? readys_readys_2[4] : state_2_4;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  wire        bundleOut_2_out_1_valid = idle_2 ? _out_2_a_earlyValid_T | portsAOI_filtered_2_2_earlyValid | portsAOI_filtered_3_2_earlyValid | portsAOI_filtered_4_2_earlyValid : state_2_0 & portsAOI_filtered_2_earlyValid | state_2_1 & portsAOI_filtered_1_2_earlyValid | state_2_2 & portsAOI_filtered_2_2_earlyValid | state_2_3 & portsAOI_filtered_3_2_earlyValid | state_2_4 & portsAOI_filtered_4_2_earlyValid;	// @[Arbiter.scala:89:28, :108:36, :117:26, :126:{29,56}, Mux.scala:27:73, Xbar.scala:431:50]
  reg  [8:0]  beatsLeft_3;	// @[Arbiter.scala:88:30]
  wire        idle_3 = beatsLeft_3 == 9'h0;	// @[Arbiter.scala:88:30, :89:28, Edges.scala:221:14]
  wire [2:0]  readys_valid_3 = {out_15_earlyValid, out_14_earlyValid, out_13_earlyValid};	// @[Cat.scala:33:92, Xbar.scala:182:40]
  reg  [2:0]  readys_mask_3;	// @[Arbiter.scala:24:23]
  wire [2:0]  _readys_filter_T_7 = readys_valid_3 & ~readys_mask_3;	// @[Arbiter.scala:24:23, :25:{28,30}, Cat.scala:33:92]
  wire [1:0]  _GEN_19 = _readys_filter_T_7[1:0] | _readys_filter_T_7[2:1];	// @[Arbiter.scala:25:28, package.scala:254:43]
  wire [2:0]  readys_readys_3 = ~({readys_mask_3[2], _readys_filter_T_7[2] | readys_mask_3[1], _GEN_19[1] | readys_mask_3[0]} & {_GEN_19[0] | _readys_filter_T_7[2], out_15_earlyValid | _readys_filter_T_7[0] | _GEN_19[1], out_14_earlyValid | out_15_earlyValid | _GEN_19[0]});	// @[Arbiter.scala:24:23, :25:28, :26:58, :27:{18,29,39,48}, Xbar.scala:182:40, package.scala:254:43]
  wire        earlyWinner_3_0 = readys_readys_3[0] & out_13_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        earlyWinner_3_1 = readys_readys_3[1] & out_14_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        earlyWinner_3_2 = readys_readys_3[2] & out_15_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        _sink_ACancel_earlyValid_T = out_13_earlyValid | out_14_earlyValid;	// @[Arbiter.scala:108:36, Xbar.scala:182:40]
  reg         state_3_0;	// @[Arbiter.scala:117:26]
  reg         state_3_1;	// @[Arbiter.scala:117:26]
  reg         state_3_2;	// @[Arbiter.scala:117:26]
  wire        muxStateEarly_3_0 = idle_3 ? earlyWinner_3_0 : state_3_0;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_3_1 = idle_3 ? earlyWinner_3_1 : state_3_1;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_3_2 = idle_3 ? earlyWinner_3_2 : state_3_2;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  assign allowed_3_0 = idle_3 ? readys_readys_3[0] : state_3_0;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_3_1 = idle_3 ? readys_readys_3[1] : state_3_1;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_3_2 = idle_3 ? readys_readys_3[2] : state_3_2;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  wire        out_16_valid = idle_3 ? _sink_ACancel_earlyValid_T | out_15_earlyValid : state_3_0 & out_13_earlyValid | state_3_1 & out_14_earlyValid | state_3_2 & out_15_earlyValid;	// @[Arbiter.scala:89:28, :108:36, :117:26, :126:{29,56}, Mux.scala:27:73, Xbar.scala:182:40]
  reg  [8:0]  beatsLeft_4;	// @[Arbiter.scala:88:30]
  wire        idle_4 = beatsLeft_4 == 9'h0;	// @[Arbiter.scala:88:30, :89:28, Edges.scala:221:14]
  wire [2:0]  readys_valid_4 = {out_20_earlyValid, out_19_earlyValid, out_18_earlyValid};	// @[Cat.scala:33:92, Xbar.scala:182:40]
  reg  [2:0]  readys_mask_4;	// @[Arbiter.scala:24:23]
  wire [2:0]  _readys_filter_T_9 = readys_valid_4 & ~readys_mask_4;	// @[Arbiter.scala:24:23, :25:{28,30}, Cat.scala:33:92]
  wire [1:0]  _GEN_20 = _readys_filter_T_9[1:0] | _readys_filter_T_9[2:1];	// @[Arbiter.scala:25:28, package.scala:254:43]
  wire [2:0]  readys_readys_4 = ~({readys_mask_4[2], _readys_filter_T_9[2] | readys_mask_4[1], _GEN_20[1] | readys_mask_4[0]} & {_GEN_20[0] | _readys_filter_T_9[2], out_20_earlyValid | _readys_filter_T_9[0] | _GEN_20[1], out_19_earlyValid | out_20_earlyValid | _GEN_20[0]});	// @[Arbiter.scala:24:23, :25:28, :26:58, :27:{18,29,39,48}, Xbar.scala:182:40, package.scala:254:43]
  wire        earlyWinner_4_0 = readys_readys_4[0] & out_18_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        earlyWinner_4_1 = readys_readys_4[1] & out_19_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        earlyWinner_4_2 = readys_readys_4[2] & out_20_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        _sink_ACancel_earlyValid_T_8 = out_18_earlyValid | out_19_earlyValid;	// @[Arbiter.scala:108:36, Xbar.scala:182:40]
  reg         state_4_0;	// @[Arbiter.scala:117:26]
  reg         state_4_1;	// @[Arbiter.scala:117:26]
  reg         state_4_2;	// @[Arbiter.scala:117:26]
  wire        muxStateEarly_4_0 = idle_4 ? earlyWinner_4_0 : state_4_0;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_4_1 = idle_4 ? earlyWinner_4_1 : state_4_1;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_4_2 = idle_4 ? earlyWinner_4_2 : state_4_2;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  assign allowed_4_0 = idle_4 ? readys_readys_4[0] : state_4_0;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_4_1 = idle_4 ? readys_readys_4[1] : state_4_1;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_4_2 = idle_4 ? readys_readys_4[2] : state_4_2;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  wire        out_21_valid = idle_4 ? _sink_ACancel_earlyValid_T_8 | out_20_earlyValid : state_4_0 & out_18_earlyValid | state_4_1 & out_19_earlyValid | state_4_2 & out_20_earlyValid;	// @[Arbiter.scala:89:28, :108:36, :117:26, :126:{29,56}, Mux.scala:27:73, Xbar.scala:182:40]
  reg  [8:0]  beatsLeft_5;	// @[Arbiter.scala:88:30]
  wire        idle_5 = beatsLeft_5 == 9'h0;	// @[Arbiter.scala:88:30, :89:28, Edges.scala:221:14]
  wire [2:0]  readys_valid_5 = {out_25_earlyValid, out_24_earlyValid, out_23_earlyValid};	// @[Cat.scala:33:92, Xbar.scala:182:40]
  reg  [2:0]  readys_mask_5;	// @[Arbiter.scala:24:23]
  wire [2:0]  _readys_filter_T_11 = readys_valid_5 & ~readys_mask_5;	// @[Arbiter.scala:24:23, :25:{28,30}, Cat.scala:33:92]
  wire [1:0]  _GEN_21 = _readys_filter_T_11[1:0] | _readys_filter_T_11[2:1];	// @[Arbiter.scala:25:28, package.scala:254:43]
  wire [2:0]  readys_readys_5 = ~({readys_mask_5[2], _readys_filter_T_11[2] | readys_mask_5[1], _GEN_21[1] | readys_mask_5[0]} & {_GEN_21[0] | _readys_filter_T_11[2], out_25_earlyValid | _readys_filter_T_11[0] | _GEN_21[1], out_24_earlyValid | out_25_earlyValid | _GEN_21[0]});	// @[Arbiter.scala:24:23, :25:28, :26:58, :27:{18,29,39,48}, Xbar.scala:182:40, package.scala:254:43]
  wire        earlyWinner_5_0 = readys_readys_5[0] & out_23_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        earlyWinner_5_1 = readys_readys_5[1] & out_24_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        earlyWinner_5_2 = readys_readys_5[2] & out_25_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        _sink_ACancel_earlyValid_T_16 = out_23_earlyValid | out_24_earlyValid;	// @[Arbiter.scala:108:36, Xbar.scala:182:40]
  reg         state_5_0;	// @[Arbiter.scala:117:26]
  reg         state_5_1;	// @[Arbiter.scala:117:26]
  reg         state_5_2;	// @[Arbiter.scala:117:26]
  wire        muxStateEarly_5_0 = idle_5 ? earlyWinner_5_0 : state_5_0;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_5_1 = idle_5 ? earlyWinner_5_1 : state_5_1;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_5_2 = idle_5 ? earlyWinner_5_2 : state_5_2;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  assign allowed_5_0 = idle_5 ? readys_readys_5[0] : state_5_0;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_5_1 = idle_5 ? readys_readys_5[1] : state_5_1;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_5_2 = idle_5 ? readys_readys_5[2] : state_5_2;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  wire        out_26_valid = idle_5 ? _sink_ACancel_earlyValid_T_16 | out_25_earlyValid : state_5_0 & out_23_earlyValid | state_5_1 & out_24_earlyValid | state_5_2 & out_25_earlyValid;	// @[Arbiter.scala:89:28, :108:36, :117:26, :126:{29,56}, Mux.scala:27:73, Xbar.scala:182:40]
  reg  [8:0]  beatsLeft_6;	// @[Arbiter.scala:88:30]
  wire        idle_6 = beatsLeft_6 == 9'h0;	// @[Arbiter.scala:88:30, :89:28, Edges.scala:221:14]
  wire [2:0]  readys_valid_6 = {out_30_earlyValid, out_29_earlyValid, out_28_earlyValid};	// @[Cat.scala:33:92, Xbar.scala:182:40]
  reg  [2:0]  readys_mask_6;	// @[Arbiter.scala:24:23]
  wire [2:0]  _readys_filter_T_13 = readys_valid_6 & ~readys_mask_6;	// @[Arbiter.scala:24:23, :25:{28,30}, Cat.scala:33:92]
  wire [1:0]  _GEN_22 = _readys_filter_T_13[1:0] | _readys_filter_T_13[2:1];	// @[Arbiter.scala:25:28, package.scala:254:43]
  wire [2:0]  readys_readys_6 = ~({readys_mask_6[2], _readys_filter_T_13[2] | readys_mask_6[1], _GEN_22[1] | readys_mask_6[0]} & {_GEN_22[0] | _readys_filter_T_13[2], out_30_earlyValid | _readys_filter_T_13[0] | _GEN_22[1], out_29_earlyValid | out_30_earlyValid | _GEN_22[0]});	// @[Arbiter.scala:24:23, :25:28, :26:58, :27:{18,29,39,48}, Xbar.scala:182:40, package.scala:254:43]
  wire        earlyWinner_6_0 = readys_readys_6[0] & out_28_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        earlyWinner_6_1 = readys_readys_6[1] & out_29_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        earlyWinner_6_2 = readys_readys_6[2] & out_30_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        _sink_ACancel_earlyValid_T_24 = out_28_earlyValid | out_29_earlyValid;	// @[Arbiter.scala:108:36, Xbar.scala:182:40]
  reg         state_6_0;	// @[Arbiter.scala:117:26]
  reg         state_6_1;	// @[Arbiter.scala:117:26]
  reg         state_6_2;	// @[Arbiter.scala:117:26]
  wire        muxStateEarly_6_0 = idle_6 ? earlyWinner_6_0 : state_6_0;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_6_1 = idle_6 ? earlyWinner_6_1 : state_6_1;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_6_2 = idle_6 ? earlyWinner_6_2 : state_6_2;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  assign allowed_6_0 = idle_6 ? readys_readys_6[0] : state_6_0;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_6_1 = idle_6 ? readys_readys_6[1] : state_6_1;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_6_2 = idle_6 ? readys_readys_6[2] : state_6_2;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  wire        out_31_valid = idle_6 ? _sink_ACancel_earlyValid_T_24 | out_30_earlyValid : state_6_0 & out_28_earlyValid | state_6_1 & out_29_earlyValid | state_6_2 & out_30_earlyValid;	// @[Arbiter.scala:89:28, :108:36, :117:26, :126:{29,56}, Mux.scala:27:73, Xbar.scala:182:40]
  reg  [8:0]  beatsLeft_7;	// @[Arbiter.scala:88:30]
  wire        idle_7 = beatsLeft_7 == 9'h0;	// @[Arbiter.scala:88:30, :89:28, Edges.scala:221:14]
  wire [2:0]  readys_valid_7 = {out_35_earlyValid, out_34_earlyValid, out_33_earlyValid};	// @[Cat.scala:33:92, Xbar.scala:182:40]
  reg  [2:0]  readys_mask_7;	// @[Arbiter.scala:24:23]
  wire [2:0]  _readys_filter_T_15 = readys_valid_7 & ~readys_mask_7;	// @[Arbiter.scala:24:23, :25:{28,30}, Cat.scala:33:92]
  wire [1:0]  _GEN_23 = _readys_filter_T_15[1:0] | _readys_filter_T_15[2:1];	// @[Arbiter.scala:25:28, package.scala:254:43]
  wire [2:0]  readys_readys_7 = ~({readys_mask_7[2], _readys_filter_T_15[2] | readys_mask_7[1], _GEN_23[1] | readys_mask_7[0]} & {_GEN_23[0] | _readys_filter_T_15[2], out_35_earlyValid | _readys_filter_T_15[0] | _GEN_23[1], out_34_earlyValid | out_35_earlyValid | _GEN_23[0]});	// @[Arbiter.scala:24:23, :25:28, :26:58, :27:{18,29,39,48}, Xbar.scala:182:40, package.scala:254:43]
  wire        earlyWinner_7_0 = readys_readys_7[0] & out_33_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        earlyWinner_7_1 = readys_readys_7[1] & out_34_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        earlyWinner_7_2 = readys_readys_7[2] & out_35_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :98:79, Xbar.scala:182:40]
  wire        _sink_ACancel_earlyValid_T_32 = out_33_earlyValid | out_34_earlyValid;	// @[Arbiter.scala:108:36, Xbar.scala:182:40]
  reg         state_7_0;	// @[Arbiter.scala:117:26]
  reg         state_7_1;	// @[Arbiter.scala:117:26]
  reg         state_7_2;	// @[Arbiter.scala:117:26]
  wire        muxStateEarly_7_0 = idle_7 ? earlyWinner_7_0 : state_7_0;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_7_1 = idle_7 ? earlyWinner_7_1 : state_7_1;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_7_2 = idle_7 ? earlyWinner_7_2 : state_7_2;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  assign allowed_7_0 = idle_7 ? readys_readys_7[0] : state_7_0;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_7_1 = idle_7 ? readys_readys_7[1] : state_7_1;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  assign allowed_7_2 = idle_7 ? readys_readys_7[2] : state_7_2;	// @[Arbiter.scala:27:18, :89:28, :96:86, :117:26, :122:24]
  wire        out_36_valid = idle_7 ? _sink_ACancel_earlyValid_T_32 | out_35_earlyValid : state_7_0 & out_33_earlyValid | state_7_1 & out_34_earlyValid | state_7_2 & out_35_earlyValid;	// @[Arbiter.scala:89:28, :108:36, :117:26, :126:{29,56}, Mux.scala:27:73, Xbar.scala:182:40]
  wire [4:0]  _readys_mask_T = readys_readys & readys_valid;	// @[Arbiter.scala:27:18, :29:29, Cat.scala:33:92]
  wire [4:0]  _readys_mask_T_3 = _readys_mask_T | {_readys_mask_T[3:0], 1'h0};	// @[Arbiter.scala:29:29, package.scala:245:{43,53}]
  wire [4:0]  _readys_mask_T_6 = _readys_mask_T_3 | {_readys_mask_T_3[2:0], 2'h0};	// @[package.scala:245:{43,53}]
  wire [4:0]  _readys_mask_T_11 = readys_readys_1 & readys_valid_1;	// @[Arbiter.scala:27:18, :29:29, Cat.scala:33:92]
  wire [4:0]  _readys_mask_T_14 = _readys_mask_T_11 | {_readys_mask_T_11[3:0], 1'h0};	// @[Arbiter.scala:29:29, package.scala:245:{43,53}]
  wire [4:0]  _readys_mask_T_17 = _readys_mask_T_14 | {_readys_mask_T_14[2:0], 2'h0};	// @[package.scala:245:{43,53}]
  wire [4:0]  _readys_mask_T_22 = readys_readys_2 & readys_valid_2;	// @[Arbiter.scala:27:18, :29:29, Cat.scala:33:92]
  wire [4:0]  _readys_mask_T_25 = _readys_mask_T_22 | {_readys_mask_T_22[3:0], 1'h0};	// @[Arbiter.scala:29:29, package.scala:245:{43,53}]
  wire [4:0]  _readys_mask_T_28 = _readys_mask_T_25 | {_readys_mask_T_25[2:0], 2'h0};	// @[package.scala:245:{43,53}]
  wire [2:0]  _readys_mask_T_33 = readys_readys_3 & readys_valid_3;	// @[Arbiter.scala:27:18, :29:29, Cat.scala:33:92]
  wire [2:0]  _readys_mask_T_36 = _readys_mask_T_33 | {_readys_mask_T_33[1:0], 1'h0};	// @[Arbiter.scala:29:29, package.scala:245:{43,53}]
  wire [2:0]  _readys_mask_T_41 = readys_readys_4 & readys_valid_4;	// @[Arbiter.scala:27:18, :29:29, Cat.scala:33:92]
  wire [2:0]  _readys_mask_T_44 = _readys_mask_T_41 | {_readys_mask_T_41[1:0], 1'h0};	// @[Arbiter.scala:29:29, package.scala:245:{43,53}]
  wire [2:0]  _readys_mask_T_49 = readys_readys_5 & readys_valid_5;	// @[Arbiter.scala:27:18, :29:29, Cat.scala:33:92]
  wire [2:0]  _readys_mask_T_52 = _readys_mask_T_49 | {_readys_mask_T_49[1:0], 1'h0};	// @[Arbiter.scala:29:29, package.scala:245:{43,53}]
  wire [2:0]  _readys_mask_T_57 = readys_readys_6 & readys_valid_6;	// @[Arbiter.scala:27:18, :29:29, Cat.scala:33:92]
  wire [2:0]  _readys_mask_T_60 = _readys_mask_T_57 | {_readys_mask_T_57[1:0], 1'h0};	// @[Arbiter.scala:29:29, package.scala:245:{43,53}]
  wire [2:0]  _readys_mask_T_65 = readys_readys_7 & readys_valid_7;	// @[Arbiter.scala:27:18, :29:29, Cat.scala:33:92]
  wire [2:0]  _readys_mask_T_68 = _readys_mask_T_65 | {_readys_mask_T_65[1:0], 1'h0};	// @[Arbiter.scala:29:29, package.scala:245:{43,53}]
  wire [26:0] _beatsAI_decode_T_1 = 27'hFFF << auto_in_0_a_bits_size;	// @[package.scala:235:71]
  wire [26:0] _beatsAI_decode_T_5 = 27'hFFF << auto_in_1_a_bits_size;	// @[package.scala:235:71]
  wire [26:0] _beatsAI_decode_T_9 = 27'hFFF << auto_in_2_a_bits_size;	// @[package.scala:235:71]
  wire [26:0] _beatsAI_decode_T_13 = 27'hFFF << auto_in_3_a_bits_size;	// @[package.scala:235:71]
  wire [26:0] _beatsAI_decode_T_17 = 27'hFFF << auto_in_4_a_bits_size;	// @[package.scala:235:71]
  wire [26:0] _beatsDO_decode_T_1 = 27'hFFF << auto_out_0_d_bits_size;	// @[package.scala:235:71]
  wire [20:0] _beatsDO_decode_T_5 = 21'h3F << auto_out_1_d_bits_size;	// @[package.scala:235:71]
  wire [20:0] _beatsDO_decode_T_9 = 21'h3F << auto_out_2_d_bits_size;	// @[package.scala:235:71]
  wire        latch = idle & auto_out_0_a_ready;	// @[Arbiter.scala:89:28, :90:24]
  wire        winnerQual_0 = readys_readys[0] & portsAOI_filtered_0_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        winnerQual_1 = readys_readys[1] & portsAOI_filtered_1_0_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        winnerQual_2 = readys_readys[2] & portsAOI_filtered_2_0_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        winnerQual_3 = readys_readys[3] & portsAOI_filtered_3_0_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        winnerQual_4 = readys_readys[4] & portsAOI_filtered_4_0_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        latch_1 = idle_1 & auto_out_1_a_ready;	// @[Arbiter.scala:89:28, :90:24]
  wire        winnerQual_1_0 = readys_readys_1[0] & portsAOI_filtered_1_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        winnerQual_1_1 = readys_readys_1[1] & portsAOI_filtered_1_1_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        winnerQual_1_2 = readys_readys_1[2] & portsAOI_filtered_2_1_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        winnerQual_1_3 = readys_readys_1[3] & portsAOI_filtered_3_1_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        winnerQual_1_4 = readys_readys_1[4] & portsAOI_filtered_4_1_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        latch_2 = idle_2 & auto_out_2_a_ready;	// @[Arbiter.scala:89:28, :90:24]
  wire        winnerQual_2_0 = readys_readys_2[0] & portsAOI_filtered_2_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        winnerQual_2_1 = readys_readys_2[1] & portsAOI_filtered_1_2_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        winnerQual_2_2 = readys_readys_2[2] & portsAOI_filtered_2_2_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        winnerQual_2_3 = readys_readys_2[3] & portsAOI_filtered_3_2_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        winnerQual_2_4 = readys_readys_2[4] & portsAOI_filtered_4_2_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:431:50]
  wire        latch_3 = idle_3 & auto_in_0_d_ready;	// @[Arbiter.scala:89:28, :90:24]
  wire        winnerQual_3_0 = readys_readys_3[0] & out_13_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        winnerQual_3_1 = readys_readys_3[1] & out_14_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        winnerQual_3_2 = readys_readys_3[2] & out_15_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        latch_4 = idle_4 & auto_in_1_d_ready;	// @[Arbiter.scala:89:28, :90:24]
  wire        winnerQual_4_0 = readys_readys_4[0] & out_18_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        winnerQual_4_1 = readys_readys_4[1] & out_19_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        winnerQual_4_2 = readys_readys_4[2] & out_20_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        latch_5 = idle_5 & auto_in_2_d_ready;	// @[Arbiter.scala:89:28, :90:24]
  wire        winnerQual_5_0 = readys_readys_5[0] & out_23_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        winnerQual_5_1 = readys_readys_5[1] & out_24_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        winnerQual_5_2 = readys_readys_5[2] & out_25_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        latch_6 = idle_6 & auto_in_3_d_ready;	// @[Arbiter.scala:89:28, :90:24]
  wire        winnerQual_6_0 = readys_readys_6[0] & out_28_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        winnerQual_6_1 = readys_readys_6[1] & out_29_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        winnerQual_6_2 = readys_readys_6[2] & out_30_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        latch_7 = idle_7 & auto_in_4_d_ready;	// @[Arbiter.scala:89:28, :90:24]
  wire        winnerQual_7_0 = readys_readys_7[0] & out_33_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        winnerQual_7_1 = readys_readys_7[1] & out_34_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  wire        winnerQual_7_2 = readys_readys_7[2] & out_35_earlyValid;	// @[Arbiter.scala:27:18, :96:86, :99:79, Xbar.scala:182:40]
  always @(posedge clock) begin
    if (reset) begin
      beatsLeft <= 9'h0;	// @[Arbiter.scala:88:30, Edges.scala:221:14]
      readys_mask <= 5'h1F;	// @[Arbiter.scala:24:23]
      state_0 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_1 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_2 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_3 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_4 <= 1'h0;	// @[Arbiter.scala:117:26]
      beatsLeft_1 <= 9'h0;	// @[Arbiter.scala:88:30, Edges.scala:221:14]
      readys_mask_1 <= 5'h1F;	// @[Arbiter.scala:24:23]
      state_1_0 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_1_1 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_1_2 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_1_3 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_1_4 <= 1'h0;	// @[Arbiter.scala:117:26]
      beatsLeft_2 <= 9'h0;	// @[Arbiter.scala:88:30, Edges.scala:221:14]
      readys_mask_2 <= 5'h1F;	// @[Arbiter.scala:24:23]
      state_2_0 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_2_1 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_2_2 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_2_3 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_2_4 <= 1'h0;	// @[Arbiter.scala:117:26]
      beatsLeft_3 <= 9'h0;	// @[Arbiter.scala:88:30, Edges.scala:221:14]
      readys_mask_3 <= 3'h7;	// @[Arbiter.scala:24:23]
      state_3_0 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_3_1 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_3_2 <= 1'h0;	// @[Arbiter.scala:117:26]
      beatsLeft_4 <= 9'h0;	// @[Arbiter.scala:88:30, Edges.scala:221:14]
      readys_mask_4 <= 3'h7;	// @[Arbiter.scala:24:23]
      state_4_0 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_4_1 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_4_2 <= 1'h0;	// @[Arbiter.scala:117:26]
      beatsLeft_5 <= 9'h0;	// @[Arbiter.scala:88:30, Edges.scala:221:14]
      readys_mask_5 <= 3'h7;	// @[Arbiter.scala:24:23]
      state_5_0 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_5_1 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_5_2 <= 1'h0;	// @[Arbiter.scala:117:26]
      beatsLeft_6 <= 9'h0;	// @[Arbiter.scala:88:30, Edges.scala:221:14]
      readys_mask_6 <= 3'h7;	// @[Arbiter.scala:24:23]
      state_6_0 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_6_1 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_6_2 <= 1'h0;	// @[Arbiter.scala:117:26]
      beatsLeft_7 <= 9'h0;	// @[Arbiter.scala:88:30, Edges.scala:221:14]
      readys_mask_7 <= 3'h7;	// @[Arbiter.scala:24:23]
      state_7_0 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_7_1 <= 1'h0;	// @[Arbiter.scala:117:26]
      state_7_2 <= 1'h0;	// @[Arbiter.scala:117:26]
    end
    else begin
      if (latch)	// @[Arbiter.scala:90:24]
        beatsLeft <= (winnerQual_0 & ~(auto_in_0_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_1[11:3]) : 9'h0) | (winnerQual_1 & ~(auto_in_1_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_5[11:3]) : 9'h0) | (winnerQual_2 & ~(auto_in_2_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_9[11:3]) : 9'h0) | (winnerQual_3 & ~(auto_in_3_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_13[11:3]) : 9'h0) | (winnerQual_4 & ~(auto_in_4_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_17[11:3]) : 9'h0);	// @[Arbiter.scala:88:30, :99:79, :112:73, :113:44, Edges.scala:92:{28,37}, :221:14, package.scala:235:{46,71,76}]
      else	// @[Arbiter.scala:90:24]
        beatsLeft <= beatsLeft - {8'h0, auto_out_0_a_ready & x1_out_1_valid};	// @[Arbiter.scala:88:30, :114:52, :126:29, Bundles.scala:259:74, ReadyValidCancel.scala:49:33]
      if (latch & (|readys_valid))	// @[Arbiter.scala:28:{18,27}, :90:24, Cat.scala:33:92]
        readys_mask <= _readys_mask_T_6 | {_readys_mask_T_6[0], 4'h0};	// @[Arbiter.scala:24:23, Bundles.scala:259:74, package.scala:245:{43,53}]
      if (idle) begin	// @[Arbiter.scala:89:28]
        state_0 <= winnerQual_0;	// @[Arbiter.scala:99:79, :117:26]
        state_1 <= winnerQual_1;	// @[Arbiter.scala:99:79, :117:26]
        state_2 <= winnerQual_2;	// @[Arbiter.scala:99:79, :117:26]
        state_3 <= winnerQual_3;	// @[Arbiter.scala:99:79, :117:26]
        state_4 <= winnerQual_4;	// @[Arbiter.scala:99:79, :117:26]
      end
      if (latch_1)	// @[Arbiter.scala:90:24]
        beatsLeft_1 <= (winnerQual_1_0 & ~(auto_in_0_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_1[11:3]) : 9'h0) | (winnerQual_1_1 & ~(auto_in_1_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_5[11:3]) : 9'h0) | (winnerQual_1_2 & ~(auto_in_2_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_9[11:3]) : 9'h0) | (winnerQual_1_3 & ~(auto_in_3_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_13[11:3]) : 9'h0) | (winnerQual_1_4 & ~(auto_in_4_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_17[11:3]) : 9'h0);	// @[Arbiter.scala:88:30, :99:79, :112:73, :113:44, Edges.scala:92:{28,37}, :221:14, package.scala:235:{46,71,76}]
      else	// @[Arbiter.scala:90:24]
        beatsLeft_1 <= beatsLeft_1 - {8'h0, auto_out_1_a_ready & bundleOut_1_out_1_valid};	// @[Arbiter.scala:88:30, :114:52, :126:29, Bundles.scala:259:74, ReadyValidCancel.scala:49:33]
      if (latch_1 & (|readys_valid_1))	// @[Arbiter.scala:28:{18,27}, :90:24, Cat.scala:33:92]
        readys_mask_1 <= _readys_mask_T_17 | {_readys_mask_T_17[0], 4'h0};	// @[Arbiter.scala:24:23, Bundles.scala:259:74, package.scala:245:{43,53}]
      if (idle_1) begin	// @[Arbiter.scala:89:28]
        state_1_0 <= winnerQual_1_0;	// @[Arbiter.scala:99:79, :117:26]
        state_1_1 <= winnerQual_1_1;	// @[Arbiter.scala:99:79, :117:26]
        state_1_2 <= winnerQual_1_2;	// @[Arbiter.scala:99:79, :117:26]
        state_1_3 <= winnerQual_1_3;	// @[Arbiter.scala:99:79, :117:26]
        state_1_4 <= winnerQual_1_4;	// @[Arbiter.scala:99:79, :117:26]
      end
      if (latch_2)	// @[Arbiter.scala:90:24]
        beatsLeft_2 <= (winnerQual_2_0 & ~(auto_in_0_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_1[11:3]) : 9'h0) | (winnerQual_2_1 & ~(auto_in_1_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_5[11:3]) : 9'h0) | (winnerQual_2_2 & ~(auto_in_2_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_9[11:3]) : 9'h0) | (winnerQual_2_3 & ~(auto_in_3_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_13[11:3]) : 9'h0) | (winnerQual_2_4 & ~(auto_in_4_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_17[11:3]) : 9'h0);	// @[Arbiter.scala:88:30, :99:79, :112:73, :113:44, Edges.scala:92:{28,37}, :221:14, package.scala:235:{46,71,76}]
      else	// @[Arbiter.scala:90:24]
        beatsLeft_2 <= beatsLeft_2 - {8'h0, auto_out_2_a_ready & bundleOut_2_out_1_valid};	// @[Arbiter.scala:88:30, :114:52, :126:29, Bundles.scala:259:74, ReadyValidCancel.scala:49:33]
      if (latch_2 & (|readys_valid_2))	// @[Arbiter.scala:28:{18,27}, :90:24, Cat.scala:33:92]
        readys_mask_2 <= _readys_mask_T_28 | {_readys_mask_T_28[0], 4'h0};	// @[Arbiter.scala:24:23, Bundles.scala:259:74, package.scala:245:{43,53}]
      if (idle_2) begin	// @[Arbiter.scala:89:28]
        state_2_0 <= winnerQual_2_0;	// @[Arbiter.scala:99:79, :117:26]
        state_2_1 <= winnerQual_2_1;	// @[Arbiter.scala:99:79, :117:26]
        state_2_2 <= winnerQual_2_2;	// @[Arbiter.scala:99:79, :117:26]
        state_2_3 <= winnerQual_2_3;	// @[Arbiter.scala:99:79, :117:26]
        state_2_4 <= winnerQual_2_4;	// @[Arbiter.scala:99:79, :117:26]
      end
      if (latch_3)	// @[Arbiter.scala:90:24]
        beatsLeft_3 <= (winnerQual_3_0 & auto_out_0_d_bits_opcode[0] ? ~(_beatsDO_decode_T_1[11:3]) : 9'h0) | {6'h0, (winnerQual_3_1 & auto_out_1_d_bits_opcode[0] ? ~(_beatsDO_decode_T_5[5:3]) : 3'h0) | (winnerQual_3_2 & auto_out_2_d_bits_opcode[0] ? ~(_beatsDO_decode_T_9[5:3]) : 3'h0)};	// @[Arbiter.scala:88:30, :99:79, :112:73, :113:44, Bundles.scala:259:74, Edges.scala:106:36, :221:14, package.scala:235:{46,71,76}]
      else	// @[Arbiter.scala:90:24]
        beatsLeft_3 <= beatsLeft_3 - {8'h0, auto_in_0_d_ready & out_16_valid};	// @[Arbiter.scala:88:30, :114:52, :126:29, Bundles.scala:259:74, ReadyValidCancel.scala:49:33]
      if (latch_3 & (|readys_valid_3))	// @[Arbiter.scala:28:{18,27}, :90:24, Cat.scala:33:92]
        readys_mask_3 <= _readys_mask_T_36 | {_readys_mask_T_36[0], 2'h0};	// @[Arbiter.scala:24:23, package.scala:245:{43,53}]
      if (idle_3) begin	// @[Arbiter.scala:89:28]
        state_3_0 <= winnerQual_3_0;	// @[Arbiter.scala:99:79, :117:26]
        state_3_1 <= winnerQual_3_1;	// @[Arbiter.scala:99:79, :117:26]
        state_3_2 <= winnerQual_3_2;	// @[Arbiter.scala:99:79, :117:26]
      end
      if (latch_4)	// @[Arbiter.scala:90:24]
        beatsLeft_4 <= (winnerQual_4_0 & auto_out_0_d_bits_opcode[0] ? ~(_beatsDO_decode_T_1[11:3]) : 9'h0) | {6'h0, (winnerQual_4_1 & auto_out_1_d_bits_opcode[0] ? ~(_beatsDO_decode_T_5[5:3]) : 3'h0) | (winnerQual_4_2 & auto_out_2_d_bits_opcode[0] ? ~(_beatsDO_decode_T_9[5:3]) : 3'h0)};	// @[Arbiter.scala:88:30, :99:79, :112:73, :113:44, Bundles.scala:259:74, Edges.scala:106:36, :221:14, package.scala:235:{46,71,76}]
      else	// @[Arbiter.scala:90:24]
        beatsLeft_4 <= beatsLeft_4 - {8'h0, auto_in_1_d_ready & out_21_valid};	// @[Arbiter.scala:88:30, :114:52, :126:29, Bundles.scala:259:74, ReadyValidCancel.scala:49:33]
      if (latch_4 & (|readys_valid_4))	// @[Arbiter.scala:28:{18,27}, :90:24, Cat.scala:33:92]
        readys_mask_4 <= _readys_mask_T_44 | {_readys_mask_T_44[0], 2'h0};	// @[Arbiter.scala:24:23, package.scala:245:{43,53}]
      if (idle_4) begin	// @[Arbiter.scala:89:28]
        state_4_0 <= winnerQual_4_0;	// @[Arbiter.scala:99:79, :117:26]
        state_4_1 <= winnerQual_4_1;	// @[Arbiter.scala:99:79, :117:26]
        state_4_2 <= winnerQual_4_2;	// @[Arbiter.scala:99:79, :117:26]
      end
      if (latch_5)	// @[Arbiter.scala:90:24]
        beatsLeft_5 <= (winnerQual_5_0 & auto_out_0_d_bits_opcode[0] ? ~(_beatsDO_decode_T_1[11:3]) : 9'h0) | {6'h0, (winnerQual_5_1 & auto_out_1_d_bits_opcode[0] ? ~(_beatsDO_decode_T_5[5:3]) : 3'h0) | (winnerQual_5_2 & auto_out_2_d_bits_opcode[0] ? ~(_beatsDO_decode_T_9[5:3]) : 3'h0)};	// @[Arbiter.scala:88:30, :99:79, :112:73, :113:44, Bundles.scala:259:74, Edges.scala:106:36, :221:14, package.scala:235:{46,71,76}]
      else	// @[Arbiter.scala:90:24]
        beatsLeft_5 <= beatsLeft_5 - {8'h0, auto_in_2_d_ready & out_26_valid};	// @[Arbiter.scala:88:30, :114:52, :126:29, Bundles.scala:259:74, ReadyValidCancel.scala:49:33]
      if (latch_5 & (|readys_valid_5))	// @[Arbiter.scala:28:{18,27}, :90:24, Cat.scala:33:92]
        readys_mask_5 <= _readys_mask_T_52 | {_readys_mask_T_52[0], 2'h0};	// @[Arbiter.scala:24:23, package.scala:245:{43,53}]
      if (idle_5) begin	// @[Arbiter.scala:89:28]
        state_5_0 <= winnerQual_5_0;	// @[Arbiter.scala:99:79, :117:26]
        state_5_1 <= winnerQual_5_1;	// @[Arbiter.scala:99:79, :117:26]
        state_5_2 <= winnerQual_5_2;	// @[Arbiter.scala:99:79, :117:26]
      end
      if (latch_6)	// @[Arbiter.scala:90:24]
        beatsLeft_6 <= (winnerQual_6_0 & auto_out_0_d_bits_opcode[0] ? ~(_beatsDO_decode_T_1[11:3]) : 9'h0) | {6'h0, (winnerQual_6_1 & auto_out_1_d_bits_opcode[0] ? ~(_beatsDO_decode_T_5[5:3]) : 3'h0) | (winnerQual_6_2 & auto_out_2_d_bits_opcode[0] ? ~(_beatsDO_decode_T_9[5:3]) : 3'h0)};	// @[Arbiter.scala:88:30, :99:79, :112:73, :113:44, Bundles.scala:259:74, Edges.scala:106:36, :221:14, package.scala:235:{46,71,76}]
      else	// @[Arbiter.scala:90:24]
        beatsLeft_6 <= beatsLeft_6 - {8'h0, auto_in_3_d_ready & out_31_valid};	// @[Arbiter.scala:88:30, :114:52, :126:29, Bundles.scala:259:74, ReadyValidCancel.scala:49:33]
      if (latch_6 & (|readys_valid_6))	// @[Arbiter.scala:28:{18,27}, :90:24, Cat.scala:33:92]
        readys_mask_6 <= _readys_mask_T_60 | {_readys_mask_T_60[0], 2'h0};	// @[Arbiter.scala:24:23, package.scala:245:{43,53}]
      if (idle_6) begin	// @[Arbiter.scala:89:28]
        state_6_0 <= winnerQual_6_0;	// @[Arbiter.scala:99:79, :117:26]
        state_6_1 <= winnerQual_6_1;	// @[Arbiter.scala:99:79, :117:26]
        state_6_2 <= winnerQual_6_2;	// @[Arbiter.scala:99:79, :117:26]
      end
      if (latch_7)	// @[Arbiter.scala:90:24]
        beatsLeft_7 <= (winnerQual_7_0 & auto_out_0_d_bits_opcode[0] ? ~(_beatsDO_decode_T_1[11:3]) : 9'h0) | {6'h0, (winnerQual_7_1 & auto_out_1_d_bits_opcode[0] ? ~(_beatsDO_decode_T_5[5:3]) : 3'h0) | (winnerQual_7_2 & auto_out_2_d_bits_opcode[0] ? ~(_beatsDO_decode_T_9[5:3]) : 3'h0)};	// @[Arbiter.scala:88:30, :99:79, :112:73, :113:44, Bundles.scala:259:74, Edges.scala:106:36, :221:14, package.scala:235:{46,71,76}]
      else	// @[Arbiter.scala:90:24]
        beatsLeft_7 <= beatsLeft_7 - {8'h0, auto_in_4_d_ready & out_36_valid};	// @[Arbiter.scala:88:30, :114:52, :126:29, Bundles.scala:259:74, ReadyValidCancel.scala:49:33]
      if (latch_7 & (|readys_valid_7))	// @[Arbiter.scala:28:{18,27}, :90:24, Cat.scala:33:92]
        readys_mask_7 <= _readys_mask_T_68 | {_readys_mask_T_68[0], 2'h0};	// @[Arbiter.scala:24:23, package.scala:245:{43,53}]
      if (idle_7) begin	// @[Arbiter.scala:89:28]
        state_7_0 <= winnerQual_7_0;	// @[Arbiter.scala:99:79, :117:26]
        state_7_1 <= winnerQual_7_1;	// @[Arbiter.scala:99:79, :117:26]
        state_7_2 <= winnerQual_7_2;	// @[Arbiter.scala:99:79, :117:26]
      end
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         prefixOR_2 = earlyWinner_0 | earlyWinner_1;	// @[Arbiter.scala:98:79, :105:53]
    wire         prefixOR_3 = prefixOR_2 | earlyWinner_2;	// @[Arbiter.scala:98:79, :105:53]
    wire         _T_40 = portsAOI_filtered_0_earlyValid | portsAOI_filtered_1_0_earlyValid;	// @[Arbiter.scala:109:36, Xbar.scala:431:50]
    wire         prefixOR_2_1 = earlyWinner_1_0 | earlyWinner_1_1;	// @[Arbiter.scala:98:79, :105:53]
    wire         prefixOR_3_1 = prefixOR_2_1 | earlyWinner_1_2;	// @[Arbiter.scala:98:79, :105:53]
    wire         _T_160 = portsAOI_filtered_1_earlyValid | portsAOI_filtered_1_1_earlyValid;	// @[Arbiter.scala:109:36, Xbar.scala:431:50]
    wire         prefixOR_2_2 = earlyWinner_2_0 | earlyWinner_2_1;	// @[Arbiter.scala:98:79, :105:53]
    wire         prefixOR_3_2 = prefixOR_2_2 | earlyWinner_2_2;	// @[Arbiter.scala:98:79, :105:53]
    wire         _T_280 = portsAOI_filtered_2_earlyValid | portsAOI_filtered_1_2_earlyValid;	// @[Arbiter.scala:109:36, Xbar.scala:431:50]
    wire         _T_386 = out_13_earlyValid | out_14_earlyValid;	// @[Arbiter.scala:109:36, Xbar.scala:182:40]
    wire         _T_458 = out_18_earlyValid | out_19_earlyValid;	// @[Arbiter.scala:109:36, Xbar.scala:182:40]
    wire         _T_530 = out_23_earlyValid | out_24_earlyValid;	// @[Arbiter.scala:109:36, Xbar.scala:182:40]
    wire         _T_602 = out_28_earlyValid | out_29_earlyValid;	// @[Arbiter.scala:109:36, Xbar.scala:182:40]
    wire         _T_674 = out_33_earlyValid | out_34_earlyValid;	// @[Arbiter.scala:109:36, Xbar.scala:182:40]
    always @(posedge clock) begin	// @[Arbiter.scala:106:13]
      if (~reset & ~((~earlyWinner_0 | ~earlyWinner_1) & (~prefixOR_2 | ~earlyWinner_2) & (~prefixOR_3 | ~earlyWinner_3) & (~(prefixOR_3 | earlyWinner_3) | ~earlyWinner_4))) begin	// @[Arbiter.scala:98:79, :105:53, :106:{13,61,64,67,82}]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:106:13]
          $error("Assertion failed\n    at Arbiter.scala:106 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:106:13]
        if (`STOP_COND_)	// @[Arbiter.scala:106:13]
          $fatal;	// @[Arbiter.scala:106:13]
      end
      if (~reset & ~(~(_out_0_a_earlyValid_T | portsAOI_filtered_2_0_earlyValid | portsAOI_filtered_3_0_earlyValid | portsAOI_filtered_4_0_earlyValid) | earlyWinner_0 | earlyWinner_1 | earlyWinner_2 | earlyWinner_3 | earlyWinner_4)) begin	// @[Arbiter.scala:98:79, :108:{14,15,36,41}, Xbar.scala:431:50]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & ~(~(_T_40 | portsAOI_filtered_2_0_earlyValid | portsAOI_filtered_3_0_earlyValid | portsAOI_filtered_4_0_earlyValid) | _T_40 | portsAOI_filtered_2_0_earlyValid | portsAOI_filtered_3_0_earlyValid | portsAOI_filtered_4_0_earlyValid)) begin	// @[Arbiter.scala:109:{14,15,36,41}, Xbar.scala:431:50]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:109:14]
          $error("Assertion failed\n    at Arbiter.scala:109 assert (!validQuals .reduce(_||_) || validQuals .reduce(_||_))\n");	// @[Arbiter.scala:109:14]
        if (`STOP_COND_)	// @[Arbiter.scala:109:14]
          $fatal;	// @[Arbiter.scala:109:14]
      end
      if (~reset & ~((~earlyWinner_1_0 | ~earlyWinner_1_1) & (~prefixOR_2_1 | ~earlyWinner_1_2) & (~prefixOR_3_1 | ~earlyWinner_1_3) & (~(prefixOR_3_1 | earlyWinner_1_3) | ~earlyWinner_1_4))) begin	// @[Arbiter.scala:98:79, :105:53, :106:{13,61,64,67,82}]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:106:13]
          $error("Assertion failed\n    at Arbiter.scala:106 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:106:13]
        if (`STOP_COND_)	// @[Arbiter.scala:106:13]
          $fatal;	// @[Arbiter.scala:106:13]
      end
      if (~reset & ~(~(_out_1_a_earlyValid_T | portsAOI_filtered_2_1_earlyValid | portsAOI_filtered_3_1_earlyValid | portsAOI_filtered_4_1_earlyValid) | earlyWinner_1_0 | earlyWinner_1_1 | earlyWinner_1_2 | earlyWinner_1_3 | earlyWinner_1_4)) begin	// @[Arbiter.scala:98:79, :108:{14,15,36,41}, Xbar.scala:431:50]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & ~(~(_T_160 | portsAOI_filtered_2_1_earlyValid | portsAOI_filtered_3_1_earlyValid | portsAOI_filtered_4_1_earlyValid) | _T_160 | portsAOI_filtered_2_1_earlyValid | portsAOI_filtered_3_1_earlyValid | portsAOI_filtered_4_1_earlyValid)) begin	// @[Arbiter.scala:109:{14,15,36,41}, Xbar.scala:431:50]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:109:14]
          $error("Assertion failed\n    at Arbiter.scala:109 assert (!validQuals .reduce(_||_) || validQuals .reduce(_||_))\n");	// @[Arbiter.scala:109:14]
        if (`STOP_COND_)	// @[Arbiter.scala:109:14]
          $fatal;	// @[Arbiter.scala:109:14]
      end
      if (~reset & ~((~earlyWinner_2_0 | ~earlyWinner_2_1) & (~prefixOR_2_2 | ~earlyWinner_2_2) & (~prefixOR_3_2 | ~earlyWinner_2_3) & (~(prefixOR_3_2 | earlyWinner_2_3) | ~earlyWinner_2_4))) begin	// @[Arbiter.scala:98:79, :105:53, :106:{13,61,64,67,82}]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:106:13]
          $error("Assertion failed\n    at Arbiter.scala:106 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:106:13]
        if (`STOP_COND_)	// @[Arbiter.scala:106:13]
          $fatal;	// @[Arbiter.scala:106:13]
      end
      if (~reset & ~(~(_out_2_a_earlyValid_T | portsAOI_filtered_2_2_earlyValid | portsAOI_filtered_3_2_earlyValid | portsAOI_filtered_4_2_earlyValid) | earlyWinner_2_0 | earlyWinner_2_1 | earlyWinner_2_2 | earlyWinner_2_3 | earlyWinner_2_4)) begin	// @[Arbiter.scala:98:79, :108:{14,15,36,41}, Xbar.scala:431:50]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & ~(~(_T_280 | portsAOI_filtered_2_2_earlyValid | portsAOI_filtered_3_2_earlyValid | portsAOI_filtered_4_2_earlyValid) | _T_280 | portsAOI_filtered_2_2_earlyValid | portsAOI_filtered_3_2_earlyValid | portsAOI_filtered_4_2_earlyValid)) begin	// @[Arbiter.scala:109:{14,15,36,41}, Xbar.scala:431:50]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:109:14]
          $error("Assertion failed\n    at Arbiter.scala:109 assert (!validQuals .reduce(_||_) || validQuals .reduce(_||_))\n");	// @[Arbiter.scala:109:14]
        if (`STOP_COND_)	// @[Arbiter.scala:109:14]
          $fatal;	// @[Arbiter.scala:109:14]
      end
      if (~reset & ~((~earlyWinner_3_0 | ~earlyWinner_3_1) & (~(earlyWinner_3_0 | earlyWinner_3_1) | ~earlyWinner_3_2))) begin	// @[Arbiter.scala:98:79, :105:53, :106:{13,61,64,67,82}]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:106:13]
          $error("Assertion failed\n    at Arbiter.scala:106 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:106:13]
        if (`STOP_COND_)	// @[Arbiter.scala:106:13]
          $fatal;	// @[Arbiter.scala:106:13]
      end
      if (~reset & ~(~(_sink_ACancel_earlyValid_T | out_15_earlyValid) | earlyWinner_3_0 | earlyWinner_3_1 | earlyWinner_3_2)) begin	// @[Arbiter.scala:98:79, :108:{14,15,36,41}, Xbar.scala:182:40]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & ~(~(_T_386 | out_15_earlyValid) | _T_386 | out_15_earlyValid)) begin	// @[Arbiter.scala:109:{14,15,36,41}, Xbar.scala:182:40]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:109:14]
          $error("Assertion failed\n    at Arbiter.scala:109 assert (!validQuals .reduce(_||_) || validQuals .reduce(_||_))\n");	// @[Arbiter.scala:109:14]
        if (`STOP_COND_)	// @[Arbiter.scala:109:14]
          $fatal;	// @[Arbiter.scala:109:14]
      end
      if (~reset & ~((~earlyWinner_4_0 | ~earlyWinner_4_1) & (~(earlyWinner_4_0 | earlyWinner_4_1) | ~earlyWinner_4_2))) begin	// @[Arbiter.scala:98:79, :105:53, :106:{13,61,64,67,82}]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:106:13]
          $error("Assertion failed\n    at Arbiter.scala:106 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:106:13]
        if (`STOP_COND_)	// @[Arbiter.scala:106:13]
          $fatal;	// @[Arbiter.scala:106:13]
      end
      if (~reset & ~(~(_sink_ACancel_earlyValid_T_8 | out_20_earlyValid) | earlyWinner_4_0 | earlyWinner_4_1 | earlyWinner_4_2)) begin	// @[Arbiter.scala:98:79, :108:{14,15,36,41}, Xbar.scala:182:40]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & ~(~(_T_458 | out_20_earlyValid) | _T_458 | out_20_earlyValid)) begin	// @[Arbiter.scala:109:{14,15,36,41}, Xbar.scala:182:40]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:109:14]
          $error("Assertion failed\n    at Arbiter.scala:109 assert (!validQuals .reduce(_||_) || validQuals .reduce(_||_))\n");	// @[Arbiter.scala:109:14]
        if (`STOP_COND_)	// @[Arbiter.scala:109:14]
          $fatal;	// @[Arbiter.scala:109:14]
      end
      if (~reset & ~((~earlyWinner_5_0 | ~earlyWinner_5_1) & (~(earlyWinner_5_0 | earlyWinner_5_1) | ~earlyWinner_5_2))) begin	// @[Arbiter.scala:98:79, :105:53, :106:{13,61,64,67,82}]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:106:13]
          $error("Assertion failed\n    at Arbiter.scala:106 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:106:13]
        if (`STOP_COND_)	// @[Arbiter.scala:106:13]
          $fatal;	// @[Arbiter.scala:106:13]
      end
      if (~reset & ~(~(_sink_ACancel_earlyValid_T_16 | out_25_earlyValid) | earlyWinner_5_0 | earlyWinner_5_1 | earlyWinner_5_2)) begin	// @[Arbiter.scala:98:79, :108:{14,15,36,41}, Xbar.scala:182:40]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & ~(~(_T_530 | out_25_earlyValid) | _T_530 | out_25_earlyValid)) begin	// @[Arbiter.scala:109:{14,15,36,41}, Xbar.scala:182:40]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:109:14]
          $error("Assertion failed\n    at Arbiter.scala:109 assert (!validQuals .reduce(_||_) || validQuals .reduce(_||_))\n");	// @[Arbiter.scala:109:14]
        if (`STOP_COND_)	// @[Arbiter.scala:109:14]
          $fatal;	// @[Arbiter.scala:109:14]
      end
      if (~reset & ~((~earlyWinner_6_0 | ~earlyWinner_6_1) & (~(earlyWinner_6_0 | earlyWinner_6_1) | ~earlyWinner_6_2))) begin	// @[Arbiter.scala:98:79, :105:53, :106:{13,61,64,67,82}]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:106:13]
          $error("Assertion failed\n    at Arbiter.scala:106 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:106:13]
        if (`STOP_COND_)	// @[Arbiter.scala:106:13]
          $fatal;	// @[Arbiter.scala:106:13]
      end
      if (~reset & ~(~(_sink_ACancel_earlyValid_T_24 | out_30_earlyValid) | earlyWinner_6_0 | earlyWinner_6_1 | earlyWinner_6_2)) begin	// @[Arbiter.scala:98:79, :108:{14,15,36,41}, Xbar.scala:182:40]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & ~(~(_T_602 | out_30_earlyValid) | _T_602 | out_30_earlyValid)) begin	// @[Arbiter.scala:109:{14,15,36,41}, Xbar.scala:182:40]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:109:14]
          $error("Assertion failed\n    at Arbiter.scala:109 assert (!validQuals .reduce(_||_) || validQuals .reduce(_||_))\n");	// @[Arbiter.scala:109:14]
        if (`STOP_COND_)	// @[Arbiter.scala:109:14]
          $fatal;	// @[Arbiter.scala:109:14]
      end
      if (~reset & ~((~earlyWinner_7_0 | ~earlyWinner_7_1) & (~(earlyWinner_7_0 | earlyWinner_7_1) | ~earlyWinner_7_2))) begin	// @[Arbiter.scala:98:79, :105:53, :106:{13,61,64,67,82}]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:106:13]
          $error("Assertion failed\n    at Arbiter.scala:106 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:106:13]
        if (`STOP_COND_)	// @[Arbiter.scala:106:13]
          $fatal;	// @[Arbiter.scala:106:13]
      end
      if (~reset & ~(~(_sink_ACancel_earlyValid_T_32 | out_35_earlyValid) | earlyWinner_7_0 | earlyWinner_7_1 | earlyWinner_7_2)) begin	// @[Arbiter.scala:98:79, :108:{14,15,36,41}, Xbar.scala:182:40]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & ~(~(_T_674 | out_35_earlyValid) | _T_674 | out_35_earlyValid)) begin	// @[Arbiter.scala:109:{14,15,36,41}, Xbar.scala:182:40]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:109:14]
          $error("Assertion failed\n    at Arbiter.scala:109 assert (!validQuals .reduce(_||_) || validQuals .reduce(_||_))\n");	// @[Arbiter.scala:109:14]
        if (`STOP_COND_)	// @[Arbiter.scala:109:14]
          $fatal;	// @[Arbiter.scala:109:14]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        beatsLeft = _RANDOM_0[8:0];	// @[Arbiter.scala:88:30]
        readys_mask = _RANDOM_0[13:9];	// @[Arbiter.scala:24:23, :88:30]
        state_0 = _RANDOM_0[14];	// @[Arbiter.scala:88:30, :117:26]
        state_1 = _RANDOM_0[15];	// @[Arbiter.scala:88:30, :117:26]
        state_2 = _RANDOM_0[16];	// @[Arbiter.scala:88:30, :117:26]
        state_3 = _RANDOM_0[17];	// @[Arbiter.scala:88:30, :117:26]
        state_4 = _RANDOM_0[18];	// @[Arbiter.scala:88:30, :117:26]
        beatsLeft_1 = _RANDOM_0[27:19];	// @[Arbiter.scala:88:30]
        readys_mask_1 = {_RANDOM_0[31:28], _RANDOM_1[0]};	// @[Arbiter.scala:24:23, :88:30]
        state_1_0 = _RANDOM_1[1];	// @[Arbiter.scala:24:23, :117:26]
        state_1_1 = _RANDOM_1[2];	// @[Arbiter.scala:24:23, :117:26]
        state_1_2 = _RANDOM_1[3];	// @[Arbiter.scala:24:23, :117:26]
        state_1_3 = _RANDOM_1[4];	// @[Arbiter.scala:24:23, :117:26]
        state_1_4 = _RANDOM_1[5];	// @[Arbiter.scala:24:23, :117:26]
        beatsLeft_2 = _RANDOM_1[14:6];	// @[Arbiter.scala:24:23, :88:30]
        readys_mask_2 = _RANDOM_1[19:15];	// @[Arbiter.scala:24:23]
        state_2_0 = _RANDOM_1[20];	// @[Arbiter.scala:24:23, :117:26]
        state_2_1 = _RANDOM_1[21];	// @[Arbiter.scala:24:23, :117:26]
        state_2_2 = _RANDOM_1[22];	// @[Arbiter.scala:24:23, :117:26]
        state_2_3 = _RANDOM_1[23];	// @[Arbiter.scala:24:23, :117:26]
        state_2_4 = _RANDOM_1[24];	// @[Arbiter.scala:24:23, :117:26]
        beatsLeft_3 = {_RANDOM_1[31:25], _RANDOM_2[1:0]};	// @[Arbiter.scala:24:23, :88:30]
        readys_mask_3 = _RANDOM_2[4:2];	// @[Arbiter.scala:24:23, :88:30]
        state_3_0 = _RANDOM_2[5];	// @[Arbiter.scala:88:30, :117:26]
        state_3_1 = _RANDOM_2[6];	// @[Arbiter.scala:88:30, :117:26]
        state_3_2 = _RANDOM_2[7];	// @[Arbiter.scala:88:30, :117:26]
        beatsLeft_4 = _RANDOM_2[16:8];	// @[Arbiter.scala:88:30]
        readys_mask_4 = _RANDOM_2[19:17];	// @[Arbiter.scala:24:23, :88:30]
        state_4_0 = _RANDOM_2[20];	// @[Arbiter.scala:88:30, :117:26]
        state_4_1 = _RANDOM_2[21];	// @[Arbiter.scala:88:30, :117:26]
        state_4_2 = _RANDOM_2[22];	// @[Arbiter.scala:88:30, :117:26]
        beatsLeft_5 = _RANDOM_2[31:23];	// @[Arbiter.scala:88:30]
        readys_mask_5 = _RANDOM_3[2:0];	// @[Arbiter.scala:24:23]
        state_5_0 = _RANDOM_3[3];	// @[Arbiter.scala:24:23, :117:26]
        state_5_1 = _RANDOM_3[4];	// @[Arbiter.scala:24:23, :117:26]
        state_5_2 = _RANDOM_3[5];	// @[Arbiter.scala:24:23, :117:26]
        beatsLeft_6 = _RANDOM_3[14:6];	// @[Arbiter.scala:24:23, :88:30]
        readys_mask_6 = _RANDOM_3[17:15];	// @[Arbiter.scala:24:23]
        state_6_0 = _RANDOM_3[18];	// @[Arbiter.scala:24:23, :117:26]
        state_6_1 = _RANDOM_3[19];	// @[Arbiter.scala:24:23, :117:26]
        state_6_2 = _RANDOM_3[20];	// @[Arbiter.scala:24:23, :117:26]
        beatsLeft_7 = _RANDOM_3[29:21];	// @[Arbiter.scala:24:23, :88:30]
        readys_mask_7 = {_RANDOM_3[31:30], _RANDOM_4[0]};	// @[Arbiter.scala:24:23]
        state_7_0 = _RANDOM_4[1];	// @[Arbiter.scala:24:23, :117:26]
        state_7_1 = _RANDOM_4[2];	// @[Arbiter.scala:24:23, :117:26]
        state_7_2 = _RANDOM_4[3];	// @[Arbiter.scala:24:23, :117:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign auto_in_4_a_ready = requestAIO_4_0 & auto_out_0_a_ready & allowed_4 | requestAIO_4_1 & auto_out_1_a_ready & allowed_1_4 | requestAIO_4_2 & auto_out_2_a_ready & allowed_2_4;	// @[Arbiter.scala:122:24, Mux.scala:27:73, Parameters.scala:137:65, Xbar.scala:366:92]
  assign auto_in_4_d_valid = out_36_valid;	// @[Arbiter.scala:126:29]
  assign auto_in_4_d_bits_opcode = (muxStateEarly_7_0 ? auto_out_0_d_bits_opcode : 3'h0) | (muxStateEarly_7_1 ? auto_out_1_d_bits_opcode : 3'h0) | (muxStateEarly_7_2 ? auto_out_2_d_bits_opcode : 3'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_4_d_bits_param = (muxStateEarly_7_0 ? auto_out_0_d_bits_param : 2'h0) | (muxStateEarly_7_1 ? auto_out_1_d_bits_param : 2'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_4_d_bits_size = (muxStateEarly_7_0 ? auto_out_0_d_bits_size : 4'h0) | (muxStateEarly_7_1 ? out_34_bits_size : 4'h0) | (muxStateEarly_7_2 ? out_35_bits_size : 4'h0);	// @[Arbiter.scala:118:30, BundleMap.scala:247:19, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_4_d_bits_source = muxStateEarly_7_0 & auto_out_0_d_bits_source[0] | muxStateEarly_7_1 & auto_out_1_d_bits_source[0] | muxStateEarly_7_2 & auto_out_2_d_bits_source[0];	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_4_d_bits_sink = (muxStateEarly_7_0 ? out_33_bits_sink : 2'h0) | (muxStateEarly_7_1 ? auto_out_1_d_bits_sink : 2'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, Xbar.scala:326:28]
  assign auto_in_4_d_bits_denied = muxStateEarly_7_0 & auto_out_0_d_bits_denied | muxStateEarly_7_1 & auto_out_1_d_bits_denied;	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_4_d_bits_data = (muxStateEarly_7_0 ? auto_out_0_d_bits_data : 64'h0) | (muxStateEarly_7_1 ? auto_out_1_d_bits_data : 64'h0) | (muxStateEarly_7_2 ? auto_out_2_d_bits_data : 64'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_4_d_bits_corrupt = muxStateEarly_7_0 & auto_out_0_d_bits_corrupt | muxStateEarly_7_1 & auto_out_1_d_bits_corrupt;	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_3_a_ready = requestAIO_3_0 & auto_out_0_a_ready & allowed_3 | requestAIO_3_1 & auto_out_1_a_ready & allowed_1_3 | requestAIO_3_2 & auto_out_2_a_ready & allowed_2_3;	// @[Arbiter.scala:122:24, Mux.scala:27:73, Parameters.scala:137:65, Xbar.scala:366:92]
  assign auto_in_3_d_valid = out_31_valid;	// @[Arbiter.scala:126:29]
  assign auto_in_3_d_bits_opcode = (muxStateEarly_6_0 ? auto_out_0_d_bits_opcode : 3'h0) | (muxStateEarly_6_1 ? auto_out_1_d_bits_opcode : 3'h0) | (muxStateEarly_6_2 ? auto_out_2_d_bits_opcode : 3'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_3_d_bits_param = (muxStateEarly_6_0 ? auto_out_0_d_bits_param : 2'h0) | (muxStateEarly_6_1 ? auto_out_1_d_bits_param : 2'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_3_d_bits_size = (muxStateEarly_6_0 ? auto_out_0_d_bits_size : 4'h0) | (muxStateEarly_6_1 ? out_34_bits_size : 4'h0) | (muxStateEarly_6_2 ? out_35_bits_size : 4'h0);	// @[Arbiter.scala:118:30, BundleMap.scala:247:19, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_3_d_bits_source = muxStateEarly_6_0 & auto_out_0_d_bits_source[0] | muxStateEarly_6_1 & auto_out_1_d_bits_source[0] | muxStateEarly_6_2 & auto_out_2_d_bits_source[0];	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_3_d_bits_sink = (muxStateEarly_6_0 ? out_33_bits_sink : 2'h0) | (muxStateEarly_6_1 ? auto_out_1_d_bits_sink : 2'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, Xbar.scala:326:28]
  assign auto_in_3_d_bits_denied = muxStateEarly_6_0 & auto_out_0_d_bits_denied | muxStateEarly_6_1 & auto_out_1_d_bits_denied;	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_3_d_bits_data = (muxStateEarly_6_0 ? auto_out_0_d_bits_data : 64'h0) | (muxStateEarly_6_1 ? auto_out_1_d_bits_data : 64'h0) | (muxStateEarly_6_2 ? auto_out_2_d_bits_data : 64'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_3_d_bits_corrupt = muxStateEarly_6_0 & auto_out_0_d_bits_corrupt | muxStateEarly_6_1 & auto_out_1_d_bits_corrupt;	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_2_a_ready = requestAIO_2_0 & auto_out_0_a_ready & allowed_2 | requestAIO_2_1 & auto_out_1_a_ready & allowed_1_2 | requestAIO_2_2 & auto_out_2_a_ready & allowed_2_2;	// @[Arbiter.scala:122:24, Mux.scala:27:73, Parameters.scala:137:65, Xbar.scala:366:92]
  assign auto_in_2_d_valid = out_26_valid;	// @[Arbiter.scala:126:29]
  assign auto_in_2_d_bits_opcode = (muxStateEarly_5_0 ? auto_out_0_d_bits_opcode : 3'h0) | (muxStateEarly_5_1 ? auto_out_1_d_bits_opcode : 3'h0) | (muxStateEarly_5_2 ? auto_out_2_d_bits_opcode : 3'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_2_d_bits_param = (muxStateEarly_5_0 ? auto_out_0_d_bits_param : 2'h0) | (muxStateEarly_5_1 ? auto_out_1_d_bits_param : 2'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_2_d_bits_size = (muxStateEarly_5_0 ? auto_out_0_d_bits_size : 4'h0) | (muxStateEarly_5_1 ? out_34_bits_size : 4'h0) | (muxStateEarly_5_2 ? out_35_bits_size : 4'h0);	// @[Arbiter.scala:118:30, BundleMap.scala:247:19, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_2_d_bits_source = muxStateEarly_5_0 & auto_out_0_d_bits_source[0] | muxStateEarly_5_1 & auto_out_1_d_bits_source[0] | muxStateEarly_5_2 & auto_out_2_d_bits_source[0];	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_2_d_bits_sink = (muxStateEarly_5_0 ? out_33_bits_sink : 2'h0) | (muxStateEarly_5_1 ? auto_out_1_d_bits_sink : 2'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, Xbar.scala:326:28]
  assign auto_in_2_d_bits_denied = muxStateEarly_5_0 & auto_out_0_d_bits_denied | muxStateEarly_5_1 & auto_out_1_d_bits_denied;	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_2_d_bits_data = (muxStateEarly_5_0 ? auto_out_0_d_bits_data : 64'h0) | (muxStateEarly_5_1 ? auto_out_1_d_bits_data : 64'h0) | (muxStateEarly_5_2 ? auto_out_2_d_bits_data : 64'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_2_d_bits_corrupt = muxStateEarly_5_0 & auto_out_0_d_bits_corrupt | muxStateEarly_5_1 & auto_out_1_d_bits_corrupt;	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_1_a_ready = requestAIO_1_0 & auto_out_0_a_ready & allowed_1 | requestAIO_1_1 & auto_out_1_a_ready & allowed_1_1 | requestAIO_1_2 & auto_out_2_a_ready & allowed_2_1;	// @[Arbiter.scala:122:24, Mux.scala:27:73, Parameters.scala:137:65, Xbar.scala:366:92]
  assign auto_in_1_d_valid = out_21_valid;	// @[Arbiter.scala:126:29]
  assign auto_in_1_d_bits_opcode = (muxStateEarly_4_0 ? auto_out_0_d_bits_opcode : 3'h0) | (muxStateEarly_4_1 ? auto_out_1_d_bits_opcode : 3'h0) | (muxStateEarly_4_2 ? auto_out_2_d_bits_opcode : 3'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_1_d_bits_param = (muxStateEarly_4_0 ? auto_out_0_d_bits_param : 2'h0) | (muxStateEarly_4_1 ? auto_out_1_d_bits_param : 2'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_1_d_bits_size = (muxStateEarly_4_0 ? auto_out_0_d_bits_size : 4'h0) | (muxStateEarly_4_1 ? out_34_bits_size : 4'h0) | (muxStateEarly_4_2 ? out_35_bits_size : 4'h0);	// @[Arbiter.scala:118:30, BundleMap.scala:247:19, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_1_d_bits_source = muxStateEarly_4_0 & auto_out_0_d_bits_source[0] | muxStateEarly_4_1 & auto_out_1_d_bits_source[0] | muxStateEarly_4_2 & auto_out_2_d_bits_source[0];	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_1_d_bits_sink = (muxStateEarly_4_0 ? out_33_bits_sink : 2'h0) | (muxStateEarly_4_1 ? auto_out_1_d_bits_sink : 2'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, Xbar.scala:326:28]
  assign auto_in_1_d_bits_denied = muxStateEarly_4_0 & auto_out_0_d_bits_denied | muxStateEarly_4_1 & auto_out_1_d_bits_denied;	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_1_d_bits_data = (muxStateEarly_4_0 ? auto_out_0_d_bits_data : 64'h0) | (muxStateEarly_4_1 ? auto_out_1_d_bits_data : 64'h0) | (muxStateEarly_4_2 ? auto_out_2_d_bits_data : 64'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_1_d_bits_corrupt = muxStateEarly_4_0 & auto_out_0_d_bits_corrupt | muxStateEarly_4_1 & auto_out_1_d_bits_corrupt;	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_0_a_ready = requestAIO_0_0 & auto_out_0_a_ready & allowed_0 | requestAIO_0_1 & auto_out_1_a_ready & allowed_1_0 | requestAIO_0_2 & auto_out_2_a_ready & allowed_2_0;	// @[Arbiter.scala:122:24, Mux.scala:27:73, Parameters.scala:137:65, Xbar.scala:366:92]
  assign auto_in_0_d_valid = out_16_valid;	// @[Arbiter.scala:126:29]
  assign auto_in_0_d_bits_opcode = (muxStateEarly_3_0 ? auto_out_0_d_bits_opcode : 3'h0) | (muxStateEarly_3_1 ? auto_out_1_d_bits_opcode : 3'h0) | (muxStateEarly_3_2 ? auto_out_2_d_bits_opcode : 3'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_0_d_bits_param = (muxStateEarly_3_0 ? auto_out_0_d_bits_param : 2'h0) | (muxStateEarly_3_1 ? auto_out_1_d_bits_param : 2'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_0_d_bits_size = (muxStateEarly_3_0 ? auto_out_0_d_bits_size : 4'h0) | (muxStateEarly_3_1 ? out_34_bits_size : 4'h0) | (muxStateEarly_3_2 ? out_35_bits_size : 4'h0);	// @[Arbiter.scala:118:30, BundleMap.scala:247:19, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_0_d_bits_source = (muxStateEarly_3_0 ? auto_out_0_d_bits_source[3:0] : 4'h0) | (muxStateEarly_3_1 ? auto_out_1_d_bits_source[3:0] : 4'h0) | (muxStateEarly_3_2 ? auto_out_2_d_bits_source[3:0] : 4'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_0_d_bits_sink = (muxStateEarly_3_0 ? out_33_bits_sink : 2'h0) | (muxStateEarly_3_1 ? auto_out_1_d_bits_sink : 2'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, Xbar.scala:326:28]
  assign auto_in_0_d_bits_denied = muxStateEarly_3_0 & auto_out_0_d_bits_denied | muxStateEarly_3_1 & auto_out_1_d_bits_denied;	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_in_0_d_bits_data = (muxStateEarly_3_0 ? auto_out_0_d_bits_data : 64'h0) | (muxStateEarly_3_1 ? auto_out_1_d_bits_data : 64'h0) | (muxStateEarly_3_2 ? auto_out_2_d_bits_data : 64'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_in_0_d_bits_corrupt = muxStateEarly_3_0 & auto_out_0_d_bits_corrupt | muxStateEarly_3_1 & auto_out_1_d_bits_corrupt;	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_out_2_a_valid = bundleOut_2_out_1_valid;	// @[Arbiter.scala:126:29]
  assign auto_out_2_a_bits_opcode = (muxStateEarly_2_0 ? auto_in_0_a_bits_opcode : 3'h0) | (muxStateEarly_2_1 ? auto_in_1_a_bits_opcode : 3'h0) | (muxStateEarly_2_2 ? auto_in_2_a_bits_opcode : 3'h0) | (muxStateEarly_2_3 ? auto_in_3_a_bits_opcode : 3'h0) | (muxStateEarly_2_4 ? auto_in_4_a_bits_opcode : 3'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_2_a_bits_size = (muxStateEarly_2_0 ? auto_in_0_a_bits_size[2:0] : 3'h0) | (muxStateEarly_2_1 ? auto_in_1_a_bits_size[2:0] : 3'h0) | (muxStateEarly_2_2 ? auto_in_2_a_bits_size[2:0] : 3'h0) | (muxStateEarly_2_3 ? auto_in_3_a_bits_size[2:0] : 3'h0) | (muxStateEarly_2_4 ? auto_in_4_a_bits_size[2:0] : 3'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_2_a_bits_source = (muxStateEarly_2_0 ? portsAOI_filtered_2_bits_source : 5'h0) | (muxStateEarly_2_1 ? portsAOI_filtered_1_2_bits_source : 5'h0) | (muxStateEarly_2_2 ? portsAOI_filtered_2_2_bits_source : 5'h0) | (muxStateEarly_2_3 ? portsAOI_filtered_3_2_bits_source : 5'h0) | (muxStateEarly_2_4 ? portsAOI_filtered_4_2_bits_source : 5'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, Xbar.scala:240:{29,55}, :265:23]
  assign auto_out_2_a_bits_address = (muxStateEarly_2_0 ? auto_in_0_a_bits_address : 32'h0) | (muxStateEarly_2_1 ? auto_in_1_a_bits_address : 32'h0) | (muxStateEarly_2_2 ? auto_in_2_a_bits_address : 32'h0) | (muxStateEarly_2_3 ? auto_in_3_a_bits_address : 32'h0) | (muxStateEarly_2_4 ? auto_in_4_a_bits_address : 32'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_2_a_bits_mask = (muxStateEarly_2_0 ? auto_in_0_a_bits_mask : 8'h0) | (muxStateEarly_2_1 ? auto_in_1_a_bits_mask : 8'h0) | (muxStateEarly_2_2 ? auto_in_2_a_bits_mask : 8'h0) | (muxStateEarly_2_3 ? auto_in_3_a_bits_mask : 8'h0) | (muxStateEarly_2_4 ? auto_in_4_a_bits_mask : 8'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_2_a_bits_data = (muxStateEarly_2_0 ? auto_in_0_a_bits_data : 64'h0) | (muxStateEarly_2_1 ? auto_in_1_a_bits_data : 64'h0) | (muxStateEarly_2_2 ? auto_in_2_a_bits_data : 64'h0) | (muxStateEarly_2_3 ? auto_in_3_a_bits_data : 64'h0) | (muxStateEarly_2_4 ? auto_in_4_a_bits_data : 64'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_2_d_ready = ~(auto_out_2_d_bits_source[4]) & auto_in_0_d_ready & allowed_3_2 | requestDOI_2_1 & auto_in_1_d_ready & allowed_4_2 | requestDOI_2_2 & auto_in_2_d_ready & allowed_5_2 | requestDOI_2_3 & auto_in_3_d_ready & allowed_6_2 | requestDOI_2_4 & auto_in_4_d_ready & allowed_7_2;	// @[Arbiter.scala:122:24, Mux.scala:27:73, Parameters.scala:54:{10,32}]
  assign auto_out_1_a_valid = bundleOut_1_out_1_valid;	// @[Arbiter.scala:126:29]
  assign auto_out_1_a_bits_opcode = (muxStateEarly_1_0 ? auto_in_0_a_bits_opcode : 3'h0) | (muxStateEarly_1_1 ? auto_in_1_a_bits_opcode : 3'h0) | (muxStateEarly_1_2 ? auto_in_2_a_bits_opcode : 3'h0) | (muxStateEarly_1_3 ? auto_in_3_a_bits_opcode : 3'h0) | (muxStateEarly_1_4 ? auto_in_4_a_bits_opcode : 3'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_1_a_bits_param = (muxStateEarly_1_0 ? auto_in_0_a_bits_param : 3'h0) | (muxStateEarly_1_1 ? auto_in_1_a_bits_param : 3'h0) | (muxStateEarly_1_2 ? auto_in_2_a_bits_param : 3'h0) | (muxStateEarly_1_3 ? auto_in_3_a_bits_param : 3'h0) | (muxStateEarly_1_4 ? auto_in_4_a_bits_param : 3'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_1_a_bits_size = (muxStateEarly_1_0 ? auto_in_0_a_bits_size[2:0] : 3'h0) | (muxStateEarly_1_1 ? auto_in_1_a_bits_size[2:0] : 3'h0) | (muxStateEarly_1_2 ? auto_in_2_a_bits_size[2:0] : 3'h0) | (muxStateEarly_1_3 ? auto_in_3_a_bits_size[2:0] : 3'h0) | (muxStateEarly_1_4 ? auto_in_4_a_bits_size[2:0] : 3'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_1_a_bits_source = (muxStateEarly_1_0 ? portsAOI_filtered_2_bits_source : 5'h0) | (muxStateEarly_1_1 ? portsAOI_filtered_1_2_bits_source : 5'h0) | (muxStateEarly_1_2 ? portsAOI_filtered_2_2_bits_source : 5'h0) | (muxStateEarly_1_3 ? portsAOI_filtered_3_2_bits_source : 5'h0) | (muxStateEarly_1_4 ? portsAOI_filtered_4_2_bits_source : 5'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, Xbar.scala:240:{29,55}, :265:23]
  assign auto_out_1_a_bits_address = (muxStateEarly_1_0 ? auto_in_0_a_bits_address[30:0] : 31'h0) | (muxStateEarly_1_1 ? auto_in_1_a_bits_address[30:0] : 31'h0) | (muxStateEarly_1_2 ? auto_in_2_a_bits_address[30:0] : 31'h0) | (muxStateEarly_1_3 ? auto_in_3_a_bits_address[30:0] : 31'h0) | (muxStateEarly_1_4 ? auto_in_4_a_bits_address[30:0] : 31'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_1_a_bits_mask = (muxStateEarly_1_0 ? auto_in_0_a_bits_mask : 8'h0) | (muxStateEarly_1_1 ? auto_in_1_a_bits_mask : 8'h0) | (muxStateEarly_1_2 ? auto_in_2_a_bits_mask : 8'h0) | (muxStateEarly_1_3 ? auto_in_3_a_bits_mask : 8'h0) | (muxStateEarly_1_4 ? auto_in_4_a_bits_mask : 8'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_1_a_bits_data = (muxStateEarly_1_0 ? auto_in_0_a_bits_data : 64'h0) | (muxStateEarly_1_1 ? auto_in_1_a_bits_data : 64'h0) | (muxStateEarly_1_2 ? auto_in_2_a_bits_data : 64'h0) | (muxStateEarly_1_3 ? auto_in_3_a_bits_data : 64'h0) | (muxStateEarly_1_4 ? auto_in_4_a_bits_data : 64'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_1_d_ready = ~(auto_out_1_d_bits_source[4]) & auto_in_0_d_ready & allowed_3_1 | requestDOI_1_1 & auto_in_1_d_ready & allowed_4_1 | requestDOI_1_2 & auto_in_2_d_ready & allowed_5_1 | requestDOI_1_3 & auto_in_3_d_ready & allowed_6_1 | requestDOI_1_4 & auto_in_4_d_ready & allowed_7_1;	// @[Arbiter.scala:122:24, Mux.scala:27:73, Parameters.scala:54:{10,32}]
  assign auto_out_0_a_valid = x1_out_1_valid;	// @[Arbiter.scala:126:29]
  assign auto_out_0_a_bits_opcode = (muxStateEarly_0 ? auto_in_0_a_bits_opcode : 3'h0) | (muxStateEarly_1 ? auto_in_1_a_bits_opcode : 3'h0) | (muxStateEarly_2 ? auto_in_2_a_bits_opcode : 3'h0) | (muxStateEarly_3 ? auto_in_3_a_bits_opcode : 3'h0) | (muxStateEarly_4 ? auto_in_4_a_bits_opcode : 3'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_0_a_bits_param = (muxStateEarly_0 ? auto_in_0_a_bits_param : 3'h0) | (muxStateEarly_1 ? auto_in_1_a_bits_param : 3'h0) | (muxStateEarly_2 ? auto_in_2_a_bits_param : 3'h0) | (muxStateEarly_3 ? auto_in_3_a_bits_param : 3'h0) | (muxStateEarly_4 ? auto_in_4_a_bits_param : 3'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_0_a_bits_size = (muxStateEarly_0 ? auto_in_0_a_bits_size : 4'h0) | (muxStateEarly_1 ? auto_in_1_a_bits_size : 4'h0) | (muxStateEarly_2 ? auto_in_2_a_bits_size : 4'h0) | (muxStateEarly_3 ? auto_in_3_a_bits_size : 4'h0) | (muxStateEarly_4 ? auto_in_4_a_bits_size : 4'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_0_a_bits_source = (muxStateEarly_0 ? portsAOI_filtered_2_bits_source : 5'h0) | (muxStateEarly_1 ? portsAOI_filtered_1_2_bits_source : 5'h0) | (muxStateEarly_2 ? portsAOI_filtered_2_2_bits_source : 5'h0) | (muxStateEarly_3 ? portsAOI_filtered_3_2_bits_source : 5'h0) | (muxStateEarly_4 ? portsAOI_filtered_4_2_bits_source : 5'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, Xbar.scala:240:{29,55}, :265:23]
  assign auto_out_0_a_bits_address = (muxStateEarly_0 ? auto_in_0_a_bits_address[30:0] : 31'h0) | (muxStateEarly_1 ? auto_in_1_a_bits_address[30:0] : 31'h0) | (muxStateEarly_2 ? auto_in_2_a_bits_address[30:0] : 31'h0) | (muxStateEarly_3 ? auto_in_3_a_bits_address[30:0] : 31'h0) | (muxStateEarly_4 ? auto_in_4_a_bits_address[30:0] : 31'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_0_a_bits_mask = (muxStateEarly_0 ? auto_in_0_a_bits_mask : 8'h0) | (muxStateEarly_1 ? auto_in_1_a_bits_mask : 8'h0) | (muxStateEarly_2 ? auto_in_2_a_bits_mask : 8'h0) | (muxStateEarly_3 ? auto_in_3_a_bits_mask : 8'h0) | (muxStateEarly_4 ? auto_in_4_a_bits_mask : 8'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_0_a_bits_data = (muxStateEarly_0 ? auto_in_0_a_bits_data : 64'h0) | (muxStateEarly_1 ? auto_in_1_a_bits_data : 64'h0) | (muxStateEarly_2 ? auto_in_2_a_bits_data : 64'h0) | (muxStateEarly_3 ? auto_in_3_a_bits_data : 64'h0) | (muxStateEarly_4 ? auto_in_4_a_bits_data : 64'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, Mux.scala:27:73]
  assign auto_out_0_a_bits_corrupt = muxStateEarly_0 & auto_in_0_a_bits_corrupt | muxStateEarly_1 & auto_in_1_a_bits_corrupt | muxStateEarly_2 & auto_in_2_a_bits_corrupt | muxStateEarly_3 & auto_in_3_a_bits_corrupt | muxStateEarly_4 & auto_in_4_a_bits_corrupt;	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_out_0_d_ready = ~(auto_out_0_d_bits_source[4]) & auto_in_0_d_ready & allowed_3_0 | requestDOI_0_1 & auto_in_1_d_ready & allowed_4_0 | requestDOI_0_2 & auto_in_2_d_ready & allowed_5_0 | requestDOI_0_3 & auto_in_3_d_ready & allowed_6_0 | requestDOI_0_4 & auto_in_4_d_ready & allowed_7_0;	// @[Arbiter.scala:122:24, Mux.scala:27:73, Parameters.scala:54:{10,32}]
endmodule

