;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -14, <-20
	DJN -1, @-20
	MOV 0, @209
	SPL 0, 902
	SPL 0, 902
	JMN 2, #8
	JMN 2, #8
	DAT <0, #139
	MOV -1, <-20
	SPL @12, #200
	SPL @12, #200
	CMP -207, <-120
	SUB @121, 103
	DJN @300, 90
	SUB #12, @200
	SUB #12, @200
	DAT #0, <132
	SPL @12, #200
	SPL @12, #200
	SUB 12, @10
	SUB 12, @10
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SPL 12, #10
	SUB 12, @10
	DJN -1, @-20
	SUB #12, @200
	SUB #12, @200
	ADD <-30, 9
	ADD 210, 64
	ADD 210, 64
	SLT -0, 1
	ADD -1, <-20
	SPL <-127, 100
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	MOV -14, <-20
	MOV -14, <-20
	SPL -207, @-120
	JMZ 0, #2
	SPL 0, <802
	MOV -14, <-20
	CMP -207, <-120
	MOV -1, <-20
	SPL -207, @-120
