Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: Restador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Restador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Restador"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Restador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Restador.vhd" in Library work.
Architecture behavioral of Entity restador is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Restador> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Restador> in library <work> (Architecture <behavioral>).
Entity <Restador> analyzed. Unit <Restador> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Restador>.
    Related source file is "C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Restador.vhd".
WARNING:Xst:1780 - Signal <mantisa_des_not> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bit_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bit_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 24-bit latch for signal <mantisa_des>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <carry_resta_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <carry_resta_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 24-bit latch for signal <mantisa_restada>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 24-bit latch for signal <mantisa_no_desplazada>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 24-bit subtractor for signal <mantisa_restada$sub0000> created at line 68.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Restador> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 24-bit subtractor                                     : 1
# Latches                                              : 5
 1-bit latch                                           : 2
 24-bit latch                                          : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 24-bit subtractor                                     : 1
# Latches                                              : 5
 1-bit latch                                           : 2
 24-bit latch                                          : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <mantisa_no_desplazada_23> (without init value) has a constant value of 0 in block <Restador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mantisa_des_23> (without init value) has a constant value of 0 in block <Restador>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Restador> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Restador, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Restador.ngr
Top Level Output File Name         : Restador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 73

Cell Usage :
# BELS                             : 110
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 25
#      LUT3                        : 24
#      LUT4                        : 5
#      MUXCY                       : 29
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 72
#      LDE_1                       : 70
#      LDP_1                       : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 73
#      IBUF                        : 48
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       41  out of   4656     0%  
 Number of Slice Flip Flops:             70  out of   9312     0%  
 Number of 4 input LUTs:                 55  out of   9312     0%  
 Number of IOs:                          73
 Number of bonded IOBs:                  73  out of    232    31%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------+---------------------------------+-------+
Clock Signal                                              | Clock buffer(FF name)           | Load  |
----------------------------------------------------------+---------------------------------+-------+
mantisas_iguales                                          | IBUF+BUFG                       | 2     |
mantisa_des_cmp_eq00001(mantisa_des_cmp_eq0000_wg_cy<5>:O)| BUFG(*)(mantisa_no_desplazada_0)| 70    |
----------------------------------------------------------+---------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------+------------------------+-------+
Control Signal                                            | Buffer(FF name)        | Load  |
----------------------------------------------------------+------------------------+-------+
mantisa_des_cmp_eq00001(mantisa_des_cmp_eq0000_wg_cy<5>:O)| NONE(carry_resta_0)    | 2     |
----------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.849ns (Maximum Frequency: 206.228MHz)
   Minimum input arrival time before clock: 5.011ns
   Maximum output required time after clock: 5.571ns
   Maximum combinational path delay: 9.266ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mantisa_des_cmp_eq00001'
  Clock period: 4.849ns (frequency: 206.228MHz)
  Total number of paths / destination ports: 874 / 24
-------------------------------------------------------------------------
Delay:               4.849ns (Levels of Logic = 25)
  Source:            mantisa_no_desplazada_0 (LATCH)
  Destination:       mantisa_restada_23 (LATCH)
  Source Clock:      mantisa_des_cmp_eq00001 rising
  Destination Clock: mantisa_des_cmp_eq00001 rising

  Data Path: mantisa_no_desplazada_0 to mantisa_restada_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.676   0.595  mantisa_no_desplazada_0 (mantisa_no_desplazada_0)
     LUT2:I0->O            1   0.704   0.000  Msub_mantisa_restada_sub0000_lut<0> (Msub_mantisa_restada_sub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Msub_mantisa_restada_sub0000_cy<0> (Msub_mantisa_restada_sub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<1> (Msub_mantisa_restada_sub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<2> (Msub_mantisa_restada_sub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<3> (Msub_mantisa_restada_sub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<4> (Msub_mantisa_restada_sub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<5> (Msub_mantisa_restada_sub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<6> (Msub_mantisa_restada_sub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<7> (Msub_mantisa_restada_sub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<8> (Msub_mantisa_restada_sub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<9> (Msub_mantisa_restada_sub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<10> (Msub_mantisa_restada_sub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<11> (Msub_mantisa_restada_sub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<12> (Msub_mantisa_restada_sub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<13> (Msub_mantisa_restada_sub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<14> (Msub_mantisa_restada_sub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<15> (Msub_mantisa_restada_sub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<16> (Msub_mantisa_restada_sub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<17> (Msub_mantisa_restada_sub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<18> (Msub_mantisa_restada_sub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<19> (Msub_mantisa_restada_sub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<20> (Msub_mantisa_restada_sub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Msub_mantisa_restada_sub0000_cy<21> (Msub_mantisa_restada_sub0000_cy<21>)
     MUXCY:CI->O           0   0.059   0.000  Msub_mantisa_restada_sub0000_cy<22> (Msub_mantisa_restada_sub0000_cy<22>)
     XORCY:CI->O           1   0.804   0.000  Msub_mantisa_restada_sub0000_xor<23> (mantisa_restada_sub0000<23>)
     LDE_1:D                   0.308          mantisa_restada_23
    ----------------------------------------
    Total                      4.849ns (4.254ns logic, 0.595ns route)
                                       (87.7% logic, 12.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mantisas_iguales'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.852ns (Levels of Logic = 2)
  Source:            expnt_iguales (PAD)
  Destination:       carry_resta_1 (LATCH)
  Destination Clock: mantisas_iguales rising

  Data Path: expnt_iguales to carry_resta_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  expnt_iguales_IBUF (expnt_iguales_IBUF)
     LUT2:I0->O            1   0.704   0.000  carry_resta_1_mux00021 (carry_resta_1_mux0002)
     LDP_1:D                   0.308          carry_resta_1
    ----------------------------------------
    Total                      2.852ns (2.230ns logic, 0.622ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mantisa_des_cmp_eq00001'
  Total number of paths / destination ports: 116 / 116
-------------------------------------------------------------------------
Offset:              5.011ns (Levels of Logic = 2)
  Source:            mantisas_iguales (PAD)
  Destination:       mantisa_no_desplazada_0 (LATCH)
  Destination Clock: mantisa_des_cmp_eq00001 rising

  Data Path: mantisas_iguales to mantisa_no_desplazada_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.218   1.260  mantisas_iguales_IBUF (mantisas_iguales_IBUF1)
     INV:I->O             70   0.704   1.274  mantisa_des_0_0_not00001_INV_0 (mantisa_des_0_0_not0000)
     LDE_1:GE                  0.555          mantisa_des_0
    ----------------------------------------
    Total                      5.011ns (2.477ns logic, 2.534ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mantisas_iguales'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            carry_resta_1 (LATCH)
  Destination:       carry_resta<1> (PAD)
  Source Clock:      mantisas_iguales rising

  Data Path: carry_resta_1 to carry_resta<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP_1:G->Q            1   0.676   0.420  carry_resta_1 (carry_resta_1)
     OBUF:I->O                 3.272          carry_resta_1_OBUF (carry_resta<1>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mantisa_des_cmp_eq00001'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              5.571ns (Levels of Logic = 2)
  Source:            mantisa_restada_22 (LATCH)
  Destination:       resultado_resta<22> (PAD)
  Source Clock:      mantisa_des_cmp_eq00001 rising

  Data Path: mantisa_restada_22 to resultado_resta<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.676   0.499  mantisa_restada_22 (mantisa_restada_22)
     LUT3:I1->O            1   0.704   0.420  resultado_resta<22>1 (resultado_resta_22_OBUF)
     OBUF:I->O                 3.272          resultado_resta_22_OBUF (resultado_resta<22>)
    ----------------------------------------
    Total                      5.571ns (4.652ns logic, 0.919ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 552 / 23
-------------------------------------------------------------------------
Delay:               9.266ns (Levels of Logic = 10)
  Source:            mantisa_desplazada_res<8> (PAD)
  Destination:       resultado_resta<22> (PAD)

  Data Path: mantisa_desplazada_res<8> to resultado_resta<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  mantisa_desplazada_res_8_IBUF (mantisa_desplazada_res_8_IBUF)
     LUT3:I0->O            1   0.704   0.000  mantisa_des_cmp_eq0000_wg_lut<0> (mantisa_des_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  mantisa_des_cmp_eq0000_wg_cy<0> (mantisa_des_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  mantisa_des_cmp_eq0000_wg_cy<1> (mantisa_des_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  mantisa_des_cmp_eq0000_wg_cy<2> (mantisa_des_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  mantisa_des_cmp_eq0000_wg_cy<3> (mantisa_des_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  mantisa_des_cmp_eq0000_wg_cy<4> (mantisa_des_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O          26   0.331   1.295  mantisa_des_cmp_eq0000_wg_cy<5> (mantisa_des_cmp_eq00001)
     LUT3:I2->O            1   0.704   0.420  resultado_resta<9>1 (resultado_resta_9_OBUF)
     OBUF:I->O                 3.272          resultado_resta_9_OBUF (resultado_resta<9>)
    ----------------------------------------
    Total                      9.266ns (6.929ns logic, 2.337ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.44 secs
 
--> 

Total memory usage is 298108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    0 (   0 filtered)

