<?xml version="1.0" encoding="UTF-8"?>
<RootFolder label="XDC" treetype="folder" language="XDC">

  <Folder label="Timing Constraints" treetype="folder">
    <SubFolder label="Clocks" treetype="folder">
          <Template label="Clock constraint on input port" treetype="template">
create_clock -name &lt;clock_name&gt; -period &lt;period&gt; [get_ports &lt;clock port&gt;]
          </Template>
          <Template label="Clock constraint on input port with user-defined name" treetype="template">
create_clock -name &lt;clock_name&gt; -period &lt;period&gt; [get_ports &lt;port_name&gt;]
          </Template>
          <Template label="Clock constraint on input port with user-defined waveform" treetype="template">
create_clock -period &lt;period&gt; -waveform {&lt;rise_time&gt; &lt;fall_time&gt;} [get_ports &lt;input_port&gt;]
          </Template>
          <Template label="Generated clock, divided frequency" treetype="template">
# Generate a clock with a divided frequency from the master clock
# Generated frequency = master_clock_frequency / div_factor

create_generated_clock -name &lt;generated_clock_name&gt; \
                       -source &lt;master_clock source_pin_or_port&gt; \
                       -divide_by &lt;div_factor&gt; \
                       &lt;pin_or_port&gt;
          </Template>
          <Template label="Generated clock, multiplied frequency" treetype="template">
# Generate a clock with a multiplied frequency from its master clock
# Generated frequency = master_clock_frequency * mult_factor

create_generated_clock -name &lt;generated_clock_name&gt; \
                       -source &lt;master_clock source_pin_or_port&gt; \
                       -multiply_by &lt;mult_factor&gt; \
                       &lt;pin_or_port&gt;
          </Template>
          <Template label="Generated clock, fractional frequency" treetype="template">
# Generated a clock with a fractional frequency of the master clock frequency:
# Generated frequency = master_clock_frequency * (mult_factor/div_factor)

create_generated_clock -name &lt;generated_clock_name&gt; \
                       -source &lt;master_clock_source_pin_or_port&gt; \
                       -multiply_by &lt;mult_factor&gt; \
                       -divide_by &lt;div_factor&gt; \
                       &lt;pin_or_port&gt;
          </Template>
          <Template label="Asynchronous clock groups" treetype="template">
# Set two clocks as asynchronous
set_clock_groups -asynchronous -group &lt;clock_name_1&gt; -group &lt;clock_name_2&gt;
          </Template>
          <Template label="Exclusive clock groups" treetype="template">
# Set two clocks as physically exclusive
set_clock_groups -physically_exclusive -group &lt;clock_name_1&gt; -group &lt;clock_name_2&gt;
          </Template>
          <Template label="System jitter" treetype="template">
# Set jitter common to all clocks in the design
          
set_system_jitter &lt;jitter_in_ns&gt;
          </Template>
          <Template label="Clock jitter" treetype="template">
# Set clock-specific jitter on a primary or virtual clock
          
set_input_jitter [get_clocks &lt;clock_name&gt;] &lt;jitter_in_ns&gt;
          </Template>
          <Template label="Clock uncertainty" treetype="template">
# Add uncertainty on timing paths from clock0 to clock1 for setup analysis only

set_clock_uncertainty -setup \
                      -from [get_clocks &lt;clock0_name&gt;] \
                      -to [get_clocks &lt;clock1_name&gt;] \
                      &lt;uncertainty_value&gt;
          </Template>
          <Template label="Board PLL/MMCM feedback loop delay" treetype="template">
# Set the portion of a PLL/MMCM feedback loop delay on the board (external to the FPGA)
# Different values for min and max delays can be used

set_external_delay -from &lt;clock_output_port&gt; -to &lt;feedback_input_port&gt; -min &lt;min_delay_value&gt;
set_external_delay -from &lt;clock_output_port&gt; -to &lt;feedback_input_port&gt; -max &lt;max_delay_value&gt;
          </Template>
      </SubFolder>

    <SubFolder label="Input Delay Constraints" treetype="folder">
      <SubFolder label="System Synchronous" treetype="folder">
        <Template label="Single Data Rate (SDR), Rising Edge" treetype="template">
# Rising Edge System Synchronous Inputs
#
# A Single Data Rate (SDR) System Synchronous interface is
# an interface where the external device and the FPGA use
# the same clock, and a new data is captured one clock cycle
# after being launched
#
# input      __________            __________
# clock   __|          |__________|          |__
#           |
#           |------&gt; (tco_min+trce_dly_min)
#           |------------&gt; (tco_max+trce_dly_max)
#         __________      ________________    
# data    __________XXXXXX_____ Data _____XXXXXXX
#

set input_clock     &lt;clock_name&gt;;   # Name of input clock
set tco_max         0.000;          # Maximum clock to out delay (external device)
set tco_min         0.000;          # Minimum clock to out delay (external device)
set trce_dly_max    0.000;          # Maximum board trace delay
set trce_dly_min    0.000;          # Minimum board trace delay
set input_ports     &lt;input_ports&gt;;  # List of input ports

# Input Delay Constraint
set_input_delay -clock $input_clock -max [expr $tco_max + $trce_dly_max] [get_ports $input_ports];
set_input_delay -clock $input_clock -min [expr $tco_min + $trce_dly_min] [get_ports $input_ports];

# Report Timing Template
# report_timing -from [get_ports $input_ports] -max_paths 20 -nworst 1 -delay_type min_max -name sys_sync_rise_in  -file sys_sync_rise_in.txt;		
        </Template>
        <Template label="Single Data Rate (SDR), Falling Edge" treetype="template">
# Falling Edge System Synchronous Inputs
#
# A Single Data Rate (SDR) System Synchronous interface is
# an interface where the external device and the FPGA use
# the same clock, and a new data is captured one clock cycle
# after being launched
#
# input   __            __________            __
# clock     |__________|          |__________|
#           |
#           |------&gt; (tco_min+trce_dly_min)
#           |------------&gt; (tco_max+trce_dly_max)
#         __________      ________________    
# data    __________XXXXXX_____ Data _____XXXXXXX
#

set input_clock     &lt;clock_name&gt;;   # Name of input clock
set tco_max         0.000;          # Maximum clock to out delay (external device)
set tco_min         0.000;          # Minimum clock to out delay (external device)
set trce_dly_max    0.000;          # Maximum board trace delay
set trce_dly_min    0.000;          # Minimum board trace delay
set input_ports     &lt;input_ports&gt;;  # List of input ports

# Input Delay Constraint
set_input_delay -clock $input_clock -max [expr $tco_max + $trce_dly_max] [get_ports $input_ports] -clock_fall;
set_input_delay -clock $input_clock -min [expr $tco_min + $trce_dly_min] [get_ports $input_ports] -clock_fall;

# Report Timing Template
# report_timing -from [get_ports $input_ports] -max_paths 20 -nworst 1 -delay_type min_max -name sys_sync_fall_in  -file sys_sync_fall_in.txt;		
        </Template>
        <Template label="Double Data Rate (DDR)" treetype="template">
# DDR System Synchronous Inputs
#
# A Double Data Rate (DDR) System Synchronous interface is
# an interface where the external device and the FPGA use
# the same clock, and a new data is captured half a clock
# cycle after being launched
#
# input      _______________________________                                  ________
# clock    _|                               |________________________________|     
#           |                               |
#           |-&gt; (trco_min+trce_dly_min)     |-&gt; (tfco_min+trce_dly_min)
#           |-----&gt; (trco_max+trce_dly_max) |-----&gt; (tfco_max+trce_dly_max)
#          ____    ____________________________    ____________________________    ___
# data     ____XXXX__________Rise_Data_________XXXX__________Fall_Data_________XXXX___
#

set input_clock     &lt;clock_name&gt;;   # Name of input clock
set trco_max        0.000;          # Maximum clock to output delay from rising edge (external device)
set trco_min        0.000;          # Minimum clock to output delay from rising edge (external device)
set tfco_max        0.000;          # Maximum clock to output delay from falling edge (external device)
set tfco_min        0.000;          # Minimum clock to output delay from falling edge (external device)
set trce_dly_max    0.000;          # Maximum board trace delay
set trce_dly_min    0.000;          # Minimum board trace delay
set input_ports     &lt;input_ports&gt;;  # List of input ports

# Input Delay Constraint
set_input_delay -clock $input_clock -max [expr $trco_max + $trce_dly_max] [get_ports $input_ports];
set_input_delay -clock $input_clock -min [expr $trco_min + $trce_dly_min] [get_ports $input_ports];
set_input_delay -clock $input_clock -max [expr $tfco_max + $trce_dly_max] [get_ports $input_ports] -clock_fall -add_delay;
set_input_delay -clock $input_clock -min [expr $tfco_min + $trce_dly_min] [get_ports $input_ports] -clock_fall -add_delay;

# Report Timing Template
# report_timing -rise_from [get_ports $input_ports] -max_paths 20 -nworst 2 -delay_type min_max -name sys_sync_ddr_in_rise -file sys_sync_ddr_in_rise.txt;		
# report_timing -fall_from [get_ports $input_ports] -max_paths 20 -nworst 2 -delay_type min_max -name sys_sync_ddr_in_fall -file sys_sync_ddr_in_fall.txt;
        </Template>
      </SubFolder> System Synchronous
      <SubFolder label="Source Synchronous" treetype="folder">
        <SubFolder label="Center-Aligned" treetype="folder">
          <Template label="Single Data Rate (SDR), Rising Edge" treetype="template">
# Center-Aligned Rising Edge Source Synchronous Inputs 
#
# For a center-aligned Source Synchronous interface, the clock
# transition is aligned with the center of the data valid window.
# The same clock edge is used for launching and capturing the
# data. The constraints below rely on the default timing
# analysis (setup = 1 cycle, hold = 0 cycle).
#
# input    ____           __________    
# clock        |_________|          |_____
#                        |                 
#                 dv_bre | dv_are    
#                &lt;------&gt;|&lt;------&gt;  
#          __    ________|________    __
# data     __XXXX____Rise_Data____XXXX__
#

set input_clock         &lt;clock_name&gt;;      # Name of input clock
set input_clock_period  &lt;period_value&gt;;    # Period of input clock
set dv_bre              0.000;             # Data valid before the rising clock edge
set dv_are              0.000;             # Data valid after the rising clock edge
set input_ports         &lt;input_ports&gt;;     # List of input ports

# Input Delay Constraint
set_input_delay -clock $input_clock -max [expr $input_clock_period - $dv_bre] [get_ports $input_ports];
set_input_delay -clock $input_clock -min $dv_are                              [get_ports $input_ports];

# Report Timing Template
# report_timing -from [get_ports $input_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_cntr_rise_in  -file src_sync_cntr_rise_in.txt;		  
          </Template>
          <Template label="Single Data Rate (SDR), Falling Edge" treetype="template">
# Center-Aligned Falling Edge Source Synchronous Inputs 
#
# For a center-aligned Source Synchronous interface, the clock
# transition is aligned with the center of the data valid window.
# The same clock edge is used for launching and capturing the
# data. The constraints below rely on the default timing
# analysis (setup = 1 cycle, hold = 0 cycle).
#
# input         _________           ____
# clock    ____|         |_________|   
#                        |                 
#                 dv_bfe | dv_afe    
#                &lt;------&gt;|&lt;------&gt;  
#          __    ________|________    __
# data     __XXXX____Fall_Data____XXXX__
#

set input_clock         &lt;clock_name&gt;;      # Name of input clock
set input_clock_period  &lt;period_value&gt;;    # Period of input clock
set dv_bfe              0.000;             # Data valid before the falling clock edge
set dv_afe              0.000;             # Data valid after the falling clock edge
set input_ports         &lt;input_ports&gt;;     # List of input ports

# Input Delay Constraint
set_input_delay -clock $input_clock -max [expr $input_clock_period - $dv_bfe] [get_ports $input_ports] -clock_fall;
set_input_delay -clock $input_clock -min $dv_afe                              [get_ports $input_ports] -clock_fall;

# Report Timing Template
# report_timing -from [get_ports $input_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_cntr_neg_in  -file src_sync_cntr_neg_in.txt;		  
          </Template>
          <Template label="Double Data Rate (DDR)" treetype="template">
# Center-Aligned Double Data Rate Source Synchronous Inputs 
#
# For a center-aligned Source Synchronous interface, the clock
# transition is aligned with the center of the data valid window.
# The same clock edge is used for launching and capturing the
# data. The constraints below rely on the default timing
# analysis (setup = 1/2 cycle, hold = 0 cycle).
#
# input                  ____________________
# clock    _____________|                    |_____________
#                       |                    |                 
#                dv_bre | dv_are      dv_bfe | dv_afe
#               &lt;------&gt;|&lt;------&gt;    &lt;------&gt;|&lt;------&gt;
#          _    ________|________    ________|________    _
# data     _XXXX____Rise_Data____XXXX____Fall_Data____XXXX_
#

set input_clock         &lt;clock_name&gt;;      # Name of input clock
set input_clock_period  &lt;period_value&gt;;    # Period of input clock (full-period)
set dv_bre              0.000;             # Data valid before the rising clock edge
set dv_are              0.000;             # Data valid after the rising clock edge
set dv_bfe              0.000;             # Data valid before the falling clock edge
set dv_afe              0.000;             # Data valid after the falling clock edge
set input_ports         &lt;input_ports&gt;;     # List of input ports

# Input Delay Constraint
set_input_delay -clock $input_clock -max [expr $input_clock_period/2 - $dv_bfe] [get_ports $input_ports];
set_input_delay -clock $input_clock -min $dv_are                                [get_ports $input_ports];
set_input_delay -clock $input_clock -max [expr $input_clock_period/2 - $dv_bre] [get_ports $input_ports] -clock_fall -add_delay;
set_input_delay -clock $input_clock -min $dv_afe                                [get_ports $input_ports] -clock_fall -add_delay;

# Report Timing Template
# report_timing -rise_from [get_ports $input_ports] -max_paths 20 -nworst 2 -delay_type min_max -name src_sync_cntr_ddr_in_rise  -file src_sync_cntr_ddr_in_rise.txt;
# report_timing -fall_from [get_ports $input_ports] -max_paths 20 -nworst 2 -delay_type min_max -name src_sync_cntr_ddr_in_fall  -file src_sync_cntr_ddr_in_fall.txt;
          </Template>
        </SubFolder> Center-aligned
        <SubFolder label="Edge-Aligned (Clock with MMCM)" treetype="folder">
          <Template label="Single Data Rate (SDR), Rising Edge" treetype="template">
# Edge-Aligned Rising Edge Source Synchronous Inputs 
# (Using an MMCM/PLL)
#
# For an edge-aligned Source Synchronous interface, the clock
# transition occurs at the same time as the data transitions.
# In this template, the clock is aligned with the end of the
# data. The constraints below rely on the default timing
# analysis (setup = 1 cycle, hold = 0 cycle).
#
# input    __________                  ________________
# clock              |________________|                |__________
#                                     |
#                             skew_bre|skew_are 
#                             &lt;------&gt;|&lt;------&gt; 
#            _________________        |        _________________
# data     XX____Rise_Data____XXXXXXXXXXXXXXXXX_________________XX
#

set input_clock         &lt;clock_name&gt;;      # Name of input clock
set skew_bre            0.000;             # Data invalid before the rising clock edge
set skew_are            0.000;             # Data invalid after the rising clock edge
set input_ports         &lt;input_ports&gt;;     # List of input ports

# Input Delay Constraint
set_input_delay -clock $input_clock -max $skew_are  [get_ports $input_ports];
set_input_delay -clock $input_clock -min -$skew_bre [get_ports $input_ports];

# Report Timing Template
# report_timing -from [get_ports $input_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_edge_rise_in  -file src_sync_edge_rise_in.txt;		  
          </Template>
          <Template label="Single Data Rate (SDR), Falling Edge" treetype="template">
# Edge-Aligned Falling Edge Source Synchronous Inputs 
# (Using an MMCM/PLL)
#
# For an edge-aligned Source Synchronous interface, the clock
# transition occurs at the same time as the data transitions.
# In this template, the clock is aligned with the end of the
# data. The constraints below rely on the default timing
# analysis (setup = 1 cycle, hold = 0 cycle).
#
# input               ________________                  __________
# clock    __________|                |________________|
#                                     |
#                             skew_bfe|skew_afe
#                             &lt;------&gt;|&lt;------&gt;
#            _________________        |        _________________
# data     XX____Fall_Data____XXXXXXXXXXXXXXXXX_________________XX
#

set input_clock         &lt;clock_name&gt;;      # Name of input clock
set skew_bfe            0.000;             # Data invalid before the falling clock edge
set skew_afe            0.000;             # Data invalid after the falling clock edge
set input_ports         &lt;input_ports&gt;;     # List of input ports

# Input Delay Constraint
set_input_delay -clock $input_clock -max $skew_afe  [get_ports $input_ports] -clock_fall;
set_input_delay -clock $input_clock -min -$skew_bfe [get_ports $input_ports] -clock_fall;

# Report Timing Template
# report_timing -from [get_ports $input_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_edge_neg_in  -file src_sync_edge_neg_in.txt;
          </Template>
          <Template label="Double Data Rate (DDR)" treetype="template">
# Edge-Aligned Double Data Rate Source Synchronous Inputs 
# (Using an MMCM/PLL)
#
# For an edge-aligned Source Synchronous interface, the clock
# transition occurs at the same time as the data transitions.
# In this template, the clock is aligned with the end of the
# data. The constraints below rely on the default timing
# analysis (setup = 1/2 cycle, hold = 0 cycle).
#
# input                        ___________________________
# clock  _____________________|                           |__________
#                             |                           |                 
#                     skew_bre|skew_are           skew_bfe|skew_afe
#                     &lt;------&gt;|&lt;------&gt;           &lt;------&gt;|&lt;------&gt;
#          ___________        |        ___________                 __
# data   XX_Rise_Data_XXXXXXXXXXXXXXXXX_Fall_Data_XXXXXXXXXXXXXXXXX__
#

set input_clock         &lt;clock_name&gt;;      # Name of input clock
set skew_bre            0.000;             # Data invalid before the rising clock edge
set skew_are            0.000;             # Data invalid after the rising clock edge
set skew_bfe            0.000;             # Data invalid before the falling clock edge
set skew_afe            0.000;             # Data invalid after the falling clock edge
set input_ports         &lt;input_ports&gt;;     # List of input ports

# Input Delay Constraint
set_input_delay -clock $input_clock -max $skew_are  [get_ports $input_ports];
set_input_delay -clock $input_clock -min -$skew_bre [get_ports $input_ports];
set_input_delay -clock $input_clock -max $skew_afe  [get_ports $input_ports] -clock_fall -add_delay;
set_input_delay -clock $input_clock -min -$skew_bfe [get_ports $input_ports] -clock_fall -add_delay;

# Report Timing Template
# report_timing -rise_from [get_ports $input_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_edge_ddr_in_rise -file src_sync_edge_ddr_in_rise.txt;	  
# report_timing -fall_from [get_ports $input_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_edge_ddr_in_fall -file src_sync_edge_ddr_in_fall.txt; 
          </Template>
        </SubFolder> Edge-Aligned

        <SubFolder label="Edge-Aligned (Clock directly to FF)" treetype="folder">
          <Template label="Single Data Rate (SDR), Rising Edge" treetype="template">
# Edge-Aligned Rising Edge Source Synchronous Inputs 
# (Using a direct FF connection)
#
# For an edge-aligned Source Synchronous interface, the clock
# transition occurs at the same time as the data transitions.
# In this template, the clock is aligned with the beginning of the
# data. The constraints below rely on the default timing
# analysis (setup = 1 cycle, hold = 0 cycle).
#
# input    __________                  ________________
# clock              |________________|                |__________
#                                     |
#                             skew_bre|skew_are 
#                             &lt;------&gt;|&lt;------&gt; 
#             ________________        |        ________________
# data     XXX________________XXXXXXXXXXXXXXXXX____Rise_Data___XXX
#

set input_clock         &lt;clock_name&gt;;      # Name of input clock
set input_clock_period  &lt;period_value&gt;;    # Period of input clock
set skew_bre            0.000;             # Data invalid before the rising clock edge
set skew_are            0.000;             # Data invalid after the rising clock edge
set input_ports         &lt;input_ports&gt;;     # List of input ports


# Input Delay Constraint
set_input_delay -clock $input_clock -max [expr $input_clock_period + $skew_are] [get_ports $input_ports];
set_input_delay -clock $input_clock -min [expr $input_clock_period - $skew_bre] [get_ports $input_ports];

# Report Timing Template
# report_timing -from [get_ports $input_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_edge_rise_in  -file src_sync_edge_rise_in.txt;
          </Template>
          <Template label="Single Data Rate (SDR), Falling Edge" treetype="template">
# Edge-Aligned Falling Edge Source Synchronous Inputs 
# (Using a direct FF connection)
#
# For an edge-aligned Source Synchronous interface, the clock
# transition occurs at the same time as the data transitions.
# In this template, the clock is aligned with the beginning of the
# data. The constraints below rely on the default timing
# analysis (setup = 1 cycle, hold = 0 cycle).
#
# input               ________________                  __________
# clock    __________|                |________________|
#                                     |
#                             skew_bfe|skew_afe
#                             &lt;------&gt;|&lt;------&gt;
#             ________________        |        ________________
# data     XXX________________XXXXXXXXXXXXXXXXX____Fall_Data___XXX
#

set input_clock         &lt;clock_name&gt;;      # Name of input clock
set input_clock_period  &lt;period_value&gt;;    # Period of input clock
set skew_bfe            0.000;             # Data invalid before the falling clock edge
set skew_afe            0.000;             # Data invalid after the falling clock edge
set input_ports         &lt;input_ports&gt;;     # List of input ports

# Input Delay Constraint
set_input_delay -clock $input_clock -max [expr $input_clock_period + $skew_afe] [get_ports $input_ports] -clock_fall;
set_input_delay -clock $input_clock -min [expr $input_clock_period - $skew_bfe] [get_ports $input_ports] -clock_fall;

# Report Timing Template
# report_timing -from [get_ports $input_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_edge_neg_in  -file src_sync_edge_neg_in.txt;
          </Template>
          <Template label="Double Data Rate (DDR)" treetype="template">
# Edge-Aligned Double Data Rate Source Synchronous Inputs
# (Using a direct FF connection)
#
# For an edge-aligned Source Synchronous interface, the clock
# transition occurs at the same time as the data transitions.
# In this template, the clock is aligned with the beginning of the
# data. The constraints below rely on the default timing
# analysis (setup = 1/2 cycle, hold = 0 cycle).
#
# input            _________________________________
# clock  _________|                                 |___________________________
#                 |                                 |                 
#         skew_bre|skew_are                 skew_bfe|skew_afe
#         &lt;------&gt;|&lt;------&gt;                 &lt;------&gt;|&lt;------&gt;
#        _        |        _________________        |        _________________
# data   _XXXXXXXXXXXXXXXXX____Rise_Data____XXXXXXXXXXXXXXXXX____Fall_Data____XX
#

set input_clock         &lt;clock_name&gt;;      # Name of input clock
set input_clock_period  &lt;period_value&gt;;    # Period of input clock (full-period)
set skew_bre            0.000;             # Data invalid before the rising clock edge
set skew_are            0.000;             # Data invalid after the rising clock edge
set skew_bfe            0.000;             # Data invalid before the falling clock edge
set skew_afe            0.000;             # Data invalid after the falling clock edge
set input_ports         &lt;input_ports&gt;;     # List of input ports

# Input Delay Constraint
set_input_delay -clock $input_clock -max [expr $input_clock_period/2 + $skew_afe] [get_ports $input_ports];
set_input_delay -clock $input_clock -min [expr $input_clock_period/2 - $skew_bfe] [get_ports $input_ports];
set_input_delay -clock $input_clock -max [expr $input_clock_period/2 + $skew_are] [get_ports $input_ports] -clock_fall -add_delay;
set_input_delay -clock $input_clock -min [expr $input_clock_period/2 - $skew_bre] [get_ports $input_ports] -clock_fall -add_delay;

# Report Timing Template
# report_timing -rise_from [get_ports $input_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_edge_ddr_in_rise -file src_sync_edge_ddr_in_rise.txt;
# report_timing -fall_from [get_ports $input_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_edge_ddr_in_fall -file src_sync_edge_ddr_in_fall.txt;
          </Template>
        </SubFolder> Edge-Aligned
      </SubFolder> Source Synchronous

      <SubFolder label="Simple single-clock, compared to UCF" treetype="folder">
        <Template label="Basic input delay" treetype="template">
# The delay value is the delay external to the FPGA
# UCF Example: OFFSET = IN 6ns BEFORE clock; assume period is 10ns
# The XDC delay is 10 - 6 = 4ns

set_input_delay &lt;delay&gt; -clock [get_clocks &lt;clock&gt;] [get_ports &lt;ports&gt;]
        </Template>
        <Template label="Input delay for setup and hold" treetype="template">
# The delay value is the delay external to the FPGA
# UCF Example: OFFSET = IN 4ns VALID 1.5ns BEFORE clk, assume period is 10ns
# The XDC max delay is 6 and min delay is 2.5

set_input_delay &lt;max delay&gt; -max -clock [get_clocks &lt;clock&gt;] [get_ports &lt;ports&gt;]
set_input_delay &lt;min delay&gt; -min -clock [get_clocks &lt;clock&gt;] [get_ports &lt;ports&gt;]
        </Template>
      </SubFolder>
    </SubFolder> 2. Input delay constraints"

    <SubFolder label="Output Delay Constraints" treetype="folder">
      <SubFolder label="System Synchronous" treetype="folder">
        <Template label="Single Data Rate (SDR), Rising Edge" treetype="template">
# Rising Edge System Synchronous Outputs 
#
# A System Synchronous design interface is a clocking technique in which the same 
# active-edge of a system clock is used for both the source and destination device. 
#
# dest        __________            __________
# clk    ____|          |__________|
#                                  |
#     (trce_dly_max+tsu) &lt;---------|
#             (trce_dly_min-thd) &lt;-|
#                        __    __
# data   XXXXXXXXXXXXXXXX__DATA__XXXXXXXXXXXXX
#

set destination_clock &lt;clock_name&gt;;     # Name of destination clock
set tsu               0.000;            # Destination device setup time requirement
set thd               0.000;            # Destination device hold time requirement
set trce_dly_max      0.000;            # Maximum board trace delay
set trce_dly_min      0.000;            # Minimum board trace delay
set output_ports      &lt;output_ports&gt;;   # List of output ports

# Output Delay Constraint
set_output_delay -clock $destination_clock -max [expr $trce_dly_max + $tsu] [get_ports $output_ports];
set_output_delay -clock $destination_clock -min [expr $trce_dly_min - $thd] [get_ports $output_ports];

# Report Timing Template
# report_timing -to [get_ports $output_ports] -max_paths 20 -nworst 1 -delay_type min_max -name sys_sync_rise_out -file sys_sync_rise_out.txt;
        </Template>
        <Template label="Single Data Rate (SDR), Falling Edge" treetype="template">
        </Template>
# Falling Edge System Synchronous Outputs 
#
# A System Synchronous design interface is a clocking technique in which the same 
# active-edge of a system clock is used for both the source and destination device. 
#
# dest   ____            __________
# clk        |__________|          |__________
#                                  |
#     (trce_dly_max+tsu) &lt;---------|
#             (trce_dly_min-thd) &lt;-|
#                        __    __
# data   XXXXXXXXXXXXXXXX__DATA__XXXXXXXXXXXXX
#
set destination_clock &lt;clock_name&gt;;     # Name of destination clock
set tsu               0.000;            # Destination device setup time requirement
set thd               0.000;            # Destination device hold time requirement
set trce_dly_max      0.000;            # Maximum board trace delay
set trce_dly_min      0.000;            # Minimum baord trace delay
set output_ports      &lt;output_ports&gt;;   # List of output ports

# Output Delay Constraint
set_output_delay -clock $destination_clock -max [expr $trce_dly_max + $tsu] [get_ports $output_ports] -clock_fall;
set_output_delay -clock $destination_clock -min [expr $trce_dly_min - $thd] [get_ports $output_ports] -clock_fall;

# Report Timing Template
# report_timing -to [get_ports $output_ports] -max_paths 20 -nworst 1 -delay_type min_max -name sys_sync_fall_out -file sys_sync_fall_out.txt;
        <Template label="Double Data Rate (DDR)" treetype="template">
# Double Data Rate System Synchronous Outputs 
#
# A System Synchronous design interface is a clocking technique in which the same 
# active-edge of a system clock is used for both the source and destination device. 
#
# dest        ________________________________                                  __________
# clk    ____|                                |________________________________|
#                                             |                                |
#              (trce_dly_max+tsu_f) &lt;---------| (trce_dly_max+tsu_r) &lt;---------|
#                      (trce_dly_min-thd_f) &lt;-|         (trce_dly_min-thd_r) &lt;-|
#                                   __    __                         __    __
# data   XXXXXXXXXXXXXXXXXXXXXXXXXXX__DATA__XXXXXXXXXXXXXXXXXXXXXXXXX__DATA__XXXXXXXXXXXXX
#

set destination_clock &lt;clock_name&gt;;     # Name of destination clock
set tsu_r              0.000;           # Destination device setup time requirement for rising edge
set thd_r              0.000;           # Destination device hold time requirement for rising edge
set tsu_f              0.000;           # Destination device setup time requirement for falling edge
set thd_f              0.000;           # Destination device hold time requirement for falling edge
set trce_dly_max       0.000;           # Maximum board trace delay
set trce_dly_min       0.000;           # Minimum baord trace delay
set output_ports      &lt;output_ports&gt;;   # List of output ports

# Output Delay Constraint
set_output_delay -clock $destination_clock -max [expr $trce_dly_max + $tsu_r] [get_ports $output_ports] ;
set_output_delay -clock $destination_clock -min [expr $trce_dly_min - $thd_r] [get_ports $output_ports] ;
set_output_delay -clock $destination_clock -max [expr $trce_dly_max + $tsu_f] [get_ports $output_ports] -clock_fall -add_delay;
set_output_delay -clock $destination_clock -min [expr $trce_dly_min - $thd_f] [get_ports $output_ports] -clock_fall -add_delay;

# Report Timing Template
# report_timing -rise_to [get_ports $output_ports] -max_paths 20 -nworst 1 -delay_type min_max -name sys_sync_ddr_out_rise -file sys_sync_ddr_out_rise.txt;
# report_timing -fall_to [get_ports $output_ports] -max_paths 20 -nworst 1 -delay_type min_max -name sys_sync_ddr_out_fall -file sys_sync_ddr_out_fall.txt;
        </Template>
      </SubFolder> System Synchronous
      <SubFolder label="Source Synchronous" treetype="folder">
      	<SubFolder label="Skew Based" treetype="folder">
        <Template label="Single Data Rate (SDR), Rising Edge" treetype="template">
#  Rising Edge Source Synchronous Outputs 
#
#  Source synchronous output interfaces can be constrained either by the max data skew
#  relative to the generated clock or by the destination device setup/hold requirements.
#
#  Max Skew Case:
#  The skew requirements for FPGA are known from system level analysis.
#
# forwarded                _____________        
# clock        ___________|             |_________
#                         |                        
#                 bre_skew|are_skew          
#                 &lt;------&gt;|&lt;------&gt;        
#           ______        |        ____________    
# data      ______XXXXXXXXXXXXXXXXX____________XXXXX
#
# Example of creating generated clock at clock output port
# create_generated_clock -name &lt;gen_clock_name&gt; -multiply_by 1 -source [get_pins &lt;source_pin&gt;] [get_ports &lt;output_clock_port&gt;]
# gen_clock_name is the name of forwarded clock here. It should be used below for defining "fwclk".	

set fwclk       	&lt;clock_name&gt;;	# forwarded clock name (generated using create_generated_clock at output clock port)
set fwclk_period 	&lt;period_value&gt;;	# forwarded clock period
set bre_skew 		0.000;			# skew requirement before rising edge
set are_skew 		0.000;			# skew requirement after rising edge
set output_ports 	&lt;output_ports&gt;;	# list of output ports

# Output Delay Constraints
set_output_delay -clock $fwclk -max [expr $fwclk_period - $are_skew] [get_ports $output_ports];
set_output_delay -clock $fwclk -min $bre_skew                        [get_ports $output_ports];

# Report Timing Template
# report_timing -to [get_ports $output_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_pos_out -file src_sync_pos_out.txt;		
        </Template>
        <Template label="Single Data Rate (SDR), Falling Edge" treetype="template">
#  Falling Edge Source Synchronous Outputs 
#
#  Source synchronous output interfaces can be constrained either by the max data skew
#  relative to the generated clock or by the destination device setup/hold requirements.
#
#  Max Skew Case:
#  The skew requirements for FPGA are known from system level analysis.
#
# forwarded   ____________               _________
# clock                   |_____________|         
#                         |                      
#                 bfe_skew|afe_skew          
#                 &lt;------&gt;|&lt;------&gt;        
#           ______        |        ____________   
# data      ______XXXXXXXXXXXXXXXXX____________XXXX
#
# Example of creating generated clock at clock output port
# create_generated_clock -name &lt;gen_clock_name&gt; -multiply_by 1 -source [get_pins &lt;source_pin&gt;] [get_ports &lt;output_clock_port&gt;]
# gen_clock_name is the name of forwarded clock here. It should be used below for defining "fwclk".	

set fwclk       	&lt;clock_name&gt;;	# forwarded clock name (generated using create_generated_clock at output clock port)
set fwclk_period 	&lt;period_value&gt;;	# forwarded clock period
set bfe_skew 		0.000;			# skew requirement before falling edge
set afe_skew 		0.000;			# skew requirement after falling edge
set output_ports 	&lt;output_ports&gt;;	# list of output ports

# Output Delay Constraints
set_output_delay -clock $fwclk -max [expr $fwclk_period - $afe_skew] [get_ports $output_ports] -clock_fall;
set_output_delay -clock $fwclk -min $bfe_skew                        [get_ports $output_ports] -clock_fall;

# Report Timing Template
# report_timing -to [get_ports $output_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_neg_out -file src_sync_neg_out.txt;
        </Template>
        <Template label="Double Data Rate (DDR)" treetype="template">
#  Double Data Rate Source Synchronous Outputs 
#
#  Source synchronous output interfaces can be constrained either by the max data skew
#  relative to the generated clock or by the destination device setup/hold requirements.
#
#  Max Skew Case:
#  The skew requirements for FPGA are known from system level analysis.
#
# forwarded                __________________________
# clock       ____________|                          |______________
#                         |                          |
#                 bre_skew|are_skew          bfe_skew|afe_skew
#                 &lt;------&gt;|&lt;------&gt;          &lt;------&gt;|&lt;------&gt;
#           ______        |        __________        |        ______
# data      ______XXXXXXXXXXXXXXXXX__________XXXXXXXXXXXXXXXXX______
#
# Example of creating generated clock at clock output port
# create_generated_clock -name &lt;gen_clock_name&gt; -multiply_by 1 -source [get_pins &lt;source_pin&gt;] [get_ports &lt;output_clock_port&gt;]
# gen_clock_name is the name of forwarded clock here. It should be used below for defining "fwclk".	

set fwclk       	&lt;clock_name&gt;;	# forwarded clock name (generated using create_generated_clock at output clock port)
set fwclk_period 	&lt;period_value&gt;;	# forwarded clock period (full-period)
set bre_skew 		0.000;			# skew requirement before rising edge
set are_skew 		0.000;			# skew requirement after rising edge
set bfe_skew 		0.000;			# skew requirement before falling edge
set afe_skew 		0.000;			# skew requirement after falling edge
set output_ports 	&lt;output_ports&gt;;	# list of output ports

# Output Delay Constraints
set_output_delay -clock $fwclk -max [expr $fwclk_period/2 - $afe_skew] [get_ports $output_ports];
set_output_delay -clock $fwclk -min $bre_skew                          [get_ports $output_ports];
set_output_delay -clock $fwclk -max [expr $fwclk_period/2 - $are_skew] [get_ports $output_ports] -clock_fall -add_delay;
set_output_delay -clock $fwclk -min $bfe_skew                          [get_ports $output_ports] -clock_fall -add_delay;

# Report Timing Template
# report_timing -rise_to [get_ports $output_ports] -max_paths 20 -nworst 2 -delay_type min_max -name src_sync_ddr_out_rise -file src_sync_ddr_out_rise.txt;
# report_timing -fall_to [get_ports $output_ports] -max_paths 20 -nworst 2 -delay_type min_max -name src_sync_ddr_out_fall -file src_sync_ddr_out_fall.txt;
        </Template>
      </SubFolder> Skew Based
      <SubFolder label="Setup/Hold Based" treetype="folder">
        <Template label="Single Data Rate (SDR), Rising Edge" treetype="template">
#  Rising Edge Source Synchronous Outputs 
#
#  Source synchronous output interfaces can be constrained either by the max data skew
#  relative to the generated clock or by the destination device setup/hold requirements.
#
#  Setup/Hold Case:
#  Setup and hold requirements for the destination device and board trace delays are known.
#  
# forwarded         ____                      ___________________ 
# clock                 |____________________|                   |____________ 
#                                            |
#                                     tsu    |    thd
#                                &lt;----------&gt;|&lt;---------&gt;
#                                ____________|___________
# data @ destination    XXXXXXXXX________________________XXXXX
#
# Example of creating generated clock at clock output port
# create_generated_clock -name &lt;gen_clock_name&gt; -multiply_by 1 -source [get_pins &lt;source_pin&gt;] [get_ports &lt;output_clock_port&gt;]
# gen_clock_name is the name of forwarded clock here. It should be used below for defining "fwclk".	

set fwclk        &lt;clock-name&gt;;     # forwarded clock name (generated using create_generated_clock at output clock port)        
set tsu          0.000;            # destination device setup time requirement
set thd          0.000;            # destination device hold time requirement
set trce_dly_max 0.000;            # maximum board trace delay
set trce_dly_min 0.000;            # minimum board trace delay
set output_ports &lt;output_ports&gt;;   # list of output ports

# Output Delay Constraints
set_output_delay -clock $fwclk -max [expr $trce_dly_max + $tsu] [get_ports $output_ports];
set_output_delay -clock $fwclk -min [expr $trce_dly_min - $thd] [get_ports $output_ports];

# Report Timing Template
# report_timing -to [get_ports $output_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_pos_out -file src_sync_pos_out.txt;
		
        </Template>
        <Template label="Single Data Rate (SDR), Falling Edge" treetype="template">
#  Falling Edge Source Synchronous Outputs 
#
#  Source synchronous output interfaces can be constrained either by the max data skew
#  relative to the generated clock or by the destination device setup/hold requirements.
#
#  Setup/Hold Case:
#  Setup and hold requirements for the destination device and board trace delays are known.
#  
# forwarded                 _________________                    _______ 
# clock                ____|                 |__________________|
#                                            |
#                                     tsu    |    thd
#                                &lt;----------&gt;|&lt;---------&gt;
#                                ____________|___________
# data @ destination    XXXXXXXXX________________________XXXXX
#
# Example of creating generated clock at clock output port
# create_generated_clock -name &lt;gen_clock_name&gt; -multiply_by 1 -source [get_pins &lt;source_pin&gt;] [get_ports &lt;output_clock_port&gt;]
# gen_clock_name is the name of forwarded clock here. It should be used below for defining "fwclk".	

set fwclk        &lt;clock-name&gt;;     # forwarded clock name (generated using create_generated_clock at output clock port)        
set tsu          0.000;            # destination device setup time requirement
set thd          0.000;            # destination device hold time requirement
set trce_dly_max 0.000;            # maximum board trace delay
set trce_dly_min 0.000;            # minimum board trace delay
set output_ports &lt;output_ports&gt;;   # list of output ports

# Output Delay Constraints
set_output_delay -clock $fwclk -max [expr $trce_dly_max + $tsu] [get_ports $output_ports] -clock_fall;
set_output_delay -clock $fwclk -min [expr $trce_dly_min - $thd] [get_ports $output_ports] -clock_fall;

# Report Timing Template
# report_timing -to [get_ports $output_ports] -max_paths 20 -nworst 1 -delay_type min_max -name src_sync_neg_out -file src_sync_neg_out.txt;		
        </Template>
        <Template label="Double Data Rate (DDR)" treetype="template">
#  Double Data Rate Source Synchronous Outputs 
#
#  Source synchronous output interfaces can be constrained either by the max data skew
#  relative to the generated clock or by the destination device setup/hold requirements.
#
#  Setup/Hold Case:
#  Setup and hold requirements for the destination device and board trace delays are known.
#
# forwarded                        _________________________________
# clock                 __________|                                 |______________
#                                 |                                 |
#                           tsu_r |  thd_r                    tsu_f | thd_f
#                         &lt;------&gt;|&lt;-------&gt;                &lt;------&gt;|&lt;-----&gt;
#                         ________|_________                ________|_______
# data @ destination   XXX__________________XXXXXXXXXXXXXXXX________________XXXXX
#
# Example of creating generated clock at clock output port
# create_generated_clock -name &lt;gen_clock_name&gt; -multiply_by 1 -source [get_pins &lt;source_pin&gt;] [get_ports &lt;output_clock_port&gt;]
# gen_clock_name is the name of forwarded clock here. It should be used below for defining "fwclk".	

set fwclk        &lt;clock-name&gt;;     # forwarded clock name (generated using create_generated_clock at output clock port)        
set tsu_r        0.000;            # destination device setup time requirement for rising edge
set thd_r        0.000;            # destination device hold time requirement for rising edge
set tsu_f        0.000;            # destination device setup time requirement for falling edge
set thd_f        0.000;            # destination device hold time requirement for falling edge
set trce_dly_max 0.000;            # maximum board trace delay
set trce_dly_min 0.000;            # minimum board trace delay
set output_ports &lt;output_ports&gt;;   # list of output ports

# Output Delay Constraints
set_output_delay -clock $fwclk -max [expr $trce_dly_max + $tsu_r] [get_ports $output_ports];
set_output_delay -clock $fwclk -min [expr $trce_dly_min - $thd_r] [get_ports $output_ports];
set_output_delay -clock $fwclk -max [expr $trce_dly_max + $tsu_f] [get_ports $output_ports] -clock_fall -add_delay;
set_output_delay -clock $fwclk -min [expr $trce_dly_min - $thd_f] [get_ports $output_ports] -clock_fall -add_delay;

# Report Timing Template
# report_timing -rise_to [get_ports $output_ports] -max_paths 20 -nworst 2 -delay_type min_max -name src_sync_ddr_out_rise -file src_sync_ddr_out_rise.txt;
# report_timing -fall_to [get_ports $output_ports] -max_paths 20 -nworst 2 -delay_type min_max -name src_sync_ddr_out_fall -file src_sync_ddr_out_fall.txt;
        </Template>
	</SubFolder> Setup/Hold Based
      </SubFolder> Source Synchronous
      <SubFolder label="Simple single-clock, compared to UCF" treetype="folder">
        <SubFolder label="Output delays" treetype="folder">
          <Template label="Basic output delay" treetype="template">
# The delay value is the delay external to the FPGA
# UCF Example: OFFSET = OUT 4ns AFTER clock; assume period is 10ns
# The XDC delay is 10 - 4 = 6ns

set_output_delay &lt;delay&gt; -clock [get_clocks &lt;clock&gt;] [get_ports &lt;ports&gt;]
          </Template>
        </SubFolder>
      </SubFolder> simple
    </SubFolder> 3. Output delay constraints

    <SubFolder label="Exceptions" treetype="folder">
      <Template label="False paths" treetype="template">
set_false_path -from &lt;startpoints&gt; -to &lt;endpoints&gt;
      </Template>
      <Template label="Multicycle paths: setup" treetype="template">
set_multicycle_path &lt;num cycles&gt; -from &lt;startpoints&gt; -to &lt;endpoints&gt;
      </Template>
      <Template label="Multicycle paths: hold" treetype="template">
set_multicycle_path -hold &lt;num cycles&gt; -from &lt;startpoints&gt; -to &lt;endpoints&gt;
      </Template>
      <Template label="Max delay" treetype="template">
set_max_delay &lt;delay&gt; -from &lt;startpoints&gt; -to &lt;endpoints&gt;
      </Template>
      <Template label="Min delay" treetype="template">
set_min_delay &lt;delay&gt; -from &lt;startpoints&gt; -to &lt;endpoints&gt;
      </Template>
    </SubFolder>

  </Folder>

  <Folder label="Physical Constraints" treetype="folder">
    <SubFolder label="Placement (7-Series)" treetype="folder">
      <SubFolder label="Floorplanning" treetype="folder">
        <Template label="Create a Pblock" treetype="template">
create_pblock &lt;Pblock name&gt;
        </Template>
        <Template label="Add cells to a Pblock" treetype="template">
add_cells_to_pblock &lt;Pblock name&gt; &lt;cells&gt;
        </Template>
        <Template label="Remove cells from a Pblock" treetype="template">
remove_cells_from_pblock &lt;Pblock name&gt; &lt;cells&gt;
        </Template>
        <SubFolder label="Specify Pblock ranges" treetype="folder">
          <Template label="SLICE range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {SLICE_X&lt;#&gt;Y&lt;#&gt;:SLICE_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
          <Template label="RAMB18 range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {RAMB18_X&lt;#&gt;Y&lt;#&gt;:RAMB18_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
          <Template label="RAMB36 range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {RAMB36_X&lt;#&gt;Y&lt;#&gt;:RAMB36_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
          <Template label="Clock region range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {CLOCKREGION_X&lt;#&gt;Y&lt;#&gt;:CLOCKREGION_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
          <Template label="DSP48 range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {DSP48_X&lt;#&gt;Y&lt;#&gt;:DSP48_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
          <Template label="BUFG (BUFGCTRL) range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {BUFGCTRL_X&lt;#&gt;Y&lt;#&gt;:BUFGCTRL_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
          <Template label="BUFH (BUFHCE) range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {BUFHCE_X&lt;#&gt;Y&lt;#&gt;:BUFHCE_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
          <Template label="BUFR range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {BUFR_X&lt;#&gt;Y&lt;#&gt;:BUFR_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
          <Template label="BUFIO range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {BUFIO_X&lt;#&gt;Y&lt;#&gt;:BUFIO_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
          <Template label="IOB range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {IOB_X&lt;#&gt;Y&lt;#&gt;:IOB_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
          <Template label="IN_FIFO range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {IN_FIFO_X&lt;#&gt;Y&lt;#&gt;:IN_FIFO_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
          <Template label="OUT_FIFO range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {OUT_FIFO_X&lt;#&gt;Y&lt;#&gt;:OUT_FIFO_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
          <Template label="ILOGIC range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {ILOGIC_X&lt;#&gt;Y&lt;#&gt;:ILOGIC_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
          <Template label="OLOGIC range" treetype="template">
resize_pblock [get_pblocks &lt;Pblock&gt;] -add {OLOGIC_X&lt;#&gt;Y&lt;#&gt;:OLOGIC_X&lt;#&gt;Y&lt;#&gt;}
          </Template>
        </SubFolder>
      </SubFolder>
      <SubFolder label="Specific location" treetype="folder">
        <Template label="IO Pin Assignment" treetype="template">
set_property PACKAGE_PIN &lt;pin name&gt; [get_ports &lt;port&gt;]
        </Template>
        <Template label="General Cell Location (LOC)" treetype="template">
set_property LOC &lt;site&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="SLICE location" treetype="template">
set_property LOC SLICE_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="RAMB18 location" treetype="template">
set_property LOC RAMB18_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="RAMB36 location" treetype="template">
set_property LOC RAMB36_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="DSP48 location" treetype="template">
set_property LOC DSP48_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="BUFG (BUFGCTRL) location" treetype="template">
set_property LOC BUFGCTRL_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="BUFH (BUFHCE) location" treetype="template">
set_property LOC BUFHCE_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="BUFR location" treetype="template">
set_property LOC BUFR_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="BUFIO location" treetype="template">
set_property LOC BUFIO_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="IOB location" treetype="template">
set_property LOC IOB_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="IN_FIFO location" treetype="template">
set_property LOC IN_FIFO_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="OUT_FIFO location" treetype="template">
set_property LOC OUT_FIFO_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="ILOGIC location" treetype="template">
set_property LOC ILOGIC_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="OLOGIC location" treetype="template">
set_property LOC OLOGIC_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="IDELAY location" treetype="template">
set_property LOC IDELAY_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
        <Template label="IDELAYCTRL location" treetype="template">
set_property LOC IDELAYCTRL_X&lt;#&gt;Y&lt;#&gt; [get_cells &lt;cell&gt;]
        </Template>
      </SubFolder>
      <SubFolder label="Pack registers in IOBs" treetype="folder">
        <Template label="True" treetype="template">
set_property IOB true [get_cells &lt;register cells&gt;]
        </Template>
        <Template label="False" treetype="template">
set_property IOB false [get_cells &lt;register cells&gt;]
        </Template>
      </SubFolder>
    </SubFolder>
    <SubFolder label="IO Constraints (7-Series)" treetype="folder">
      <Template label="DCI value" treetype="template">
# Example: set_property DCI_VALUE 75 [get_cells {d0_IBUF_inst}]
set_property DCI_VALUE &lt;value in Ohms&gt; [get_cells &lt;IO buffer cells&gt;]
      </Template>
      <Template label="DIFF_TERM" treetype="template">
# Example: set_property DIFF_TERM true [get_ports {data_p*}]
set_property DIFF_TERM &lt;true&gt; [get_ports &lt;ports&gt;]
      </Template>
      <Template label="Drive strength (DRIVE)" treetype="template">
# Example: set_property DRIVE 12 [get_ports q[0]]
set_property DRIVE &lt;2 4 6 8 12 16 24&gt; [get_ports &lt;ports&gt;]
      </Template>
      <Template label="IOSTANDARD" treetype="template">
# Example: set_property IOSTANDARD LVDS_25 [get_ports [list data_p* data_n*]]
set_property IOSTANDARD &lt;IO standard&gt; [get_ports &lt;ports&gt;]
      </Template>
      <Template label="SLEW" treetype="template">
# Example: set_property SLEW FAST [get_ports q[0]]
set_property SLEW &lt;SLOW|FAST&gt; [get_ports &lt;ports&gt;]
      </Template>
      <Template label="IN_TERM" treetype="template">
# Example: set_property IN_TERM UNTUNED_SPLIT_50 [get_ports data*]
set_property IN_TERM &lt;IN_TERM value&gt; [get_ports &lt;ports&gt;]
      </Template>
      <Template label="OUT_TERM" treetype="template">
# Example: set_property OUT_TERM UNTUNED_50 [get_ports data*]
set_property OUT_TERM &lt;OUT_TERM value&gt; [get_ports &lt;ports&gt;]
      </Template>
      <Template label="KEEPER" treetype="template">
set_property KEEPER true [get_ports &lt;ports&gt;]
      </Template>
      <Template label="PULLDOWN" treetype="template">
set_property PULLDOWN true [get_ports &lt;ports&gt;]
      </Template>
      <Template label="PULLUP" treetype="template">
set_property PULLUP true [get_ports &lt;ports&gt;]
      </Template>
      <Template label="VCCAUX_IO" treetype="template">
set_property VCCAUX_IO HIGH [get_ports &lt;ports&gt;]
      </Template>
    </SubFolder>
  </Folder>

  <Folder label="Configuration (7-Series)" treetype="folder">
    <Template label="(Example)" treetype="template">
# An example XDC with the default settings
set_property BITSTREAM.CONFIG.BPI_1ST_READ_CYCLE 1 [current_design]
set_property BITSTREAM.CONFIG.BPI_PAGE_SIZE 1 [current_design]
set_property BITSTREAM.CONFIG.BPI_SYNC_MODE Disable [current_design]
set_property BITSTREAM.CONFIG.CCLKPIN Pullup [current_design]
set_property BITSTREAM.CONFIG.CONFIGFALLBACK Disable [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 3 [current_design]
set_property BITSTREAM.CONFIG.DCIUPDATEMODE AsRequired [current_design]
set_property BITSTREAM.CONFIG.DONEPIN Pullup [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN Disable [current_design]
set_property BITSTREAM.CONFIG.INITPIN Pullup [current_design]
set_property BITSTREAM.CONFIG.INITSIGNALSERROR Enable [current_design]
set_property BITSTREAM.CONFIG.M0PIN Pullup [current_design]
set_property BITSTREAM.CONFIG.M1PIN Pullup [current_design]
set_property BITSTREAM.CONFIG.M2PIN Pullup [current_design]
set_property BITSTREAM.CONFIG.NEXT_CONFIG_REBOOT Enable [current_design]
set_property BITSTREAM.CONFIG.OVERTEMPPOWERDOWN Disable [current_design]
set_property BITSTREAM.CONFIG.PERSIST No [current_design]
set_property BITSTREAM.CONFIG.PROGPIN Pullup [current_design]
set_property BITSTREAM.CONFIG.REVISIONSELECT 00 [current_design]
set_property BITSTREAM.CONFIG.REVISIONSELECT_TRISTATE Disable [current_design]
set_property BITSTREAM.CONFIG.SELECTMAPABORT Enable [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR No [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 1 [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE No [current_design]
set_property BITSTREAM.CONFIG.TCKPIN Pullup [current_design]
set_property BITSTREAM.CONFIG.TDIPIN Pullup [current_design]
set_property BITSTREAM.CONFIG.TDOPIN Pullup [current_design]
set_property BITSTREAM.CONFIG.TMSPIN Pullup [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN Pulldown [current_design]
set_property BITSTREAM.ENCRYPTION.ENCRYPT No [current_design]
set_property BITSTREAM.ENCRYPTION.ENCRYPTKEYSELECT bbram [current_design]
set_property BITSTREAM.GENERAL.CRC Enable [current_design]
set_property BITSTREAM.GENERAL.DEBUGBITSTREAM No [current_design]
set_property BITSTREAM.GENERAL.DISABLE_JTAG No [current_design]
set_property BITSTREAM.GENERAL.JTAG_XADC Enable [current_design]
set_property BITSTREAM.GENERAL.XADCENHANCEDLINEARITY Off [current_design]
set_property BITSTREAM.READBACK.ACTIVERECONFIG No [current_design]
set_property BITSTREAM.READBACK.ICAP_SELECT Auto [current_design]
set_property BITSTREAM.READBACK.SECURITY None [current_design]
set_property BITSTREAM.READBACK.XADCPARTIALRECONFIG Disable [current_design]
set_property BITSTREAM.STARTUP.DONEPIPE Yes [current_design]
set_property BITSTREAM.STARTUP.DONE_CYCLE 4 [current_design]
set_property BITSTREAM.STARTUP.GTS_CYCLE 5 [current_design]
set_property BITSTREAM.STARTUP.GWE_CYCLE 6 [current_design]
set_property BITSTREAM.STARTUP.LCK_CYCLE NoWait [current_design]
set_property BITSTREAM.STARTUP.MATCH_CYCLE Auto [current_design]
set_property BITSTREAM.STARTUP.STARTUPCLK Cclk [current_design]
    </Template>
    <SubFolder label="Bitstream Generation" treetype="folder">

    <SubFolder label="BITSTREAM.CONFIG.BPI_1ST_READ_CYCLE" treetype="folder">
      <Template label="1 (Default)" treetype="template">
set_property BITSTREAM.CONFIG.BPI_1ST_READ_CYCLE 1 [current_design]
      </Template>
      <Template label="2" treetype="template">
set_property BITSTREAM.CONFIG.BPI_1ST_READ_CYCLE 2 [current_design]
      </Template>
      <Template label="3" treetype="template">
set_property BITSTREAM.CONFIG.BPI_1ST_READ_CYCLE 3 [current_design]
      </Template>
      <Template label="4" treetype="template">
set_property BITSTREAM.CONFIG.BPI_1ST_READ_CYCLE 4 [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.BPI_PAGE_SIZE" treetype="folder">
      <Template label="1 (Default)" treetype="template">
set_property BITSTREAM.CONFIG.BPI_PAGE_SIZE 1 [current_design]
      </Template>
      <Template label="4" treetype="template">
set_property BITSTREAM.CONFIG.BPI_PAGE_SIZE 4 [current_design]
      </Template>
      <Template label="8" treetype="template">
set_property BITSTREAM.CONFIG.BPI_PAGE_SIZE 8 [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.BPI_SYNC_MODE" treetype="folder">
      <Template label="Disable (Default)" treetype="template">
set_property BITSTREAM.CONFIG.BPI_SYNC_MODE Disable [current_design]
      </Template>
      <Template label="Type1" treetype="template">
set_property BITSTREAM.CONFIG.BPI_SYNC_MODE Type1 [current_design]
      </Template>
      <Template label="Type2" treetype="template">
set_property BITSTREAM.CONFIG.BPI_SYNC_MODE Type2 [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.CCLKPIN" treetype="folder">
      <Template label="Pullup (Default)" treetype="template">
set_property BITSTREAM.CONFIG.CCLKPIN Pullup [current_design]
      </Template>
      <Template label="Pullnone" treetype="template">
set_property BITSTREAM.CONFIG.CCLKPIN Pullnone [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.CONFIGFALLBACK" treetype="folder">
      <Template label="Disable (Default)" treetype="template">
set_property BITSTREAM.CONFIG.CONFIGFALLBACK Disable [current_design]
      </Template>
      <Template label="Enable" treetype="template">
set_property BITSTREAM.CONFIG.CONFIGFALLBACK Enable [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.CONFIGRATE" treetype="folder">
      <Template label="3 (Default)" treetype="template">
set_property BITSTREAM.CONFIG.CONFIGRATE 3 [current_design]
      </Template>
      <Template label="6" treetype="template">
set_property BITSTREAM.CONFIG.CONFIGRATE 6 [current_design]
      </Template>
      <Template label="9" treetype="template">
set_property BITSTREAM.CONFIG.CONFIGRATE 9 [current_design]
      </Template>
      <Template label="12" treetype="template">
set_property BITSTREAM.CONFIG.CONFIGRATE 12 [current_design]
      </Template>
      <Template label="16" treetype="template">
set_property BITSTREAM.CONFIG.CONFIGRATE 16 [current_design]
      </Template>
      <Template label="22" treetype="template">
set_property BITSTREAM.CONFIG.CONFIGRATE 22 [current_design]
      </Template>
      <Template label="26" treetype="template">
set_property BITSTREAM.CONFIG.CONFIGRATE 26 [current_design]
      </Template>
      <Template label="33" treetype="template">
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
      </Template>
      <Template label="40" treetype="template">
set_property BITSTREAM.CONFIG.CONFIGRATE 40 [current_design]
      </Template>
      <Template label="50" treetype="template">
set_property BITSTREAM.CONFIG.CONFIGRATE 50 [current_design]
      </Template>
      <Template label="66" treetype="template">
set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.DCIUPDATEMODE" treetype="folder">
      <Template label="AsRequired (Default)" treetype="template">
set_property BITSTREAM.CONFIG.DCIUPDATEMODE AsRequired [current_design]
      </Template>
      <Template label="Continuous" treetype="template">
set_property BITSTREAM.CONFIG.DCIUPDATEMODE Continuous [current_design]
      </Template>
      <Template label="Quiet" treetype="template">
set_property BITSTREAM.CONFIG.DCIUPDATEMODE Quiet [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.DONEPIN" treetype="folder">
      <Template label="Pullup (Default)" treetype="template">
set_property BITSTREAM.CONFIG.DONEPIN Pullup [current_design]
      </Template>
      <Template label="Pullnone" treetype="template">
set_property BITSTREAM.CONFIG.DONEPIN Pullnone [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.EXTMASTERCCLK_EN" treetype="folder">
      <Template label="Disable (Default)" treetype="template">
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN Disable [current_design]
      </Template>
      <Template label="div-8" treetype="template">
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN div-8 [current_design]
      </Template>
      <Template label="div-4" treetype="template">
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN div-4 [current_design]
      </Template>
      <Template label="div-2" treetype="template">
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN div-2 [current_design]
      </Template>
      <Template label="div-1" treetype="template">
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN div-1 [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.INITPIN" treetype="folder">
      <Template label="Pullup (Default)" treetype="template">
set_property BITSTREAM.CONFIG.INITPIN Pullup [current_design]
      </Template>
      <Template label="Pullnone" treetype="template">
set_property BITSTREAM.CONFIG.INITPIN Pullnone [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.INITSIGNALSERROR" treetype="folder">
      <Template label="Enable (Default)" treetype="template">
set_property BITSTREAM.CONFIG.INITSIGNALSERROR Enable [current_design]
      </Template>
      <Template label="Disable" treetype="template">
set_property BITSTREAM.CONFIG.INITSIGNALSERROR Disable [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.M0PIN" treetype="folder">
      <Template label="Pullup (Default)" treetype="template">
set_property BITSTREAM.CONFIG.M0PIN Pullup [current_design]
      </Template>
      <Template label="Pulldown" treetype="template">
set_property BITSTREAM.CONFIG.M0PIN Pulldown [current_design]
      </Template>
      <Template label="Pullnone" treetype="template">
set_property BITSTREAM.CONFIG.M0PIN Pullnone [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.M1PIN" treetype="folder">
      <Template label="Pullup (Default)" treetype="template">
set_property BITSTREAM.CONFIG.M1PIN Pullup [current_design]
      </Template>
      <Template label="Pulldown" treetype="template">
set_property BITSTREAM.CONFIG.M1PIN Pulldown [current_design]
      </Template>
      <Template label="Pullnone" treetype="template">
set_property BITSTREAM.CONFIG.M1PIN Pullnone [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.M2PIN" treetype="folder">
      <Template label="Pullup (Default)" treetype="template">
set_property BITSTREAM.CONFIG.M2PIN Pullup [current_design]
      </Template>
      <Template label="Pulldown" treetype="template">
set_property BITSTREAM.CONFIG.M2PIN Pulldown [current_design]
      </Template>
      <Template label="Pullnone" treetype="template">
set_property BITSTREAM.CONFIG.M2PIN Pullnone [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.NEXT_CONFIG_REBOOT" treetype="folder">
      <Template label="Enable (Default)" treetype="template">
set_property BITSTREAM.CONFIG.NEXT_CONFIG_REBOOT Enable [current_design]
      </Template>
      <Template label="Disable" treetype="template">
set_property BITSTREAM.CONFIG.NEXT_CONFIG_REBOOT Disable [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.OVERTEMPPOWERDOWN" treetype="folder">
      <Template label="Disable (Default)" treetype="template">
set_property BITSTREAM.CONFIG.OVERTEMPPOWERDOWN Disable [current_design]
      </Template>
      <Template label="Enable" treetype="template">
set_property BITSTREAM.CONFIG.OVERTEMPPOWERDOWN Enable [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.PERSIST" treetype="folder">
      <Template label="No (Default)" treetype="template">
set_property BITSTREAM.CONFIG.PERSIST No [current_design]
      </Template>
      <Template label="Yes" treetype="template">
set_property BITSTREAM.CONFIG.PERSIST Yes [current_design]
      </Template>
      <Template label="CTLReg" treetype="template">
set_property BITSTREAM.CONFIG.PERSIST CTLReg [current_design]
      </Template>
      <Template label="X1" treetype="template">
set_property BITSTREAM.CONFIG.PERSIST X1 [current_design]
      </Template>
      <Template label="X8" treetype="template">
set_property BITSTREAM.CONFIG.PERSIST X8 [current_design]
      </Template>
      <Template label="X16" treetype="template">
set_property BITSTREAM.CONFIG.PERSIST X16 [current_design]
      </Template>
      <Template label="X32" treetype="template">
set_property BITSTREAM.CONFIG.PERSIST X32 [current_design]
      </Template>
      <Template label="SPI1" treetype="template">
set_property BITSTREAM.CONFIG.PERSIST SPI1 [current_design]
      </Template>
      <Template label="SPI2" treetype="template">
set_property BITSTREAM.CONFIG.PERSIST SPI2 [current_design]
      </Template>
      <Template label="SPI4" treetype="template">
set_property BITSTREAM.CONFIG.PERSIST SPI4 [current_design]
      </Template>
      <Template label="BPI8" treetype="template">
set_property BITSTREAM.CONFIG.PERSIST BPI8 [current_design]
      </Template>
      <Template label="BPI" treetype="template">
set_property BITSTREAM.CONFIG.PERSIST BPI [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.PROGPIN" treetype="folder">
      <Template label="Pullup (Default)" treetype="template">
set_property BITSTREAM.CONFIG.PROGPIN Pullup [current_design]
      </Template>
      <Template label="Pullnone" treetype="template">
set_property BITSTREAM.CONFIG.PROGPIN Pullnone [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.REVISIONSELECT" treetype="folder">
      <Template label="00 (Default)" treetype="template">
set_property BITSTREAM.CONFIG.REVISIONSELECT 00 [current_design]
      </Template>
      <Template label="01" treetype="template">
set_property BITSTREAM.CONFIG.REVISIONSELECT 01 [current_design]
      </Template>
      <Template label="10" treetype="template">
set_property BITSTREAM.CONFIG.REVISIONSELECT 10 [current_design]
      </Template>
      <Template label="11" treetype="template">
set_property BITSTREAM.CONFIG.REVISIONSELECT 11 [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.REVISIONSELECT_TRISTATE" treetype="folder">
      <Template label="Disable (Default)" treetype="template">
set_property BITSTREAM.CONFIG.REVISIONSELECT_TRISTATE Disable [current_design]
      </Template>
      <Template label="Enable" treetype="template">
set_property BITSTREAM.CONFIG.REVISIONSELECT_TRISTATE Enable [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.SELECTMAPABORT" treetype="folder">
      <Template label="Enable (Default)" treetype="template">
set_property BITSTREAM.CONFIG.SELECTMAPABORT Enable [current_design]
      </Template>
      <Template label="Disable" treetype="template">
set_property BITSTREAM.CONFIG.SELECTMAPABORT Disable [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.SPI_32BIT_ADDR" treetype="folder">
      <Template label="No (Default)" treetype="template">
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR No [current_design]
      </Template>
      <Template label="Yes" treetype="template">
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR Yes [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.SPI_BUSWIDTH" treetype="folder">
      <Template label="1 (Default)" treetype="template">
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 1 [current_design]
      </Template>
      <Template label="2" treetype="template">
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 2 [current_design]
      </Template>
      <Template label="4" treetype="template">
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.SPI_FALL_EDGE" treetype="folder">
      <Template label="No (Default)" treetype="template">
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE No [current_design]
      </Template>
      <Template label="Yes" treetype="template">
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE Yes [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.TCKPIN" treetype="folder">
      <Template label="Pullup (Default)" treetype="template">
set_property BITSTREAM.CONFIG.TCKPIN Pullup [current_design]
      </Template>
      <Template label="Pulldown" treetype="template">
set_property BITSTREAM.CONFIG.TCKPIN Pulldown [current_design]
      </Template>
      <Template label="Pullnone" treetype="template">
set_property BITSTREAM.CONFIG.TCKPIN Pullnone [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.TDIPIN" treetype="folder">
      <Template label="Pullup (Default)" treetype="template">
set_property BITSTREAM.CONFIG.TDIPIN Pullup [current_design]
      </Template>
      <Template label="Pulldown" treetype="template">
set_property BITSTREAM.CONFIG.TDIPIN Pulldown [current_design]
      </Template>
      <Template label="Pullnone" treetype="template">
set_property BITSTREAM.CONFIG.TDIPIN Pullnone [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.TDOPIN" treetype="folder">
      <Template label="Pullup (Default)" treetype="template">
set_property BITSTREAM.CONFIG.TDOPIN Pullup [current_design]
      </Template>
      <Template label="Pulldown" treetype="template">
set_property BITSTREAM.CONFIG.TDOPIN Pulldown [current_design]
      </Template>
      <Template label="Pullnone" treetype="template">
set_property BITSTREAM.CONFIG.TDOPIN Pullnone [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.TMSPIN" treetype="folder">
      <Template label="Pullup (Default)" treetype="template">
set_property BITSTREAM.CONFIG.TMSPIN Pullup [current_design]
      </Template>
      <Template label="Pulldown" treetype="template">
set_property BITSTREAM.CONFIG.TMSPIN Pulldown [current_design]
      </Template>
      <Template label="Pullnone" treetype="template">
set_property BITSTREAM.CONFIG.TMSPIN Pullnone [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.CONFIG.UNUSEDPIN" treetype="folder">
      <Template label="Pulldown (Default)" treetype="template">
set_property BITSTREAM.CONFIG.UNUSEDPIN Pulldown [current_design]
      </Template>
      <Template label="Pullup" treetype="template">
set_property BITSTREAM.CONFIG.UNUSEDPIN Pullup [current_design]
      </Template>
      <Template label="Pullnone" treetype="template">
set_property BITSTREAM.CONFIG.UNUSEDPIN Pullnone [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.ENCRYPTION.ENCRYPT" treetype="folder">
      <Template label="No (Default)" treetype="template">
set_property BITSTREAM.ENCRYPTION.ENCRYPT No [current_design]
      </Template>
      <Template label="Yes" treetype="template">
set_property BITSTREAM.ENCRYPTION.ENCRYPT Yes [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.ENCRYPTION.ENCRYPTKEYSELECT" treetype="folder">
      <Template label="bbram (Default)" treetype="template">
set_property BITSTREAM.ENCRYPTION.ENCRYPTKEYSELECT bbram [current_design]
      </Template>
      <Template label="efuse" treetype="template">
set_property BITSTREAM.ENCRYPTION.ENCRYPTKEYSELECT efuse [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.GENERAL.CRC" treetype="folder">
      <Template label="Enable (Default)" treetype="template">
set_property BITSTREAM.GENERAL.CRC Enable [current_design]
      </Template>
      <Template label="Disable" treetype="template">
set_property BITSTREAM.GENERAL.CRC Disable [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.GENERAL.DEBUGBITSTREAM" treetype="folder">
      <Template label="No (Default)" treetype="template">
set_property BITSTREAM.GENERAL.DEBUGBITSTREAM No [current_design]
      </Template>
      <Template label="Yes" treetype="template">
set_property BITSTREAM.GENERAL.DEBUGBITSTREAM Yes [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.GENERAL.DISABLE_JTAG" treetype="folder">
      <Template label="No (Default)" treetype="template">
set_property BITSTREAM.GENERAL.DISABLE_JTAG No [current_design]
      </Template>
      <Template label="Yes" treetype="template">
set_property BITSTREAM.GENERAL.DISABLE_JTAG Yes [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.GENERAL.JTAG_XADC" treetype="folder">
      <Template label="Enable (Default)" treetype="template">
set_property BITSTREAM.GENERAL.JTAG_XADC Enable [current_design]
      </Template>
      <Template label="Disable" treetype="template">
set_property BITSTREAM.GENERAL.JTAG_XADC Disable [current_design]
      </Template>
      <Template label="StatusOnly" treetype="template">
set_property BITSTREAM.GENERAL.JTAG_XADC StatusOnly [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.GENERAL.XADCENHANCEDLINEARITY" treetype="folder">
      <Template label="Off (Default)" treetype="template">
set_property BITSTREAM.GENERAL.XADCENHANCEDLINEARITY Off [current_design]
      </Template>
      <Template label="On" treetype="template">
set_property BITSTREAM.GENERAL.XADCENHANCEDLINEARITY On [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.GENERAL.XADCPOWERDOWN" treetype="folder">
      <Template label="Disable" treetype="template">
set_property BITSTREAM.GENERAL.XADCPOWERDOWN Disable [current_design]
      </Template>
      <Template label="Enable" treetype="template">
set_property BITSTREAM.GENERAL.XADCPOWERDOWN Enable [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.READBACK.ACTIVERECONFIG" treetype="folder">
      <Template label="No (Default)" treetype="template">
set_property BITSTREAM.READBACK.ACTIVERECONFIG No [current_design]
      </Template>
      <Template label="Yes" treetype="template">
set_property BITSTREAM.READBACK.ACTIVERECONFIG Yes [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.READBACK.ICAP_SELECT" treetype="folder">
      <Template label="Auto (Default)" treetype="template">
set_property BITSTREAM.READBACK.ICAP_SELECT Auto [current_design]
      </Template>
      <Template label="Top" treetype="template">
set_property BITSTREAM.READBACK.ICAP_SELECT Top [current_design]
      </Template>
      <Template label="Bottom" treetype="template">
set_property BITSTREAM.READBACK.ICAP_SELECT Bottom [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.READBACK.SECURITY" treetype="folder">
      <Template label="None (Default)" treetype="template">
set_property BITSTREAM.READBACK.SECURITY None [current_design]
      </Template>
      <Template label="Level1" treetype="template">
set_property BITSTREAM.READBACK.SECURITY Level1 [current_design]
      </Template>
      <Template label="Level2" treetype="template">
set_property BITSTREAM.READBACK.SECURITY Level2 [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.READBACK.XADCPARTIALRECONFIG" treetype="folder">
      <Template label="Disable (Default)" treetype="template">
set_property BITSTREAM.READBACK.XADCPARTIALRECONFIG Disable [current_design]
      </Template>
      <Template label="Enable" treetype="template">
set_property BITSTREAM.READBACK.XADCPARTIALRECONFIG Enable [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.STARTUP.DONEPIPE" treetype="folder">
      <Template label="Yes (Default)" treetype="template">
set_property BITSTREAM.STARTUP.DONEPIPE Yes [current_design]
      </Template>
      <Template label="No" treetype="template">
set_property BITSTREAM.STARTUP.DONEPIPE No [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.STARTUP.DONE_CYCLE" treetype="folder">
      <Template label="4 (Default)" treetype="template">
set_property BITSTREAM.STARTUP.DONE_CYCLE 4 [current_design]
      </Template>
      <Template label="1" treetype="template">
set_property BITSTREAM.STARTUP.DONE_CYCLE 1 [current_design]
      </Template>
      <Template label="2" treetype="template">
set_property BITSTREAM.STARTUP.DONE_CYCLE 2 [current_design]
      </Template>
      <Template label="3" treetype="template">
set_property BITSTREAM.STARTUP.DONE_CYCLE 3 [current_design]
      </Template>
      <Template label="5" treetype="template">
set_property BITSTREAM.STARTUP.DONE_CYCLE 5 [current_design]
      </Template>
      <Template label="6" treetype="template">
set_property BITSTREAM.STARTUP.DONE_CYCLE 6 [current_design]
      </Template>
      <Template label="Keep" treetype="template">
set_property BITSTREAM.STARTUP.DONE_CYCLE Keep [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.STARTUP.GTS_CYCLE" treetype="folder">
      <Template label="5 (Default)" treetype="template">
set_property BITSTREAM.STARTUP.GTS_CYCLE 5 [current_design]
      </Template>
      <Template label="1" treetype="template">
set_property BITSTREAM.STARTUP.GTS_CYCLE 1 [current_design]
      </Template>
      <Template label="2" treetype="template">
set_property BITSTREAM.STARTUP.GTS_CYCLE 2 [current_design]
      </Template>
      <Template label="3" treetype="template">
set_property BITSTREAM.STARTUP.GTS_CYCLE 3 [current_design]
      </Template>
      <Template label="4" treetype="template">
set_property BITSTREAM.STARTUP.GTS_CYCLE 4 [current_design]
      </Template>
      <Template label="6" treetype="template">
set_property BITSTREAM.STARTUP.GTS_CYCLE 6 [current_design]
      </Template>
      <Template label="Done" treetype="template">
set_property BITSTREAM.STARTUP.GTS_CYCLE Done [current_design]
      </Template>
      <Template label="Keep" treetype="template">
set_property BITSTREAM.STARTUP.GTS_CYCLE Keep [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.STARTUP.GWE_CYCLE" treetype="folder">
      <Template label="6 (Default)" treetype="template">
set_property BITSTREAM.STARTUP.GWE_CYCLE 6 [current_design]
      </Template>
      <Template label="1" treetype="template">
set_property BITSTREAM.STARTUP.GWE_CYCLE 1 [current_design]
      </Template>
      <Template label="2" treetype="template">
set_property BITSTREAM.STARTUP.GWE_CYCLE 2 [current_design]
      </Template>
      <Template label="3" treetype="template">
set_property BITSTREAM.STARTUP.GWE_CYCLE 3 [current_design]
      </Template>
      <Template label="4" treetype="template">
set_property BITSTREAM.STARTUP.GWE_CYCLE 4 [current_design]
      </Template>
      <Template label="5" treetype="template">
set_property BITSTREAM.STARTUP.GWE_CYCLE 5 [current_design]
      </Template>
      <Template label="Done" treetype="template">
set_property BITSTREAM.STARTUP.GWE_CYCLE Done [current_design]
      </Template>
      <Template label="Keep" treetype="template">
set_property BITSTREAM.STARTUP.GWE_CYCLE Keep [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.STARTUP.LCK_CYCLE" treetype="folder">
      <Template label="NoWait (Default)" treetype="template">
set_property BITSTREAM.STARTUP.LCK_CYCLE NoWait [current_design]
      </Template>
      <Template label="0" treetype="template">
set_property BITSTREAM.STARTUP.LCK_CYCLE 0 [current_design]
      </Template>
      <Template label="1" treetype="template">
set_property BITSTREAM.STARTUP.LCK_CYCLE 1 [current_design]
      </Template>
      <Template label="2" treetype="template">
set_property BITSTREAM.STARTUP.LCK_CYCLE 2 [current_design]
      </Template>
      <Template label="3" treetype="template">
set_property BITSTREAM.STARTUP.LCK_CYCLE 3 [current_design]
      </Template>
      <Template label="4" treetype="template">
set_property BITSTREAM.STARTUP.LCK_CYCLE 4 [current_design]
      </Template>
      <Template label="5" treetype="template">
set_property BITSTREAM.STARTUP.LCK_CYCLE 5 [current_design]
      </Template>
      <Template label="6" treetype="template">
set_property BITSTREAM.STARTUP.LCK_CYCLE 6 [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.STARTUP.MATCH_CYCLE" treetype="folder">
      <Template label="Auto (Default)" treetype="template">
set_property BITSTREAM.STARTUP.MATCH_CYCLE Auto [current_design]
      </Template>
      <Template label="NoWait" treetype="template">
set_property BITSTREAM.STARTUP.MATCH_CYCLE NoWait [current_design]
      </Template>
      <Template label="0" treetype="template">
set_property BITSTREAM.STARTUP.MATCH_CYCLE 0 [current_design]
      </Template>
      <Template label="1" treetype="template">
set_property BITSTREAM.STARTUP.MATCH_CYCLE 1 [current_design]
      </Template>
      <Template label="2" treetype="template">
set_property BITSTREAM.STARTUP.MATCH_CYCLE 2 [current_design]
      </Template>
      <Template label="3" treetype="template">
set_property BITSTREAM.STARTUP.MATCH_CYCLE 3 [current_design]
      </Template>
      <Template label="4" treetype="template">
set_property BITSTREAM.STARTUP.MATCH_CYCLE 4 [current_design]
      </Template>
      <Template label="5" treetype="template">
set_property BITSTREAM.STARTUP.MATCH_CYCLE 5 [current_design]
      </Template>
      <Template label="6" treetype="template">
set_property BITSTREAM.STARTUP.MATCH_CYCLE 6 [current_design]
      </Template>
    </SubFolder>
    <SubFolder label="BITSTREAM.STARTUP.STARTUPCLK" treetype="folder">
      <Template label="Cclk (Default)" treetype="template">
set_property BITSTREAM.STARTUP.STARTUPCLK Cclk [current_design]
      </Template>
      <Template label="UserClk" treetype="template">
set_property BITSTREAM.STARTUP.STARTUPCLK UserClk [current_design]
      </Template>
      <Template label="JtagClk" treetype="template">
set_property BITSTREAM.STARTUP.STARTUPCLK JtagClk [current_design]
      </Template>
    </SubFolder>
      <Template label="CFGBVS" treetype="template">
# configuration bank voltage select pin for dedicated configuration bank 0
# set to VCCO for I/O for 3.3V/2.5V or GND for 1.8V operation
set_property CFGBVS GND [current_design]
      </Template>
      <Template label="CONFIG_VOLTAGE" treetype="template">
# configuration bank voltage: 1.8 | 2.5 | 3.3
set_property CONFIG_VOLTAGE 1.8 [current_design]
      </Template>
      <SubFolder label="Configuration Mode (CONFIG_MODE)" treetype="folder">
        <Template label="M_SERIAL" treetype="template">
set_property CONFIG_MODE M_SERIAL [current_design]
        </Template>
        <Template label="S_SERIAL" treetype="template">
set_property CONFIG_MODE S_SERIAL [current_design]
        </Template>
        <Template label="B_SCAN" treetype="template">
set_property CONFIG_MODE B_SCAN [current_design]
        </Template>
        <Template label="M_SELECTMAP" treetype="template">
set_property CONFIG_MODE M_SELECTMAP [current_design]
        </Template>
        <Template label="S_SELECTMAP" treetype="template">
set_property CONFIG_MODE S_SELECTMAP [current_design]
        </Template>
        <Template label="S_SELECTMAP16" treetype="template">
set_property CONFIG_MODE S_SELECTMAP16 [current_design]
        </Template>
        <Template label="S_SELECTMAP32" treetype="template">
set_property CONFIG_MODE S_SELECTMAP32 [current_design]
        </Template>
        <Template label="SPIx1" treetype="template">
set_property CONFIG_MODE SPIx1 [current_design]
        </Template>
        <Template label="SPIx2" treetype="template">
set_property CONFIG_MODE SPIx2 [current_design]
        </Template>
        <Template label="SPIx4" treetype="template">
set_property CONFIG_MODE SPIx4 [current_design]
        </Template>
        <Template label="BPI8" treetype="template">
set_property CONFIG_MODE BPI8  [current_design]
        </Template>
        <Template label="BPI16" treetype="template">
set_property CONFIG_MODE BPI16 [current_design]
        </Template>
      </SubFolder>
      <SubFolder label="CRC error detection" treetype="folder">
        <Template label="POST_CRC enabled" treetype="template">
set_property POST_CRC ENABLE [current_design]
        </Template>
        <Template label="POST_CRC disabled" treetype="template">
set_property POST_CRC DISABLE [current_design]
        </Template>
      </SubFolder>
      <SubFolder label="Post CRC action" treetype="folder">
        <Template label="HALT" treetype="template">
set_property POST_CRC_ACTION HALT [current_design]
        </Template>
        <Template label="CONTINUE" treetype="template">
set_property POST_CRC_ACTION CONTINUE [current_design]
        </Template>
        <Template label="CORRECT_AND_CONTINUE" treetype="template">
set_property POST_CRC_ACTION CORRECT_AND_CONTINUE [current_design]
        </Template>
        <Template label="CORRECT_AND_HALT" treetype="template">
set_property POST_CRC_ACTION CORRECT_AND_HALT [current_design]
        </Template>
      </SubFolder>
      <Template label="POST_CRC_FREQ" treetype="template">
# Example: set_property POST_CRC_FREQ 50 [current_design]
set_property POST_CRC_FREQ &lt;Frequency in MHz&gt; [current_design]
      </Template>
      <SubFolder label="Post CRC init flag" treetype="folder">
        <Template label="ENABLE" treetype="template">
set_property POST_CRC_INIT_FLAG ENABLE [current_design]
        </Template>
        <Template label="DISABLE" treetype="template">
set_property POST_CRC_INIT_FLAG DISABLE [current_design]
        </Template>
      </SubFolder>
      <SubFolder label="Post CRC source" treetype="folder">
        <Template label="FIRST_READBACK" treetype="template">
set_property POST_CRC_SOURCE FIRST_READBACK [current_design]
        </Template>
        <Template label="PRE_COMPUTED" treetype="template">
set_property POST_CRC_SOURCE PRE_COMPUTED [current_design]
        </Template>
      </SubFolder>
      <Template label="VCCOSENSEMODE ALWAYSACTIVE" treetype="template">
# Example: set_property VCCOSENSEMODE ALWAYSACTIVE [get_iobanks 15]
set_property VCCOSENSEMODE ALWAYSACTIVE [get_iobanks &lt;IO bank numbers&gt;]
      </Template>
      <Template label="Reference voltage pins (VREF)" treetype="template">
# Example: set_property VREF {E11 F11} [current_design]
set_property VREF {&lt;pins&gt;} [current_design]
      </Template>
      <Template label="DCI cascade" treetype="template">
# Example: set_property DCI_CASCADE {15 14} [get_iobanks 17]
set_property DCI_CASCADE {&lt;slave bank numbers&gt;} [get_iobanks &lt;master bank number&gt;]
      </Template>
      <Template label="Internal voltage reference (INTERNAL_VREF)" treetype="template">
# Example: set_property INTERNAL_VREF 0.75 [get_iobanks 14]
set_property INTERNAL_VREF &lt;reference voltage&gt; [get_iobanks &lt;IO bank numbers&gt;]
      </Template>
  </SubFolder>
  </Folder>
</RootFolder>
