// Seed: 73393103
module module_0;
  wire id_1;
  ;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd96,
    parameter id_5 = 32'd24
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire _id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire _id_5;
  wire [id_5 : id_5] id_6;
  notif1 primCall (id_1, id_3, id_4);
  assign id_4[id_2<id_2] = 1'b0 - 1;
endmodule
module module_2 #(
    parameter id_5 = 32'd60
) (
    output wor id_0
    , id_24,
    output wire id_1
    , id_25,
    inout uwire id_2,
    input tri id_3,
    output supply0 id_4,
    input wand _id_5,
    output supply0 id_6,
    output supply0 id_7,
    input wor id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    input tri1 id_12,
    output tri0 id_13,
    output supply0 id_14,
    output tri1 id_15,
    input tri1 id_16,
    output supply0 id_17,
    output supply1 id_18,
    input supply0 id_19,
    output wand id_20,
    input tri1 id_21,
    output tri0 id_22
);
  assign id_24[id_5] = -1;
  module_0 modCall_1 ();
endmodule
