// Seed: 783103600
module module_0 (
    output tri0 id_0
);
  assign id_0 = ~id_2;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    input wire id_5,
    output supply1 id_6,
    input tri0 id_7,
    input uwire id_8,
    output logic id_9,
    input wor id_10,
    input tri1 id_11,
    output tri id_12,
    input uwire id_13,
    input supply0 id_14,
    input wire id_15,
    input wor id_16,
    input supply0 id_17
);
  assign id_9 = 1 - 1;
  module_0(
      id_3
  );
  wire id_19;
  assign id_12 = id_4;
  assign id_9  = 1;
  always_latch begin
    id_9 <= 1;
  end
endmodule
