<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Bubble Level: RCCEx Exported Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Bubble Level
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">RCCEx Exported Macros<div class="ingroups"><a class="el" href="group___s_t_m32_l4xx___h_a_l___driver.html">STM32L4xx_HAL_Driver</a> &raquo; <a class="el" href="group___r_c_c_ex.html">RCCEx</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___r_c_c_ex___flags___interrupts___management"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html">Flags Interrupts Management</a></td></tr>
<tr class="memdesc:group___r_c_c_ex___flags___interrupts___management"><td class="mdescLeft">&#160;</td><td class="mdescRight">macros to manage the specified RCC Flags and interrupts. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga90e36ab9a2478f1c6066432e230845a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">__HAL_RCC_I2C1_CONFIG</a>(__I2C1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>, (__I2C1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga90e36ab9a2478f1c6066432e230845a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C1 clock (I2C1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">More...</a><br /></td></tr>
<tr class="separator:ga90e36ab9a2478f1c6066432e230845a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9372aa811e622a602d2b3657790c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">__HAL_RCC_GET_I2C1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>))</td></tr>
<tr class="memdesc:gab9372aa811e622a602d2b3657790c8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">More...</a><br /></td></tr>
<tr class="separator:gab9372aa811e622a602d2b3657790c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">__HAL_RCC_I2C3_CONFIG</a>(__I2C3_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>, (__I2C3_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C3 clock (I2C3CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">More...</a><br /></td></tr>
<tr class="separator:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a897c77611227b305f8dde521c0d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">__HAL_RCC_GET_I2C3_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>))</td></tr>
<tr class="memdesc:gac1a897c77611227b305f8dde521c0d9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C3 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">More...</a><br /></td></tr>
<tr class="separator:gac1a897c77611227b305f8dde521c0d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">__HAL_RCC_USART1_CONFIG</a>(__USART1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>, (__USART1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART1 clock (USART1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">More...</a><br /></td></tr>
<tr class="separator:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">__HAL_RCC_GET_USART1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>))</td></tr>
<tr class="memdesc:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">More...</a><br /></td></tr>
<tr class="separator:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413643f4a106ca54111e8ff510290ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">__HAL_RCC_USART2_CONFIG</a>(__USART2_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>, (__USART2_CLKSOURCE__))</td></tr>
<tr class="memdesc:gaa413643f4a106ca54111e8ff510290ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART2 clock (USART2CLK).  <a href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">More...</a><br /></td></tr>
<tr class="separator:gaa413643f4a106ca54111e8ff510290ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">__HAL_RCC_GET_USART2_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>))</td></tr>
<tr class="memdesc:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART2 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">More...</a><br /></td></tr>
<tr class="separator:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85728cc36ce921048d46f6f9be3bf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac85728cc36ce921048d46f6f9be3bf39">__HAL_RCC_LPUART1_CONFIG</a>(__LPUART1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>, (__LPUART1_CLKSOURCE__))</td></tr>
<tr class="memdesc:gac85728cc36ce921048d46f6f9be3bf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPUART1 clock (LPUART1CLK).  <a href="group___r_c_c_ex___exported___macros.html#gac85728cc36ce921048d46f6f9be3bf39">More...</a><br /></td></tr>
<tr class="separator:gac85728cc36ce921048d46f6f9be3bf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">__HAL_RCC_GET_LPUART1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>))</td></tr>
<tr class="memdesc:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPUART1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">More...</a><br /></td></tr>
<tr class="separator:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">__HAL_RCC_LPTIM1_CONFIG</a>(__LPTIM1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>, (__LPTIM1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM1 clock (LPTIM1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">More...</a><br /></td></tr>
<tr class="separator:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6688c07a2a8c314df547de8caf378bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>))</td></tr>
<tr class="memdesc:gad6688c07a2a8c314df547de8caf378bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">More...</a><br /></td></tr>
<tr class="separator:gad6688c07a2a8c314df547de8caf378bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847e2252de2d28b745b375110fdc4d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga847e2252de2d28b745b375110fdc4d6e">__HAL_RCC_LPTIM2_CONFIG</a>(__LPTIM2_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>, (__LPTIM2_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga847e2252de2d28b745b375110fdc4d6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM2 clock (LPTIM2CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga847e2252de2d28b745b375110fdc4d6e">More...</a><br /></td></tr>
<tr class="separator:ga847e2252de2d28b745b375110fdc4d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga806f1d6e6a7d741b4d0524aa849f8ed8">__HAL_RCC_GET_LPTIM2_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>))</td></tr>
<tr class="memdesc:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM2 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga806f1d6e6a7d741b4d0524aa849f8ed8">More...</a><br /></td></tr>
<tr class="separator:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gae4028fc77f79b25d655d43c5e0cd9b75">__HAL_RCC_RNG_CONFIG</a>(__RNG_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>, (__RNG_CLKSOURCE__))</td></tr>
<tr class="memdesc:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the RNG clock.  <a href="group___r_c_c_ex___exported___macros.html#gae4028fc77f79b25d655d43c5e0cd9b75">More...</a><br /></td></tr>
<tr class="separator:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f27c485f7252991877f8e423b73d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">__HAL_RCC_GET_RNG_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>))</td></tr>
<tr class="memdesc:gad8f27c485f7252991877f8e423b73d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RNG clock.  <a href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">More...</a><br /></td></tr>
<tr class="separator:gad8f27c485f7252991877f8e423b73d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2ee9f1838a8450f949b548a06ed3bc58">__HAL_RCC_GET_ADC_SOURCE</a>()&#160;&#160;&#160;((<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga533cce6e679e55d54b4381b2817fc974">__HAL_RCC_ADC_IS_CLK_ENABLED</a>() != 0U) ? <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga2c5e64b7af7f986894c430da219d1356">RCC_ADCCLKSOURCE_SYSCLK</a> : <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga451dec253c6ead337ba6e7058d9dbff0">RCC_ADCCLKSOURCE_NONE</a>)</td></tr>
<tr class="memdesc:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the ADC clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga2ee9f1838a8450f949b548a06ed3bc58">More...</a><br /></td></tr>
<tr class="separator:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e36ab9a2478f1c6066432e230845a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">__HAL_RCC_I2C1_CONFIG</a>(__I2C1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>, (__I2C1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga90e36ab9a2478f1c6066432e230845a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C1 clock (I2C1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">More...</a><br /></td></tr>
<tr class="separator:ga90e36ab9a2478f1c6066432e230845a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9372aa811e622a602d2b3657790c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">__HAL_RCC_GET_I2C1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>))</td></tr>
<tr class="memdesc:gab9372aa811e622a602d2b3657790c8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">More...</a><br /></td></tr>
<tr class="separator:gab9372aa811e622a602d2b3657790c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">__HAL_RCC_I2C3_CONFIG</a>(__I2C3_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>, (__I2C3_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C3 clock (I2C3CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">More...</a><br /></td></tr>
<tr class="separator:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a897c77611227b305f8dde521c0d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">__HAL_RCC_GET_I2C3_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>))</td></tr>
<tr class="memdesc:gac1a897c77611227b305f8dde521c0d9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C3 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">More...</a><br /></td></tr>
<tr class="separator:gac1a897c77611227b305f8dde521c0d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">__HAL_RCC_USART1_CONFIG</a>(__USART1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>, (__USART1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART1 clock (USART1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">More...</a><br /></td></tr>
<tr class="separator:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">__HAL_RCC_GET_USART1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>))</td></tr>
<tr class="memdesc:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">More...</a><br /></td></tr>
<tr class="separator:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413643f4a106ca54111e8ff510290ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">__HAL_RCC_USART2_CONFIG</a>(__USART2_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>, (__USART2_CLKSOURCE__))</td></tr>
<tr class="memdesc:gaa413643f4a106ca54111e8ff510290ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART2 clock (USART2CLK).  <a href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">More...</a><br /></td></tr>
<tr class="separator:gaa413643f4a106ca54111e8ff510290ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">__HAL_RCC_GET_USART2_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>))</td></tr>
<tr class="memdesc:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART2 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">More...</a><br /></td></tr>
<tr class="separator:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85728cc36ce921048d46f6f9be3bf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac85728cc36ce921048d46f6f9be3bf39">__HAL_RCC_LPUART1_CONFIG</a>(__LPUART1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>, (__LPUART1_CLKSOURCE__))</td></tr>
<tr class="memdesc:gac85728cc36ce921048d46f6f9be3bf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPUART1 clock (LPUART1CLK).  <a href="group___r_c_c_ex___exported___macros.html#gac85728cc36ce921048d46f6f9be3bf39">More...</a><br /></td></tr>
<tr class="separator:gac85728cc36ce921048d46f6f9be3bf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">__HAL_RCC_GET_LPUART1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>))</td></tr>
<tr class="memdesc:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPUART1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">More...</a><br /></td></tr>
<tr class="separator:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">__HAL_RCC_LPTIM1_CONFIG</a>(__LPTIM1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>, (__LPTIM1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM1 clock (LPTIM1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">More...</a><br /></td></tr>
<tr class="separator:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6688c07a2a8c314df547de8caf378bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>))</td></tr>
<tr class="memdesc:gad6688c07a2a8c314df547de8caf378bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">More...</a><br /></td></tr>
<tr class="separator:gad6688c07a2a8c314df547de8caf378bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847e2252de2d28b745b375110fdc4d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga847e2252de2d28b745b375110fdc4d6e">__HAL_RCC_LPTIM2_CONFIG</a>(__LPTIM2_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>, (__LPTIM2_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga847e2252de2d28b745b375110fdc4d6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM2 clock (LPTIM2CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga847e2252de2d28b745b375110fdc4d6e">More...</a><br /></td></tr>
<tr class="separator:ga847e2252de2d28b745b375110fdc4d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga806f1d6e6a7d741b4d0524aa849f8ed8">__HAL_RCC_GET_LPTIM2_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>))</td></tr>
<tr class="memdesc:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM2 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga806f1d6e6a7d741b4d0524aa849f8ed8">More...</a><br /></td></tr>
<tr class="separator:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gae4028fc77f79b25d655d43c5e0cd9b75">__HAL_RCC_RNG_CONFIG</a>(__RNG_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>, (__RNG_CLKSOURCE__))</td></tr>
<tr class="memdesc:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the RNG clock.  <a href="group___r_c_c_ex___exported___macros.html#gae4028fc77f79b25d655d43c5e0cd9b75">More...</a><br /></td></tr>
<tr class="separator:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f27c485f7252991877f8e423b73d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">__HAL_RCC_GET_RNG_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>))</td></tr>
<tr class="memdesc:gad8f27c485f7252991877f8e423b73d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RNG clock.  <a href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">More...</a><br /></td></tr>
<tr class="separator:gad8f27c485f7252991877f8e423b73d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2ee9f1838a8450f949b548a06ed3bc58">__HAL_RCC_GET_ADC_SOURCE</a>()&#160;&#160;&#160;((<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga533cce6e679e55d54b4381b2817fc974">__HAL_RCC_ADC_IS_CLK_ENABLED</a>() != 0U) ? <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga2c5e64b7af7f986894c430da219d1356">RCC_ADCCLKSOURCE_SYSCLK</a> : <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga451dec253c6ead337ba6e7058d9dbff0">RCC_ADCCLKSOURCE_NONE</a>)</td></tr>
<tr class="memdesc:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the ADC clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga2ee9f1838a8450f949b548a06ed3bc58">More...</a><br /></td></tr>
<tr class="separator:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e36ab9a2478f1c6066432e230845a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">__HAL_RCC_I2C1_CONFIG</a>(__I2C1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>, (__I2C1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga90e36ab9a2478f1c6066432e230845a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C1 clock (I2C1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">More...</a><br /></td></tr>
<tr class="separator:ga90e36ab9a2478f1c6066432e230845a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9372aa811e622a602d2b3657790c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">__HAL_RCC_GET_I2C1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>))</td></tr>
<tr class="memdesc:gab9372aa811e622a602d2b3657790c8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">More...</a><br /></td></tr>
<tr class="separator:gab9372aa811e622a602d2b3657790c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">__HAL_RCC_I2C3_CONFIG</a>(__I2C3_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>, (__I2C3_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C3 clock (I2C3CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">More...</a><br /></td></tr>
<tr class="separator:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a897c77611227b305f8dde521c0d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">__HAL_RCC_GET_I2C3_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>))</td></tr>
<tr class="memdesc:gac1a897c77611227b305f8dde521c0d9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C3 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">More...</a><br /></td></tr>
<tr class="separator:gac1a897c77611227b305f8dde521c0d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">__HAL_RCC_USART1_CONFIG</a>(__USART1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>, (__USART1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART1 clock (USART1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">More...</a><br /></td></tr>
<tr class="separator:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">__HAL_RCC_GET_USART1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>))</td></tr>
<tr class="memdesc:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">More...</a><br /></td></tr>
<tr class="separator:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413643f4a106ca54111e8ff510290ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">__HAL_RCC_USART2_CONFIG</a>(__USART2_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>, (__USART2_CLKSOURCE__))</td></tr>
<tr class="memdesc:gaa413643f4a106ca54111e8ff510290ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART2 clock (USART2CLK).  <a href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">More...</a><br /></td></tr>
<tr class="separator:gaa413643f4a106ca54111e8ff510290ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">__HAL_RCC_GET_USART2_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>))</td></tr>
<tr class="memdesc:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART2 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">More...</a><br /></td></tr>
<tr class="separator:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85728cc36ce921048d46f6f9be3bf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac85728cc36ce921048d46f6f9be3bf39">__HAL_RCC_LPUART1_CONFIG</a>(__LPUART1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>, (__LPUART1_CLKSOURCE__))</td></tr>
<tr class="memdesc:gac85728cc36ce921048d46f6f9be3bf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPUART1 clock (LPUART1CLK).  <a href="group___r_c_c_ex___exported___macros.html#gac85728cc36ce921048d46f6f9be3bf39">More...</a><br /></td></tr>
<tr class="separator:gac85728cc36ce921048d46f6f9be3bf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">__HAL_RCC_GET_LPUART1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>))</td></tr>
<tr class="memdesc:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPUART1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">More...</a><br /></td></tr>
<tr class="separator:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">__HAL_RCC_LPTIM1_CONFIG</a>(__LPTIM1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>, (__LPTIM1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM1 clock (LPTIM1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">More...</a><br /></td></tr>
<tr class="separator:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6688c07a2a8c314df547de8caf378bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>))</td></tr>
<tr class="memdesc:gad6688c07a2a8c314df547de8caf378bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">More...</a><br /></td></tr>
<tr class="separator:gad6688c07a2a8c314df547de8caf378bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847e2252de2d28b745b375110fdc4d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga847e2252de2d28b745b375110fdc4d6e">__HAL_RCC_LPTIM2_CONFIG</a>(__LPTIM2_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>, (__LPTIM2_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga847e2252de2d28b745b375110fdc4d6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM2 clock (LPTIM2CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga847e2252de2d28b745b375110fdc4d6e">More...</a><br /></td></tr>
<tr class="separator:ga847e2252de2d28b745b375110fdc4d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga806f1d6e6a7d741b4d0524aa849f8ed8">__HAL_RCC_GET_LPTIM2_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>))</td></tr>
<tr class="memdesc:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM2 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga806f1d6e6a7d741b4d0524aa849f8ed8">More...</a><br /></td></tr>
<tr class="separator:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gae4028fc77f79b25d655d43c5e0cd9b75">__HAL_RCC_RNG_CONFIG</a>(__RNG_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>, (__RNG_CLKSOURCE__))</td></tr>
<tr class="memdesc:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the RNG clock.  <a href="group___r_c_c_ex___exported___macros.html#gae4028fc77f79b25d655d43c5e0cd9b75">More...</a><br /></td></tr>
<tr class="separator:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f27c485f7252991877f8e423b73d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">__HAL_RCC_GET_RNG_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>))</td></tr>
<tr class="memdesc:gad8f27c485f7252991877f8e423b73d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RNG clock.  <a href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">More...</a><br /></td></tr>
<tr class="separator:gad8f27c485f7252991877f8e423b73d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2ee9f1838a8450f949b548a06ed3bc58">__HAL_RCC_GET_ADC_SOURCE</a>()&#160;&#160;&#160;((<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga533cce6e679e55d54b4381b2817fc974">__HAL_RCC_ADC_IS_CLK_ENABLED</a>() != 0U) ? <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga2c5e64b7af7f986894c430da219d1356">RCC_ADCCLKSOURCE_SYSCLK</a> : <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga451dec253c6ead337ba6e7058d9dbff0">RCC_ADCCLKSOURCE_NONE</a>)</td></tr>
<tr class="memdesc:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the ADC clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga2ee9f1838a8450f949b548a06ed3bc58">More...</a><br /></td></tr>
<tr class="separator:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e36ab9a2478f1c6066432e230845a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">__HAL_RCC_I2C1_CONFIG</a>(__I2C1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>, (__I2C1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga90e36ab9a2478f1c6066432e230845a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C1 clock (I2C1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">More...</a><br /></td></tr>
<tr class="separator:ga90e36ab9a2478f1c6066432e230845a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9372aa811e622a602d2b3657790c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">__HAL_RCC_GET_I2C1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>))</td></tr>
<tr class="memdesc:gab9372aa811e622a602d2b3657790c8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">More...</a><br /></td></tr>
<tr class="separator:gab9372aa811e622a602d2b3657790c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">__HAL_RCC_I2C3_CONFIG</a>(__I2C3_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>, (__I2C3_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C3 clock (I2C3CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">More...</a><br /></td></tr>
<tr class="separator:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a897c77611227b305f8dde521c0d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">__HAL_RCC_GET_I2C3_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>))</td></tr>
<tr class="memdesc:gac1a897c77611227b305f8dde521c0d9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C3 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">More...</a><br /></td></tr>
<tr class="separator:gac1a897c77611227b305f8dde521c0d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">__HAL_RCC_USART1_CONFIG</a>(__USART1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>, (__USART1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART1 clock (USART1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">More...</a><br /></td></tr>
<tr class="separator:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">__HAL_RCC_GET_USART1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>))</td></tr>
<tr class="memdesc:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">More...</a><br /></td></tr>
<tr class="separator:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413643f4a106ca54111e8ff510290ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">__HAL_RCC_USART2_CONFIG</a>(__USART2_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>, (__USART2_CLKSOURCE__))</td></tr>
<tr class="memdesc:gaa413643f4a106ca54111e8ff510290ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART2 clock (USART2CLK).  <a href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">More...</a><br /></td></tr>
<tr class="separator:gaa413643f4a106ca54111e8ff510290ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">__HAL_RCC_GET_USART2_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>))</td></tr>
<tr class="memdesc:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART2 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">More...</a><br /></td></tr>
<tr class="separator:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85728cc36ce921048d46f6f9be3bf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac85728cc36ce921048d46f6f9be3bf39">__HAL_RCC_LPUART1_CONFIG</a>(__LPUART1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>, (__LPUART1_CLKSOURCE__))</td></tr>
<tr class="memdesc:gac85728cc36ce921048d46f6f9be3bf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPUART1 clock (LPUART1CLK).  <a href="group___r_c_c_ex___exported___macros.html#gac85728cc36ce921048d46f6f9be3bf39">More...</a><br /></td></tr>
<tr class="separator:gac85728cc36ce921048d46f6f9be3bf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">__HAL_RCC_GET_LPUART1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>))</td></tr>
<tr class="memdesc:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPUART1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">More...</a><br /></td></tr>
<tr class="separator:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">__HAL_RCC_LPTIM1_CONFIG</a>(__LPTIM1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>, (__LPTIM1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM1 clock (LPTIM1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">More...</a><br /></td></tr>
<tr class="separator:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6688c07a2a8c314df547de8caf378bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>))</td></tr>
<tr class="memdesc:gad6688c07a2a8c314df547de8caf378bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">More...</a><br /></td></tr>
<tr class="separator:gad6688c07a2a8c314df547de8caf378bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847e2252de2d28b745b375110fdc4d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga847e2252de2d28b745b375110fdc4d6e">__HAL_RCC_LPTIM2_CONFIG</a>(__LPTIM2_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>, (__LPTIM2_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga847e2252de2d28b745b375110fdc4d6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM2 clock (LPTIM2CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga847e2252de2d28b745b375110fdc4d6e">More...</a><br /></td></tr>
<tr class="separator:ga847e2252de2d28b745b375110fdc4d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga806f1d6e6a7d741b4d0524aa849f8ed8">__HAL_RCC_GET_LPTIM2_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>))</td></tr>
<tr class="memdesc:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM2 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga806f1d6e6a7d741b4d0524aa849f8ed8">More...</a><br /></td></tr>
<tr class="separator:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gae4028fc77f79b25d655d43c5e0cd9b75">__HAL_RCC_RNG_CONFIG</a>(__RNG_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>, (__RNG_CLKSOURCE__))</td></tr>
<tr class="memdesc:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the RNG clock.  <a href="group___r_c_c_ex___exported___macros.html#gae4028fc77f79b25d655d43c5e0cd9b75">More...</a><br /></td></tr>
<tr class="separator:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f27c485f7252991877f8e423b73d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">__HAL_RCC_GET_RNG_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>))</td></tr>
<tr class="memdesc:gad8f27c485f7252991877f8e423b73d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RNG clock.  <a href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">More...</a><br /></td></tr>
<tr class="separator:gad8f27c485f7252991877f8e423b73d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2ee9f1838a8450f949b548a06ed3bc58">__HAL_RCC_GET_ADC_SOURCE</a>()&#160;&#160;&#160;((<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga533cce6e679e55d54b4381b2817fc974">__HAL_RCC_ADC_IS_CLK_ENABLED</a>() != 0U) ? <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga2c5e64b7af7f986894c430da219d1356">RCC_ADCCLKSOURCE_SYSCLK</a> : <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga451dec253c6ead337ba6e7058d9dbff0">RCC_ADCCLKSOURCE_NONE</a>)</td></tr>
<tr class="memdesc:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the ADC clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga2ee9f1838a8450f949b548a06ed3bc58">More...</a><br /></td></tr>
<tr class="separator:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga2ee9f1838a8450f949b548a06ed3bc58" name="ga2ee9f1838a8450f949b548a06ed3bc58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ee9f1838a8450f949b548a06ed3bc58">&#9670;&#160;</a></span>__HAL_RCC_GET_ADC_SOURCE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_ADC_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga533cce6e679e55d54b4381b2817fc974">__HAL_RCC_ADC_IS_CLK_ENABLED</a>() != 0U) ? <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga2c5e64b7af7f986894c430da219d1356">RCC_ADCCLKSOURCE_SYSCLK</a> : <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga451dec253c6ead337ba6e7058d9dbff0">RCC_ADCCLKSOURCE_NONE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the ADC clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga451dec253c6ead337ba6e7058d9dbff0">RCC_ADCCLKSOURCE_NONE</a> No clock selected as ADC clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga2c5e64b7af7f986894c430da219d1356">RCC_ADCCLKSOURCE_SYSCLK</a> System Clock selected as ADC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ee9f1838a8450f949b548a06ed3bc58" name="ga2ee9f1838a8450f949b548a06ed3bc58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ee9f1838a8450f949b548a06ed3bc58">&#9670;&#160;</a></span>__HAL_RCC_GET_ADC_SOURCE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_ADC_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga533cce6e679e55d54b4381b2817fc974">__HAL_RCC_ADC_IS_CLK_ENABLED</a>() != 0U) ? <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga2c5e64b7af7f986894c430da219d1356">RCC_ADCCLKSOURCE_SYSCLK</a> : <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga451dec253c6ead337ba6e7058d9dbff0">RCC_ADCCLKSOURCE_NONE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the ADC clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga451dec253c6ead337ba6e7058d9dbff0">RCC_ADCCLKSOURCE_NONE</a> No clock selected as ADC clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga2c5e64b7af7f986894c430da219d1356">RCC_ADCCLKSOURCE_SYSCLK</a> System Clock selected as ADC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ee9f1838a8450f949b548a06ed3bc58" name="ga2ee9f1838a8450f949b548a06ed3bc58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ee9f1838a8450f949b548a06ed3bc58">&#9670;&#160;</a></span>__HAL_RCC_GET_ADC_SOURCE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_ADC_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga533cce6e679e55d54b4381b2817fc974">__HAL_RCC_ADC_IS_CLK_ENABLED</a>() != 0U) ? <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga2c5e64b7af7f986894c430da219d1356">RCC_ADCCLKSOURCE_SYSCLK</a> : <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga451dec253c6ead337ba6e7058d9dbff0">RCC_ADCCLKSOURCE_NONE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the ADC clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga451dec253c6ead337ba6e7058d9dbff0">RCC_ADCCLKSOURCE_NONE</a> No clock selected as ADC clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga2c5e64b7af7f986894c430da219d1356">RCC_ADCCLKSOURCE_SYSCLK</a> System Clock selected as ADC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ee9f1838a8450f949b548a06ed3bc58" name="ga2ee9f1838a8450f949b548a06ed3bc58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ee9f1838a8450f949b548a06ed3bc58">&#9670;&#160;</a></span>__HAL_RCC_GET_ADC_SOURCE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_ADC_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga533cce6e679e55d54b4381b2817fc974">__HAL_RCC_ADC_IS_CLK_ENABLED</a>() != 0U) ? <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga2c5e64b7af7f986894c430da219d1356">RCC_ADCCLKSOURCE_SYSCLK</a> : <a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga451dec253c6ead337ba6e7058d9dbff0">RCC_ADCCLKSOURCE_NONE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the ADC clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga451dec253c6ead337ba6e7058d9dbff0">RCC_ADCCLKSOURCE_NONE</a> No clock selected as ADC clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c___clock___source.html#ga2c5e64b7af7f986894c430da219d1356">RCC_ADCCLKSOURCE_SYSCLK</a> System Clock selected as ADC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab9372aa811e622a602d2b3657790c8e7" name="gab9372aa811e622a602d2b3657790c8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9372aa811e622a602d2b3657790c8e7">&#9670;&#160;</a></span>__HAL_RCC_GET_I2C1_SOURCE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the I2C1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">RCC_I2C1CLKSOURCE_PCLK1</a> PCLK1 selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a> HSI selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">RCC_I2C1CLKSOURCE_SYSCLK</a> System Clock selected as I2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab9372aa811e622a602d2b3657790c8e7" name="gab9372aa811e622a602d2b3657790c8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9372aa811e622a602d2b3657790c8e7">&#9670;&#160;</a></span>__HAL_RCC_GET_I2C1_SOURCE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the I2C1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">RCC_I2C1CLKSOURCE_PCLK1</a> PCLK1 selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a> HSI selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">RCC_I2C1CLKSOURCE_SYSCLK</a> System Clock selected as I2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab9372aa811e622a602d2b3657790c8e7" name="gab9372aa811e622a602d2b3657790c8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9372aa811e622a602d2b3657790c8e7">&#9670;&#160;</a></span>__HAL_RCC_GET_I2C1_SOURCE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the I2C1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">RCC_I2C1CLKSOURCE_PCLK1</a> PCLK1 selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a> HSI selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">RCC_I2C1CLKSOURCE_SYSCLK</a> System Clock selected as I2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab9372aa811e622a602d2b3657790c8e7" name="gab9372aa811e622a602d2b3657790c8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9372aa811e622a602d2b3657790c8e7">&#9670;&#160;</a></span>__HAL_RCC_GET_I2C1_SOURCE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the I2C1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">RCC_I2C1CLKSOURCE_PCLK1</a> PCLK1 selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a> HSI selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">RCC_I2C1CLKSOURCE_SYSCLK</a> System Clock selected as I2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac1a897c77611227b305f8dde521c0d9e" name="gac1a897c77611227b305f8dde521c0d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1a897c77611227b305f8dde521c0d9e">&#9670;&#160;</a></span>__HAL_RCC_GET_I2C3_SOURCE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C3_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the I2C3 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga32cf2e3b0c2d7988833577547ba5ad76">RCC_I2C3CLKSOURCE_PCLK1</a> PCLK1 selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga15d4072c90a04b2393e49f05dc3c8fd2">RCC_I2C3CLKSOURCE_HSI</a> HSI selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga3d4bde7e23e661154eee079f3ef57c09">RCC_I2C3CLKSOURCE_SYSCLK</a> System Clock selected as I2C3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac1a897c77611227b305f8dde521c0d9e" name="gac1a897c77611227b305f8dde521c0d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1a897c77611227b305f8dde521c0d9e">&#9670;&#160;</a></span>__HAL_RCC_GET_I2C3_SOURCE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C3_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the I2C3 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga32cf2e3b0c2d7988833577547ba5ad76">RCC_I2C3CLKSOURCE_PCLK1</a> PCLK1 selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga15d4072c90a04b2393e49f05dc3c8fd2">RCC_I2C3CLKSOURCE_HSI</a> HSI selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga3d4bde7e23e661154eee079f3ef57c09">RCC_I2C3CLKSOURCE_SYSCLK</a> System Clock selected as I2C3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac1a897c77611227b305f8dde521c0d9e" name="gac1a897c77611227b305f8dde521c0d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1a897c77611227b305f8dde521c0d9e">&#9670;&#160;</a></span>__HAL_RCC_GET_I2C3_SOURCE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C3_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the I2C3 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga32cf2e3b0c2d7988833577547ba5ad76">RCC_I2C3CLKSOURCE_PCLK1</a> PCLK1 selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga15d4072c90a04b2393e49f05dc3c8fd2">RCC_I2C3CLKSOURCE_HSI</a> HSI selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga3d4bde7e23e661154eee079f3ef57c09">RCC_I2C3CLKSOURCE_SYSCLK</a> System Clock selected as I2C3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac1a897c77611227b305f8dde521c0d9e" name="gac1a897c77611227b305f8dde521c0d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1a897c77611227b305f8dde521c0d9e">&#9670;&#160;</a></span>__HAL_RCC_GET_I2C3_SOURCE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C3_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the I2C3 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga32cf2e3b0c2d7988833577547ba5ad76">RCC_I2C3CLKSOURCE_PCLK1</a> PCLK1 selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga15d4072c90a04b2393e49f05dc3c8fd2">RCC_I2C3CLKSOURCE_HSI</a> HSI selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga3d4bde7e23e661154eee079f3ef57c09">RCC_I2C3CLKSOURCE_SYSCLK</a> System Clock selected as I2C3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6688c07a2a8c314df547de8caf378bb" name="gad6688c07a2a8c314df547de8caf378bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6688c07a2a8c314df547de8caf378bb">&#9670;&#160;</a></span>__HAL_RCC_GET_LPTIM1_SOURCE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the LPTIM1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">RCC_LPTIM1CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga3194a321e6699246642dd78dcdefa7b9">RCC_LPTIM1CLKSOURCE_HSI</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6688c07a2a8c314df547de8caf378bb" name="gad6688c07a2a8c314df547de8caf378bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6688c07a2a8c314df547de8caf378bb">&#9670;&#160;</a></span>__HAL_RCC_GET_LPTIM1_SOURCE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the LPTIM1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">RCC_LPTIM1CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga3194a321e6699246642dd78dcdefa7b9">RCC_LPTIM1CLKSOURCE_HSI</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6688c07a2a8c314df547de8caf378bb" name="gad6688c07a2a8c314df547de8caf378bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6688c07a2a8c314df547de8caf378bb">&#9670;&#160;</a></span>__HAL_RCC_GET_LPTIM1_SOURCE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the LPTIM1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">RCC_LPTIM1CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga3194a321e6699246642dd78dcdefa7b9">RCC_LPTIM1CLKSOURCE_HSI</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6688c07a2a8c314df547de8caf378bb" name="gad6688c07a2a8c314df547de8caf378bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6688c07a2a8c314df547de8caf378bb">&#9670;&#160;</a></span>__HAL_RCC_GET_LPTIM1_SOURCE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the LPTIM1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">RCC_LPTIM1CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga3194a321e6699246642dd78dcdefa7b9">RCC_LPTIM1CLKSOURCE_HSI</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga806f1d6e6a7d741b4d0524aa849f8ed8" name="ga806f1d6e6a7d741b4d0524aa849f8ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga806f1d6e6a7d741b4d0524aa849f8ed8">&#9670;&#160;</a></span>__HAL_RCC_GET_LPTIM2_SOURCE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the LPTIM2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga8eb7d869a9d33f91c8732ec27dc461b7">RCC_LPTIM2CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga56818e296ec1095f2449787e98ae8b56">RCC_LPTIM2CLKSOURCE_LSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gaae54e9f89db84dabcd02b56c56cd1b74">RCC_LPTIM2CLKSOURCE_HSI</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga9a2d055b3c47d3ef219b44b2819317e6">RCC_LPTIM2CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga806f1d6e6a7d741b4d0524aa849f8ed8" name="ga806f1d6e6a7d741b4d0524aa849f8ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga806f1d6e6a7d741b4d0524aa849f8ed8">&#9670;&#160;</a></span>__HAL_RCC_GET_LPTIM2_SOURCE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the LPTIM2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga8eb7d869a9d33f91c8732ec27dc461b7">RCC_LPTIM2CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga56818e296ec1095f2449787e98ae8b56">RCC_LPTIM2CLKSOURCE_LSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gaae54e9f89db84dabcd02b56c56cd1b74">RCC_LPTIM2CLKSOURCE_HSI</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga9a2d055b3c47d3ef219b44b2819317e6">RCC_LPTIM2CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga806f1d6e6a7d741b4d0524aa849f8ed8" name="ga806f1d6e6a7d741b4d0524aa849f8ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga806f1d6e6a7d741b4d0524aa849f8ed8">&#9670;&#160;</a></span>__HAL_RCC_GET_LPTIM2_SOURCE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the LPTIM2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga8eb7d869a9d33f91c8732ec27dc461b7">RCC_LPTIM2CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga56818e296ec1095f2449787e98ae8b56">RCC_LPTIM2CLKSOURCE_LSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gaae54e9f89db84dabcd02b56c56cd1b74">RCC_LPTIM2CLKSOURCE_HSI</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga9a2d055b3c47d3ef219b44b2819317e6">RCC_LPTIM2CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga806f1d6e6a7d741b4d0524aa849f8ed8" name="ga806f1d6e6a7d741b4d0524aa849f8ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga806f1d6e6a7d741b4d0524aa849f8ed8">&#9670;&#160;</a></span>__HAL_RCC_GET_LPTIM2_SOURCE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the LPTIM2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga8eb7d869a9d33f91c8732ec27dc461b7">RCC_LPTIM2CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga56818e296ec1095f2449787e98ae8b56">RCC_LPTIM2CLKSOURCE_LSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gaae54e9f89db84dabcd02b56c56cd1b74">RCC_LPTIM2CLKSOURCE_HSI</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga9a2d055b3c47d3ef219b44b2819317e6">RCC_LPTIM2CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga193015f4df5fb541bd4fbbc20d1e20ae" name="ga193015f4df5fb541bd4fbbc20d1e20ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga193015f4df5fb541bd4fbbc20d1e20ae">&#9670;&#160;</a></span>__HAL_RCC_GET_LPUART1_SOURCE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPUART1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the LPUART1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga8158f86dafbb5879aed91b766f64f360">RCC_LPUART1CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaec4723bf0172e21fcd0a1f85404c370d">RCC_LPUART1CLKSOURCE_SYSCLK</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga193015f4df5fb541bd4fbbc20d1e20ae" name="ga193015f4df5fb541bd4fbbc20d1e20ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga193015f4df5fb541bd4fbbc20d1e20ae">&#9670;&#160;</a></span>__HAL_RCC_GET_LPUART1_SOURCE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPUART1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the LPUART1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga8158f86dafbb5879aed91b766f64f360">RCC_LPUART1CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaec4723bf0172e21fcd0a1f85404c370d">RCC_LPUART1CLKSOURCE_SYSCLK</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga193015f4df5fb541bd4fbbc20d1e20ae" name="ga193015f4df5fb541bd4fbbc20d1e20ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga193015f4df5fb541bd4fbbc20d1e20ae">&#9670;&#160;</a></span>__HAL_RCC_GET_LPUART1_SOURCE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPUART1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the LPUART1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga8158f86dafbb5879aed91b766f64f360">RCC_LPUART1CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaec4723bf0172e21fcd0a1f85404c370d">RCC_LPUART1CLKSOURCE_SYSCLK</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga193015f4df5fb541bd4fbbc20d1e20ae" name="ga193015f4df5fb541bd4fbbc20d1e20ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga193015f4df5fb541bd4fbbc20d1e20ae">&#9670;&#160;</a></span>__HAL_RCC_GET_LPUART1_SOURCE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPUART1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the LPUART1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga8158f86dafbb5879aed91b766f64f360">RCC_LPUART1CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaec4723bf0172e21fcd0a1f85404c370d">RCC_LPUART1CLKSOURCE_SYSCLK</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad8f27c485f7252991877f8e423b73d46" name="gad8f27c485f7252991877f8e423b73d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f27c485f7252991877f8e423b73d46">&#9670;&#160;</a></span>__HAL_RCC_GET_RNG_SOURCE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_RNG_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the RNG clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values:   <ul>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga636e63cf17475059091a1c1d8633f37f">RCC_RNGCLKSOURCE_MSI</a> MSI selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as RNG clock </li>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga600007fdf65479d864fe0144cfbc260f">RCC_RNGCLKSOURCE_PLL</a> PLL "Q" clock (PLL48M1CLK) selected as RNG clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad8f27c485f7252991877f8e423b73d46" name="gad8f27c485f7252991877f8e423b73d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f27c485f7252991877f8e423b73d46">&#9670;&#160;</a></span>__HAL_RCC_GET_RNG_SOURCE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_RNG_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the RNG clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values:   <ul>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga636e63cf17475059091a1c1d8633f37f">RCC_RNGCLKSOURCE_MSI</a> MSI selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as RNG clock </li>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga600007fdf65479d864fe0144cfbc260f">RCC_RNGCLKSOURCE_PLL</a> PLL "Q" clock (PLL48M1CLK) selected as RNG clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad8f27c485f7252991877f8e423b73d46" name="gad8f27c485f7252991877f8e423b73d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f27c485f7252991877f8e423b73d46">&#9670;&#160;</a></span>__HAL_RCC_GET_RNG_SOURCE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_RNG_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the RNG clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values:   <ul>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga636e63cf17475059091a1c1d8633f37f">RCC_RNGCLKSOURCE_MSI</a> MSI selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as RNG clock </li>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga600007fdf65479d864fe0144cfbc260f">RCC_RNGCLKSOURCE_PLL</a> PLL "Q" clock (PLL48M1CLK) selected as RNG clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad8f27c485f7252991877f8e423b73d46" name="gad8f27c485f7252991877f8e423b73d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f27c485f7252991877f8e423b73d46">&#9670;&#160;</a></span>__HAL_RCC_GET_RNG_SOURCE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_RNG_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the RNG clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values:   <ul>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga636e63cf17475059091a1c1d8633f37f">RCC_RNGCLKSOURCE_MSI</a> MSI selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as RNG clock </li>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga600007fdf65479d864fe0144cfbc260f">RCC_RNGCLKSOURCE_PLL</a> PLL "Q" clock (PLL48M1CLK) selected as RNG clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf6ff545446befd6af48cd5108e8fbc2e" name="gaf6ff545446befd6af48cd5108e8fbc2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ff545446befd6af48cd5108e8fbc2e">&#9670;&#160;</a></span>__HAL_RCC_GET_USART1_SOURCE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the USART1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga0b28509687786167271f0eb84b80b124">RCC_USART1CLKSOURCE_PCLK2</a> PCLK2 selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">RCC_USART1CLKSOURCE_HSI</a> HSI selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga50441be9ccc8a7abbdba23cfd7f7286c">RCC_USART1CLKSOURCE_SYSCLK</a> System Clock selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">RCC_USART1CLKSOURCE_LSE</a> LSE selected as USART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf6ff545446befd6af48cd5108e8fbc2e" name="gaf6ff545446befd6af48cd5108e8fbc2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ff545446befd6af48cd5108e8fbc2e">&#9670;&#160;</a></span>__HAL_RCC_GET_USART1_SOURCE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the USART1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga0b28509687786167271f0eb84b80b124">RCC_USART1CLKSOURCE_PCLK2</a> PCLK2 selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">RCC_USART1CLKSOURCE_HSI</a> HSI selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga50441be9ccc8a7abbdba23cfd7f7286c">RCC_USART1CLKSOURCE_SYSCLK</a> System Clock selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">RCC_USART1CLKSOURCE_LSE</a> LSE selected as USART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf6ff545446befd6af48cd5108e8fbc2e" name="gaf6ff545446befd6af48cd5108e8fbc2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ff545446befd6af48cd5108e8fbc2e">&#9670;&#160;</a></span>__HAL_RCC_GET_USART1_SOURCE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the USART1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga0b28509687786167271f0eb84b80b124">RCC_USART1CLKSOURCE_PCLK2</a> PCLK2 selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">RCC_USART1CLKSOURCE_HSI</a> HSI selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga50441be9ccc8a7abbdba23cfd7f7286c">RCC_USART1CLKSOURCE_SYSCLK</a> System Clock selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">RCC_USART1CLKSOURCE_LSE</a> LSE selected as USART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf6ff545446befd6af48cd5108e8fbc2e" name="gaf6ff545446befd6af48cd5108e8fbc2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ff545446befd6af48cd5108e8fbc2e">&#9670;&#160;</a></span>__HAL_RCC_GET_USART1_SOURCE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the USART1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga0b28509687786167271f0eb84b80b124">RCC_USART1CLKSOURCE_PCLK2</a> PCLK2 selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">RCC_USART1CLKSOURCE_HSI</a> HSI selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga50441be9ccc8a7abbdba23cfd7f7286c">RCC_USART1CLKSOURCE_SYSCLK</a> System Clock selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">RCC_USART1CLKSOURCE_LSE</a> LSE selected as USART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7f2fecdd9f75bb71677602f9b2c22dd7" name="ga7f2fecdd9f75bb71677602f9b2c22dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2fecdd9f75bb71677602f9b2c22dd7">&#9670;&#160;</a></span>__HAL_RCC_GET_USART2_SOURCE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the USART2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">RCC_USART2CLKSOURCE_PCLK1</a> PCLK1 selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">RCC_USART2CLKSOURCE_HSI</a> HSI selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab06c008b4b6015e3a13fbbdbfe8d0121">RCC_USART2CLKSOURCE_SYSCLK</a> System Clock selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">RCC_USART2CLKSOURCE_LSE</a> LSE selected as USART2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7f2fecdd9f75bb71677602f9b2c22dd7" name="ga7f2fecdd9f75bb71677602f9b2c22dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2fecdd9f75bb71677602f9b2c22dd7">&#9670;&#160;</a></span>__HAL_RCC_GET_USART2_SOURCE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the USART2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">RCC_USART2CLKSOURCE_PCLK1</a> PCLK1 selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">RCC_USART2CLKSOURCE_HSI</a> HSI selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab06c008b4b6015e3a13fbbdbfe8d0121">RCC_USART2CLKSOURCE_SYSCLK</a> System Clock selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">RCC_USART2CLKSOURCE_LSE</a> LSE selected as USART2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7f2fecdd9f75bb71677602f9b2c22dd7" name="ga7f2fecdd9f75bb71677602f9b2c22dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2fecdd9f75bb71677602f9b2c22dd7">&#9670;&#160;</a></span>__HAL_RCC_GET_USART2_SOURCE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the USART2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">RCC_USART2CLKSOURCE_PCLK1</a> PCLK1 selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">RCC_USART2CLKSOURCE_HSI</a> HSI selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab06c008b4b6015e3a13fbbdbfe8d0121">RCC_USART2CLKSOURCE_SYSCLK</a> System Clock selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">RCC_USART2CLKSOURCE_LSE</a> LSE selected as USART2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7f2fecdd9f75bb71677602f9b2c22dd7" name="ga7f2fecdd9f75bb71677602f9b2c22dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2fecdd9f75bb71677602f9b2c22dd7">&#9670;&#160;</a></span>__HAL_RCC_GET_USART2_SOURCE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the USART2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">RCC_USART2CLKSOURCE_PCLK1</a> PCLK1 selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">RCC_USART2CLKSOURCE_HSI</a> HSI selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab06c008b4b6015e3a13fbbdbfe8d0121">RCC_USART2CLKSOURCE_SYSCLK</a> System Clock selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">RCC_USART2CLKSOURCE_LSE</a> LSE selected as USART2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga90e36ab9a2478f1c6066432e230845a2" name="ga90e36ab9a2478f1c6066432e230845a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90e36ab9a2478f1c6066432e230845a2">&#9670;&#160;</a></span>__HAL_RCC_I2C1_CONFIG <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>, (__I2C1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the I2C1 clock (I2C1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__I2C1_CLKSOURCE__</td><td>specifies the I2C1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">RCC_I2C1CLKSOURCE_PCLK1</a> PCLK1 selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a> HSI selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">RCC_I2C1CLKSOURCE_SYSCLK</a> System Clock selected as I2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga90e36ab9a2478f1c6066432e230845a2" name="ga90e36ab9a2478f1c6066432e230845a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90e36ab9a2478f1c6066432e230845a2">&#9670;&#160;</a></span>__HAL_RCC_I2C1_CONFIG <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>, (__I2C1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the I2C1 clock (I2C1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__I2C1_CLKSOURCE__</td><td>specifies the I2C1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">RCC_I2C1CLKSOURCE_PCLK1</a> PCLK1 selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a> HSI selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">RCC_I2C1CLKSOURCE_SYSCLK</a> System Clock selected as I2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga90e36ab9a2478f1c6066432e230845a2" name="ga90e36ab9a2478f1c6066432e230845a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90e36ab9a2478f1c6066432e230845a2">&#9670;&#160;</a></span>__HAL_RCC_I2C1_CONFIG <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>, (__I2C1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the I2C1 clock (I2C1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__I2C1_CLKSOURCE__</td><td>specifies the I2C1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">RCC_I2C1CLKSOURCE_PCLK1</a> PCLK1 selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a> HSI selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">RCC_I2C1CLKSOURCE_SYSCLK</a> System Clock selected as I2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga90e36ab9a2478f1c6066432e230845a2" name="ga90e36ab9a2478f1c6066432e230845a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90e36ab9a2478f1c6066432e230845a2">&#9670;&#160;</a></span>__HAL_RCC_I2C1_CONFIG <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>, (__I2C1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the I2C1 clock (I2C1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__I2C1_CLKSOURCE__</td><td>specifies the I2C1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">RCC_I2C1CLKSOURCE_PCLK1</a> PCLK1 selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a> HSI selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">RCC_I2C1CLKSOURCE_SYSCLK</a> System Clock selected as I2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ca9240d0a7d79ca5f72b298255e73ee" name="ga2ca9240d0a7d79ca5f72b298255e73ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ca9240d0a7d79ca5f72b298255e73ee">&#9670;&#160;</a></span>__HAL_RCC_I2C3_CONFIG <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C3_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>, (__I2C3_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the I2C3 clock (I2C3CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__I2C3_CLKSOURCE__</td><td>specifies the I2C3 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga32cf2e3b0c2d7988833577547ba5ad76">RCC_I2C3CLKSOURCE_PCLK1</a> PCLK1 selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga15d4072c90a04b2393e49f05dc3c8fd2">RCC_I2C3CLKSOURCE_HSI</a> HSI selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga3d4bde7e23e661154eee079f3ef57c09">RCC_I2C3CLKSOURCE_SYSCLK</a> System Clock selected as I2C3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ca9240d0a7d79ca5f72b298255e73ee" name="ga2ca9240d0a7d79ca5f72b298255e73ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ca9240d0a7d79ca5f72b298255e73ee">&#9670;&#160;</a></span>__HAL_RCC_I2C3_CONFIG <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C3_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>, (__I2C3_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the I2C3 clock (I2C3CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__I2C3_CLKSOURCE__</td><td>specifies the I2C3 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga32cf2e3b0c2d7988833577547ba5ad76">RCC_I2C3CLKSOURCE_PCLK1</a> PCLK1 selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga15d4072c90a04b2393e49f05dc3c8fd2">RCC_I2C3CLKSOURCE_HSI</a> HSI selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga3d4bde7e23e661154eee079f3ef57c09">RCC_I2C3CLKSOURCE_SYSCLK</a> System Clock selected as I2C3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ca9240d0a7d79ca5f72b298255e73ee" name="ga2ca9240d0a7d79ca5f72b298255e73ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ca9240d0a7d79ca5f72b298255e73ee">&#9670;&#160;</a></span>__HAL_RCC_I2C3_CONFIG <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C3_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>, (__I2C3_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the I2C3 clock (I2C3CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__I2C3_CLKSOURCE__</td><td>specifies the I2C3 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga32cf2e3b0c2d7988833577547ba5ad76">RCC_I2C3CLKSOURCE_PCLK1</a> PCLK1 selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga15d4072c90a04b2393e49f05dc3c8fd2">RCC_I2C3CLKSOURCE_HSI</a> HSI selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga3d4bde7e23e661154eee079f3ef57c09">RCC_I2C3CLKSOURCE_SYSCLK</a> System Clock selected as I2C3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ca9240d0a7d79ca5f72b298255e73ee" name="ga2ca9240d0a7d79ca5f72b298255e73ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ca9240d0a7d79ca5f72b298255e73ee">&#9670;&#160;</a></span>__HAL_RCC_I2C3_CONFIG <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C3_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>, (__I2C3_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the I2C3 clock (I2C3CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__I2C3_CLKSOURCE__</td><td>specifies the I2C3 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga32cf2e3b0c2d7988833577547ba5ad76">RCC_I2C3CLKSOURCE_PCLK1</a> PCLK1 selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga15d4072c90a04b2393e49f05dc3c8fd2">RCC_I2C3CLKSOURCE_HSI</a> HSI selected as I2C3 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga3d4bde7e23e661154eee079f3ef57c09">RCC_I2C3CLKSOURCE_SYSCLK</a> System Clock selected as I2C3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2a59d733248c7e8f36c2c6abd1dd2bb4" name="ga2a59d733248c7e8f36c2c6abd1dd2bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a59d733248c7e8f36c2c6abd1dd2bb4">&#9670;&#160;</a></span>__HAL_RCC_LPTIM1_CONFIG <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPTIM1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>, (__LPTIM1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the LPTIM1 clock (LPTIM1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPTIM1_CLKSOURCE__</td><td>specifies the LPTIM1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">RCC_LPTIM1CLKSOURCE_PCLK1</a> PCLK1 selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a> HSI selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga3194a321e6699246642dd78dcdefa7b9">RCC_LPTIM1CLKSOURCE_HSI</a> LSI selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a> LSE selected as LPTIM1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2a59d733248c7e8f36c2c6abd1dd2bb4" name="ga2a59d733248c7e8f36c2c6abd1dd2bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a59d733248c7e8f36c2c6abd1dd2bb4">&#9670;&#160;</a></span>__HAL_RCC_LPTIM1_CONFIG <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPTIM1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>, (__LPTIM1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the LPTIM1 clock (LPTIM1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPTIM1_CLKSOURCE__</td><td>specifies the LPTIM1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">RCC_LPTIM1CLKSOURCE_PCLK1</a> PCLK1 selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a> HSI selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga3194a321e6699246642dd78dcdefa7b9">RCC_LPTIM1CLKSOURCE_HSI</a> LSI selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a> LSE selected as LPTIM1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2a59d733248c7e8f36c2c6abd1dd2bb4" name="ga2a59d733248c7e8f36c2c6abd1dd2bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a59d733248c7e8f36c2c6abd1dd2bb4">&#9670;&#160;</a></span>__HAL_RCC_LPTIM1_CONFIG <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPTIM1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>, (__LPTIM1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the LPTIM1 clock (LPTIM1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPTIM1_CLKSOURCE__</td><td>specifies the LPTIM1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">RCC_LPTIM1CLKSOURCE_PCLK1</a> PCLK1 selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a> HSI selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga3194a321e6699246642dd78dcdefa7b9">RCC_LPTIM1CLKSOURCE_HSI</a> LSI selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a> LSE selected as LPTIM1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2a59d733248c7e8f36c2c6abd1dd2bb4" name="ga2a59d733248c7e8f36c2c6abd1dd2bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a59d733248c7e8f36c2c6abd1dd2bb4">&#9670;&#160;</a></span>__HAL_RCC_LPTIM1_CONFIG <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPTIM1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>, (__LPTIM1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the LPTIM1 clock (LPTIM1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPTIM1_CLKSOURCE__</td><td>specifies the LPTIM1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">RCC_LPTIM1CLKSOURCE_PCLK1</a> PCLK1 selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a> HSI selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga3194a321e6699246642dd78dcdefa7b9">RCC_LPTIM1CLKSOURCE_HSI</a> LSI selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a> LSE selected as LPTIM1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga847e2252de2d28b745b375110fdc4d6e" name="ga847e2252de2d28b745b375110fdc4d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga847e2252de2d28b745b375110fdc4d6e">&#9670;&#160;</a></span>__HAL_RCC_LPTIM2_CONFIG <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPTIM2_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>, (__LPTIM2_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the LPTIM2 clock (LPTIM2CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPTIM2_CLKSOURCE__</td><td>specifies the LPTIM2 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga8eb7d869a9d33f91c8732ec27dc461b7">RCC_LPTIM2CLKSOURCE_PCLK1</a> PCLK1 selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga56818e296ec1095f2449787e98ae8b56">RCC_LPTIM2CLKSOURCE_LSI</a> HSI selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gaae54e9f89db84dabcd02b56c56cd1b74">RCC_LPTIM2CLKSOURCE_HSI</a> LSI selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga9a2d055b3c47d3ef219b44b2819317e6">RCC_LPTIM2CLKSOURCE_LSE</a> LSE selected as LPTIM2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga847e2252de2d28b745b375110fdc4d6e" name="ga847e2252de2d28b745b375110fdc4d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga847e2252de2d28b745b375110fdc4d6e">&#9670;&#160;</a></span>__HAL_RCC_LPTIM2_CONFIG <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPTIM2_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>, (__LPTIM2_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the LPTIM2 clock (LPTIM2CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPTIM2_CLKSOURCE__</td><td>specifies the LPTIM2 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga8eb7d869a9d33f91c8732ec27dc461b7">RCC_LPTIM2CLKSOURCE_PCLK1</a> PCLK1 selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga56818e296ec1095f2449787e98ae8b56">RCC_LPTIM2CLKSOURCE_LSI</a> HSI selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gaae54e9f89db84dabcd02b56c56cd1b74">RCC_LPTIM2CLKSOURCE_HSI</a> LSI selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga9a2d055b3c47d3ef219b44b2819317e6">RCC_LPTIM2CLKSOURCE_LSE</a> LSE selected as LPTIM2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga847e2252de2d28b745b375110fdc4d6e" name="ga847e2252de2d28b745b375110fdc4d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga847e2252de2d28b745b375110fdc4d6e">&#9670;&#160;</a></span>__HAL_RCC_LPTIM2_CONFIG <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPTIM2_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>, (__LPTIM2_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the LPTIM2 clock (LPTIM2CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPTIM2_CLKSOURCE__</td><td>specifies the LPTIM2 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga8eb7d869a9d33f91c8732ec27dc461b7">RCC_LPTIM2CLKSOURCE_PCLK1</a> PCLK1 selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga56818e296ec1095f2449787e98ae8b56">RCC_LPTIM2CLKSOURCE_LSI</a> HSI selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gaae54e9f89db84dabcd02b56c56cd1b74">RCC_LPTIM2CLKSOURCE_HSI</a> LSI selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga9a2d055b3c47d3ef219b44b2819317e6">RCC_LPTIM2CLKSOURCE_LSE</a> LSE selected as LPTIM2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga847e2252de2d28b745b375110fdc4d6e" name="ga847e2252de2d28b745b375110fdc4d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga847e2252de2d28b745b375110fdc4d6e">&#9670;&#160;</a></span>__HAL_RCC_LPTIM2_CONFIG <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPTIM2_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">RCC_CCIPR_LPTIM2SEL</a>, (__LPTIM2_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the LPTIM2 clock (LPTIM2CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPTIM2_CLKSOURCE__</td><td>specifies the LPTIM2 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga8eb7d869a9d33f91c8732ec27dc461b7">RCC_LPTIM2CLKSOURCE_PCLK1</a> PCLK1 selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga56818e296ec1095f2449787e98ae8b56">RCC_LPTIM2CLKSOURCE_LSI</a> HSI selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gaae54e9f89db84dabcd02b56c56cd1b74">RCC_LPTIM2CLKSOURCE_HSI</a> LSI selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga9a2d055b3c47d3ef219b44b2819317e6">RCC_LPTIM2CLKSOURCE_LSE</a> LSE selected as LPTIM2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac85728cc36ce921048d46f6f9be3bf39" name="gac85728cc36ce921048d46f6f9be3bf39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac85728cc36ce921048d46f6f9be3bf39">&#9670;&#160;</a></span>__HAL_RCC_LPUART1_CONFIG <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPUART1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>, (__LPUART1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the LPUART1 clock (LPUART1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPUART1_CLKSOURCE__</td><td>specifies the LPUART1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga8158f86dafbb5879aed91b766f64f360">RCC_LPUART1CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaec4723bf0172e21fcd0a1f85404c370d">RCC_LPUART1CLKSOURCE_SYSCLK</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac85728cc36ce921048d46f6f9be3bf39" name="gac85728cc36ce921048d46f6f9be3bf39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac85728cc36ce921048d46f6f9be3bf39">&#9670;&#160;</a></span>__HAL_RCC_LPUART1_CONFIG <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPUART1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>, (__LPUART1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the LPUART1 clock (LPUART1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPUART1_CLKSOURCE__</td><td>specifies the LPUART1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga8158f86dafbb5879aed91b766f64f360">RCC_LPUART1CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaec4723bf0172e21fcd0a1f85404c370d">RCC_LPUART1CLKSOURCE_SYSCLK</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac85728cc36ce921048d46f6f9be3bf39" name="gac85728cc36ce921048d46f6f9be3bf39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac85728cc36ce921048d46f6f9be3bf39">&#9670;&#160;</a></span>__HAL_RCC_LPUART1_CONFIG <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPUART1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>, (__LPUART1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the LPUART1 clock (LPUART1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPUART1_CLKSOURCE__</td><td>specifies the LPUART1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga8158f86dafbb5879aed91b766f64f360">RCC_LPUART1CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaec4723bf0172e21fcd0a1f85404c370d">RCC_LPUART1CLKSOURCE_SYSCLK</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac85728cc36ce921048d46f6f9be3bf39" name="gac85728cc36ce921048d46f6f9be3bf39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac85728cc36ce921048d46f6f9be3bf39">&#9670;&#160;</a></span>__HAL_RCC_LPUART1_CONFIG <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPUART1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>, (__LPUART1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the LPUART1 clock (LPUART1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPUART1_CLKSOURCE__</td><td>specifies the LPUART1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga8158f86dafbb5879aed91b766f64f360">RCC_LPUART1CLKSOURCE_PCLK1</a> PCLK1 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaec4723bf0172e21fcd0a1f85404c370d">RCC_LPUART1CLKSOURCE_SYSCLK</a> System Clock selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae4028fc77f79b25d655d43c5e0cd9b75" name="gae4028fc77f79b25d655d43c5e0cd9b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4028fc77f79b25d655d43c5e0cd9b75">&#9670;&#160;</a></span>__HAL_RCC_RNG_CONFIG <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RNG_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RNG_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>, (__RNG_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the RNG clock. </p>
<dl class="section note"><dt>Note</dt><dd>USB, RNG and SDMMC1 peripherals share the same 48MHz clock source.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RNG_CLKSOURCE__</td><td>specifies the RNG clock source. This parameter can be one of the following values:   <ul>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga636e63cf17475059091a1c1d8633f37f">RCC_RNGCLKSOURCE_MSI</a> MSI selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_PLLSAI1 PLLSAI1 Clock selected as RNG clock </li>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga600007fdf65479d864fe0144cfbc260f">RCC_RNGCLKSOURCE_PLL</a> PLL Clock selected as RNG clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae4028fc77f79b25d655d43c5e0cd9b75" name="gae4028fc77f79b25d655d43c5e0cd9b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4028fc77f79b25d655d43c5e0cd9b75">&#9670;&#160;</a></span>__HAL_RCC_RNG_CONFIG <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RNG_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RNG_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>, (__RNG_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the RNG clock. </p>
<dl class="section note"><dt>Note</dt><dd>USB, RNG and SDMMC1 peripherals share the same 48MHz clock source.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RNG_CLKSOURCE__</td><td>specifies the RNG clock source. This parameter can be one of the following values:   <ul>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga636e63cf17475059091a1c1d8633f37f">RCC_RNGCLKSOURCE_MSI</a> MSI selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_PLLSAI1 PLLSAI1 Clock selected as RNG clock </li>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga600007fdf65479d864fe0144cfbc260f">RCC_RNGCLKSOURCE_PLL</a> PLL Clock selected as RNG clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae4028fc77f79b25d655d43c5e0cd9b75" name="gae4028fc77f79b25d655d43c5e0cd9b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4028fc77f79b25d655d43c5e0cd9b75">&#9670;&#160;</a></span>__HAL_RCC_RNG_CONFIG <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RNG_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RNG_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>, (__RNG_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the RNG clock. </p>
<dl class="section note"><dt>Note</dt><dd>USB, RNG and SDMMC1 peripherals share the same 48MHz clock source.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RNG_CLKSOURCE__</td><td>specifies the RNG clock source. This parameter can be one of the following values:   <ul>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga636e63cf17475059091a1c1d8633f37f">RCC_RNGCLKSOURCE_MSI</a> MSI selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_PLLSAI1 PLLSAI1 Clock selected as RNG clock </li>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga600007fdf65479d864fe0144cfbc260f">RCC_RNGCLKSOURCE_PLL</a> PLL Clock selected as RNG clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae4028fc77f79b25d655d43c5e0cd9b75" name="gae4028fc77f79b25d655d43c5e0cd9b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4028fc77f79b25d655d43c5e0cd9b75">&#9670;&#160;</a></span>__HAL_RCC_RNG_CONFIG <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RNG_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RNG_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>, (__RNG_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the RNG clock. </p>
<dl class="section note"><dt>Note</dt><dd>USB, RNG and SDMMC1 peripherals share the same 48MHz clock source.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RNG_CLKSOURCE__</td><td>specifies the RNG clock source. This parameter can be one of the following values:   <ul>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga636e63cf17475059091a1c1d8633f37f">RCC_RNGCLKSOURCE_MSI</a> MSI selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_PLLSAI1 PLLSAI1 Clock selected as RNG clock </li>
<li><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga600007fdf65479d864fe0144cfbc260f">RCC_RNGCLKSOURCE_PLL</a> PLL Clock selected as RNG clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4a383ccb3cc3caaea1f4226e3e61f3e0" name="ga4a383ccb3cc3caaea1f4226e3e61f3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a383ccb3cc3caaea1f4226e3e61f3e0">&#9670;&#160;</a></span>__HAL_RCC_USART1_CONFIG <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>, (__USART1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the USART1 clock (USART1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__USART1_CLKSOURCE__</td><td>specifies the USART1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga0b28509687786167271f0eb84b80b124">RCC_USART1CLKSOURCE_PCLK2</a> PCLK2 selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">RCC_USART1CLKSOURCE_HSI</a> HSI selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga50441be9ccc8a7abbdba23cfd7f7286c">RCC_USART1CLKSOURCE_SYSCLK</a> System Clock selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">RCC_USART1CLKSOURCE_LSE</a> SE selected as USART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4a383ccb3cc3caaea1f4226e3e61f3e0" name="ga4a383ccb3cc3caaea1f4226e3e61f3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a383ccb3cc3caaea1f4226e3e61f3e0">&#9670;&#160;</a></span>__HAL_RCC_USART1_CONFIG <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>, (__USART1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the USART1 clock (USART1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__USART1_CLKSOURCE__</td><td>specifies the USART1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga0b28509687786167271f0eb84b80b124">RCC_USART1CLKSOURCE_PCLK2</a> PCLK2 selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">RCC_USART1CLKSOURCE_HSI</a> HSI selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga50441be9ccc8a7abbdba23cfd7f7286c">RCC_USART1CLKSOURCE_SYSCLK</a> System Clock selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">RCC_USART1CLKSOURCE_LSE</a> SE selected as USART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4a383ccb3cc3caaea1f4226e3e61f3e0" name="ga4a383ccb3cc3caaea1f4226e3e61f3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a383ccb3cc3caaea1f4226e3e61f3e0">&#9670;&#160;</a></span>__HAL_RCC_USART1_CONFIG <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>, (__USART1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the USART1 clock (USART1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__USART1_CLKSOURCE__</td><td>specifies the USART1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga0b28509687786167271f0eb84b80b124">RCC_USART1CLKSOURCE_PCLK2</a> PCLK2 selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">RCC_USART1CLKSOURCE_HSI</a> HSI selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga50441be9ccc8a7abbdba23cfd7f7286c">RCC_USART1CLKSOURCE_SYSCLK</a> System Clock selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">RCC_USART1CLKSOURCE_LSE</a> SE selected as USART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4a383ccb3cc3caaea1f4226e3e61f3e0" name="ga4a383ccb3cc3caaea1f4226e3e61f3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a383ccb3cc3caaea1f4226e3e61f3e0">&#9670;&#160;</a></span>__HAL_RCC_USART1_CONFIG <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>, (__USART1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the USART1 clock (USART1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__USART1_CLKSOURCE__</td><td>specifies the USART1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga0b28509687786167271f0eb84b80b124">RCC_USART1CLKSOURCE_PCLK2</a> PCLK2 selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">RCC_USART1CLKSOURCE_HSI</a> HSI selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga50441be9ccc8a7abbdba23cfd7f7286c">RCC_USART1CLKSOURCE_SYSCLK</a> System Clock selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">RCC_USART1CLKSOURCE_LSE</a> SE selected as USART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa413643f4a106ca54111e8ff510290ca" name="gaa413643f4a106ca54111e8ff510290ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa413643f4a106ca54111e8ff510290ca">&#9670;&#160;</a></span>__HAL_RCC_USART2_CONFIG <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART2_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>, (__USART2_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the USART2 clock (USART2CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__USART2_CLKSOURCE__</td><td>specifies the USART2 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">RCC_USART2CLKSOURCE_PCLK1</a> PCLK1 selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">RCC_USART2CLKSOURCE_HSI</a> HSI selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab06c008b4b6015e3a13fbbdbfe8d0121">RCC_USART2CLKSOURCE_SYSCLK</a> System Clock selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">RCC_USART2CLKSOURCE_LSE</a> LSE selected as USART2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa413643f4a106ca54111e8ff510290ca" name="gaa413643f4a106ca54111e8ff510290ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa413643f4a106ca54111e8ff510290ca">&#9670;&#160;</a></span>__HAL_RCC_USART2_CONFIG <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART2_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>, (__USART2_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the USART2 clock (USART2CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__USART2_CLKSOURCE__</td><td>specifies the USART2 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">RCC_USART2CLKSOURCE_PCLK1</a> PCLK1 selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">RCC_USART2CLKSOURCE_HSI</a> HSI selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab06c008b4b6015e3a13fbbdbfe8d0121">RCC_USART2CLKSOURCE_SYSCLK</a> System Clock selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">RCC_USART2CLKSOURCE_LSE</a> LSE selected as USART2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa413643f4a106ca54111e8ff510290ca" name="gaa413643f4a106ca54111e8ff510290ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa413643f4a106ca54111e8ff510290ca">&#9670;&#160;</a></span>__HAL_RCC_USART2_CONFIG <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART2_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>, (__USART2_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the USART2 clock (USART2CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__USART2_CLKSOURCE__</td><td>specifies the USART2 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">RCC_USART2CLKSOURCE_PCLK1</a> PCLK1 selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">RCC_USART2CLKSOURCE_HSI</a> HSI selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab06c008b4b6015e3a13fbbdbfe8d0121">RCC_USART2CLKSOURCE_SYSCLK</a> System Clock selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">RCC_USART2CLKSOURCE_LSE</a> LSE selected as USART2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa413643f4a106ca54111e8ff510290ca" name="gaa413643f4a106ca54111e8ff510290ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa413643f4a106ca54111e8ff510290ca">&#9670;&#160;</a></span>__HAL_RCC_USART2_CONFIG <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART2_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>, (__USART2_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the USART2 clock (USART2CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__USART2_CLKSOURCE__</td><td>specifies the USART2 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">RCC_USART2CLKSOURCE_PCLK1</a> PCLK1 selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">RCC_USART2CLKSOURCE_HSI</a> HSI selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab06c008b4b6015e3a13fbbdbfe8d0121">RCC_USART2CLKSOURCE_SYSCLK</a> System Clock selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">RCC_USART2CLKSOURCE_LSE</a> LSE selected as USART2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
