#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2113940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2113ad0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x21052d0 .functor NOT 1, L_0x216ec50, C4<0>, C4<0>, C4<0>;
L_0x216ea30 .functor XOR 2, L_0x216e8d0, L_0x216e990, C4<00>, C4<00>;
L_0x216eb40 .functor XOR 2, L_0x216ea30, L_0x216eaa0, C4<00>, C4<00>;
v0x2166ce0_0 .net *"_ivl_10", 1 0, L_0x216eaa0;  1 drivers
v0x2166de0_0 .net *"_ivl_12", 1 0, L_0x216eb40;  1 drivers
v0x2166ec0_0 .net *"_ivl_2", 1 0, L_0x216a000;  1 drivers
v0x2166f80_0 .net *"_ivl_4", 1 0, L_0x216e8d0;  1 drivers
v0x2167060_0 .net *"_ivl_6", 1 0, L_0x216e990;  1 drivers
v0x2167190_0 .net *"_ivl_8", 1 0, L_0x216ea30;  1 drivers
v0x2167270_0 .net "a", 0 0, v0x2161d20_0;  1 drivers
v0x2167310_0 .net "b", 0 0, v0x2161dc0_0;  1 drivers
v0x21673b0_0 .net "c", 0 0, v0x2161e60_0;  1 drivers
v0x2167450_0 .var "clk", 0 0;
v0x21674f0_0 .net "d", 0 0, v0x2161fa0_0;  1 drivers
v0x2167590_0 .net "out_pos_dut", 0 0, L_0x216e560;  1 drivers
v0x2167630_0 .net "out_pos_ref", 0 0, L_0x2168b60;  1 drivers
v0x21676d0_0 .net "out_sop_dut", 0 0, L_0x216b5b0;  1 drivers
v0x2167770_0 .net "out_sop_ref", 0 0, L_0x213c4d0;  1 drivers
v0x2167810_0 .var/2u "stats1", 223 0;
v0x21678b0_0 .var/2u "strobe", 0 0;
v0x2167950_0 .net "tb_match", 0 0, L_0x216ec50;  1 drivers
v0x2167a20_0 .net "tb_mismatch", 0 0, L_0x21052d0;  1 drivers
v0x2167ac0_0 .net "wavedrom_enable", 0 0, v0x2162270_0;  1 drivers
v0x2167b90_0 .net "wavedrom_title", 511 0, v0x2162310_0;  1 drivers
L_0x216a000 .concat [ 1 1 0 0], L_0x2168b60, L_0x213c4d0;
L_0x216e8d0 .concat [ 1 1 0 0], L_0x2168b60, L_0x213c4d0;
L_0x216e990 .concat [ 1 1 0 0], L_0x216e560, L_0x216b5b0;
L_0x216eaa0 .concat [ 1 1 0 0], L_0x2168b60, L_0x213c4d0;
L_0x216ec50 .cmp/eeq 2, L_0x216a000, L_0x216eb40;
S_0x2113c60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2113ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21056b0 .functor AND 1, v0x2161e60_0, v0x2161fa0_0, C4<1>, C4<1>;
L_0x2105a90 .functor NOT 1, v0x2161d20_0, C4<0>, C4<0>, C4<0>;
L_0x2105e70 .functor NOT 1, v0x2161dc0_0, C4<0>, C4<0>, C4<0>;
L_0x21060f0 .functor AND 1, L_0x2105a90, L_0x2105e70, C4<1>, C4<1>;
L_0x211e5e0 .functor AND 1, L_0x21060f0, v0x2161e60_0, C4<1>, C4<1>;
L_0x213c4d0 .functor OR 1, L_0x21056b0, L_0x211e5e0, C4<0>, C4<0>;
L_0x2167fe0 .functor NOT 1, v0x2161dc0_0, C4<0>, C4<0>, C4<0>;
L_0x2168050 .functor OR 1, L_0x2167fe0, v0x2161fa0_0, C4<0>, C4<0>;
L_0x2168160 .functor AND 1, v0x2161e60_0, L_0x2168050, C4<1>, C4<1>;
L_0x2168220 .functor NOT 1, v0x2161d20_0, C4<0>, C4<0>, C4<0>;
L_0x21682f0 .functor OR 1, L_0x2168220, v0x2161dc0_0, C4<0>, C4<0>;
L_0x2168360 .functor AND 1, L_0x2168160, L_0x21682f0, C4<1>, C4<1>;
L_0x21684e0 .functor NOT 1, v0x2161dc0_0, C4<0>, C4<0>, C4<0>;
L_0x2168550 .functor OR 1, L_0x21684e0, v0x2161fa0_0, C4<0>, C4<0>;
L_0x2168470 .functor AND 1, v0x2161e60_0, L_0x2168550, C4<1>, C4<1>;
L_0x21686e0 .functor NOT 1, v0x2161d20_0, C4<0>, C4<0>, C4<0>;
L_0x21687e0 .functor OR 1, L_0x21686e0, v0x2161fa0_0, C4<0>, C4<0>;
L_0x21688a0 .functor AND 1, L_0x2168470, L_0x21687e0, C4<1>, C4<1>;
L_0x2168a50 .functor XNOR 1, L_0x2168360, L_0x21688a0, C4<0>, C4<0>;
v0x2104c00_0 .net *"_ivl_0", 0 0, L_0x21056b0;  1 drivers
v0x2105000_0 .net *"_ivl_12", 0 0, L_0x2167fe0;  1 drivers
v0x21053e0_0 .net *"_ivl_14", 0 0, L_0x2168050;  1 drivers
v0x21057c0_0 .net *"_ivl_16", 0 0, L_0x2168160;  1 drivers
v0x2105ba0_0 .net *"_ivl_18", 0 0, L_0x2168220;  1 drivers
v0x2105f80_0 .net *"_ivl_2", 0 0, L_0x2105a90;  1 drivers
v0x2106200_0 .net *"_ivl_20", 0 0, L_0x21682f0;  1 drivers
v0x2160290_0 .net *"_ivl_24", 0 0, L_0x21684e0;  1 drivers
v0x2160370_0 .net *"_ivl_26", 0 0, L_0x2168550;  1 drivers
v0x2160450_0 .net *"_ivl_28", 0 0, L_0x2168470;  1 drivers
v0x2160530_0 .net *"_ivl_30", 0 0, L_0x21686e0;  1 drivers
v0x2160610_0 .net *"_ivl_32", 0 0, L_0x21687e0;  1 drivers
v0x21606f0_0 .net *"_ivl_36", 0 0, L_0x2168a50;  1 drivers
L_0x7faeaa607018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21607b0_0 .net *"_ivl_38", 0 0, L_0x7faeaa607018;  1 drivers
v0x2160890_0 .net *"_ivl_4", 0 0, L_0x2105e70;  1 drivers
v0x2160970_0 .net *"_ivl_6", 0 0, L_0x21060f0;  1 drivers
v0x2160a50_0 .net *"_ivl_8", 0 0, L_0x211e5e0;  1 drivers
v0x2160b30_0 .net "a", 0 0, v0x2161d20_0;  alias, 1 drivers
v0x2160bf0_0 .net "b", 0 0, v0x2161dc0_0;  alias, 1 drivers
v0x2160cb0_0 .net "c", 0 0, v0x2161e60_0;  alias, 1 drivers
v0x2160d70_0 .net "d", 0 0, v0x2161fa0_0;  alias, 1 drivers
v0x2160e30_0 .net "out_pos", 0 0, L_0x2168b60;  alias, 1 drivers
v0x2160ef0_0 .net "out_sop", 0 0, L_0x213c4d0;  alias, 1 drivers
v0x2160fb0_0 .net "pos0", 0 0, L_0x2168360;  1 drivers
v0x2161070_0 .net "pos1", 0 0, L_0x21688a0;  1 drivers
L_0x2168b60 .functor MUXZ 1, L_0x7faeaa607018, L_0x2168360, L_0x2168a50, C4<>;
S_0x21611f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2113ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2161d20_0 .var "a", 0 0;
v0x2161dc0_0 .var "b", 0 0;
v0x2161e60_0 .var "c", 0 0;
v0x2161f00_0 .net "clk", 0 0, v0x2167450_0;  1 drivers
v0x2161fa0_0 .var "d", 0 0;
v0x2162090_0 .var/2u "fail", 0 0;
v0x2162130_0 .var/2u "fail1", 0 0;
v0x21621d0_0 .net "tb_match", 0 0, L_0x216ec50;  alias, 1 drivers
v0x2162270_0 .var "wavedrom_enable", 0 0;
v0x2162310_0 .var "wavedrom_title", 511 0;
E_0x21122b0/0 .event negedge, v0x2161f00_0;
E_0x21122b0/1 .event posedge, v0x2161f00_0;
E_0x21122b0 .event/or E_0x21122b0/0, E_0x21122b0/1;
S_0x2161520 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x21611f0;
 .timescale -12 -12;
v0x2161760_0 .var/2s "i", 31 0;
E_0x2112150 .event posedge, v0x2161f00_0;
S_0x2161860 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x21611f0;
 .timescale -12 -12;
v0x2161a60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2161b40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x21611f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21624f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2113ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2168d10 .functor NOT 1, v0x2161dc0_0, C4<0>, C4<0>, C4<0>;
L_0x2168eb0 .functor AND 1, v0x2161d20_0, L_0x2168d10, C4<1>, C4<1>;
L_0x2168f90 .functor NOT 1, v0x2161e60_0, C4<0>, C4<0>, C4<0>;
L_0x2169110 .functor AND 1, L_0x2168eb0, L_0x2168f90, C4<1>, C4<1>;
L_0x2169250 .functor NOT 1, v0x2161fa0_0, C4<0>, C4<0>, C4<0>;
L_0x21693d0 .functor AND 1, L_0x2169110, L_0x2169250, C4<1>, C4<1>;
L_0x2169520 .functor NOT 1, v0x2161d20_0, C4<0>, C4<0>, C4<0>;
L_0x21696a0 .functor AND 1, L_0x2169520, v0x2161dc0_0, C4<1>, C4<1>;
L_0x21697b0 .functor NOT 1, v0x2161e60_0, C4<0>, C4<0>, C4<0>;
L_0x2169820 .functor AND 1, L_0x21696a0, L_0x21697b0, C4<1>, C4<1>;
L_0x2169990 .functor NOT 1, v0x2161fa0_0, C4<0>, C4<0>, C4<0>;
L_0x2169a00 .functor AND 1, L_0x2169820, L_0x2169990, C4<1>, C4<1>;
L_0x2169b30 .functor OR 1, L_0x21693d0, L_0x2169a00, C4<0>, C4<0>;
L_0x2169c40 .functor NOT 1, v0x2161d20_0, C4<0>, C4<0>, C4<0>;
L_0x2169ac0 .functor NOT 1, v0x2161dc0_0, C4<0>, C4<0>, C4<0>;
L_0x2169d30 .functor AND 1, L_0x2169c40, L_0x2169ac0, C4<1>, C4<1>;
L_0x2169ed0 .functor AND 1, L_0x2169d30, v0x2161e60_0, C4<1>, C4<1>;
L_0x2169f90 .functor NOT 1, v0x2161fa0_0, C4<0>, C4<0>, C4<0>;
L_0x216a0a0 .functor AND 1, L_0x2169ed0, L_0x2169f90, C4<1>, C4<1>;
L_0x216a1b0 .functor OR 1, L_0x2169b30, L_0x216a0a0, C4<0>, C4<0>;
L_0x216a370 .functor NOT 1, v0x2161d20_0, C4<0>, C4<0>, C4<0>;
L_0x216a3e0 .functor NOT 1, v0x2161dc0_0, C4<0>, C4<0>, C4<0>;
L_0x216a510 .functor AND 1, L_0x216a370, L_0x216a3e0, C4<1>, C4<1>;
L_0x216a620 .functor NOT 1, v0x2161e60_0, C4<0>, C4<0>, C4<0>;
L_0x216a760 .functor AND 1, L_0x216a510, L_0x216a620, C4<1>, C4<1>;
L_0x216a870 .functor AND 1, L_0x216a760, v0x2161fa0_0, C4<1>, C4<1>;
L_0x216aa10 .functor OR 1, L_0x216a1b0, L_0x216a870, C4<0>, C4<0>;
L_0x216ab20 .functor NOT 1, v0x2161d20_0, C4<0>, C4<0>, C4<0>;
L_0x216ac80 .functor NOT 1, v0x2161dc0_0, C4<0>, C4<0>, C4<0>;
L_0x216acf0 .functor AND 1, L_0x216ab20, L_0x216ac80, C4<1>, C4<1>;
L_0x216af00 .functor NOT 1, v0x2161e60_0, C4<0>, C4<0>, C4<0>;
L_0x216af70 .functor AND 1, L_0x216acf0, L_0x216af00, C4<1>, C4<1>;
L_0x216b190 .functor NOT 1, v0x2161fa0_0, C4<0>, C4<0>, C4<0>;
L_0x216b200 .functor AND 1, L_0x216af70, L_0x216b190, C4<1>, C4<1>;
L_0x216b430 .functor OR 1, L_0x216aa10, L_0x216b200, C4<0>, C4<0>;
L_0x216b540 .functor AND 1, v0x2161d20_0, v0x2161dc0_0, C4<1>, C4<1>;
L_0x216b6e0 .functor AND 1, L_0x216b540, v0x2161e60_0, C4<1>, C4<1>;
L_0x216b7a0 .functor AND 1, L_0x216b6e0, v0x2161fa0_0, C4<1>, C4<1>;
L_0x216b5b0 .functor OR 1, L_0x216b430, L_0x216b7a0, C4<0>, C4<0>;
L_0x216b9f0 .functor NOT 1, v0x2161d20_0, C4<0>, C4<0>, C4<0>;
L_0x216bbb0 .functor NOT 1, v0x2161dc0_0, C4<0>, C4<0>, C4<0>;
L_0x216bc20 .functor OR 1, L_0x216b9f0, L_0x216bbb0, C4<0>, C4<0>;
L_0x216be90 .functor NOT 1, v0x2161e60_0, C4<0>, C4<0>, C4<0>;
L_0x216bf00 .functor OR 1, L_0x216bc20, L_0x216be90, C4<0>, C4<0>;
L_0x216c180 .functor NOT 1, v0x2161fa0_0, C4<0>, C4<0>, C4<0>;
L_0x216c1f0 .functor OR 1, L_0x216bf00, L_0x216c180, C4<0>, C4<0>;
L_0x216c480 .functor NOT 1, v0x2161dc0_0, C4<0>, C4<0>, C4<0>;
L_0x216c4f0 .functor OR 1, v0x2161d20_0, L_0x216c480, C4<0>, C4<0>;
L_0x216c740 .functor NOT 1, v0x2161e60_0, C4<0>, C4<0>, C4<0>;
L_0x216c7b0 .functor OR 1, L_0x216c4f0, L_0x216c740, C4<0>, C4<0>;
L_0x216ca60 .functor NOT 1, v0x2161fa0_0, C4<0>, C4<0>, C4<0>;
L_0x216cad0 .functor OR 1, L_0x216c7b0, L_0x216ca60, C4<0>, C4<0>;
L_0x216cd90 .functor AND 1, L_0x216c1f0, L_0x216cad0, C4<1>, C4<1>;
L_0x216cea0 .functor OR 1, v0x2161d20_0, v0x2161dc0_0, C4<0>, C4<0>;
L_0x216d0d0 .functor NOT 1, v0x2161e60_0, C4<0>, C4<0>, C4<0>;
L_0x216d350 .functor OR 1, L_0x216cea0, L_0x216d0d0, C4<0>, C4<0>;
L_0x216d630 .functor NOT 1, v0x2161fa0_0, C4<0>, C4<0>, C4<0>;
L_0x216d8b0 .functor OR 1, L_0x216d350, L_0x216d630, C4<0>, C4<0>;
L_0x216dba0 .functor AND 1, L_0x216cd90, L_0x216d8b0, C4<1>, C4<1>;
L_0x216dcb0 .functor OR 1, v0x2161d20_0, v0x2161dc0_0, C4<0>, C4<0>;
L_0x216e120 .functor OR 1, L_0x216dcb0, v0x2161e60_0, C4<0>, C4<0>;
L_0x216e1e0 .functor NOT 1, v0x2161fa0_0, C4<0>, C4<0>, C4<0>;
L_0x216e450 .functor OR 1, L_0x216e120, L_0x216e1e0, C4<0>, C4<0>;
L_0x216e560 .functor AND 1, L_0x216dba0, L_0x216e450, C4<1>, C4<1>;
v0x21626b0_0 .net *"_ivl_0", 0 0, L_0x2168d10;  1 drivers
v0x2162790_0 .net *"_ivl_10", 0 0, L_0x21693d0;  1 drivers
v0x2162870_0 .net *"_ivl_100", 0 0, L_0x216ca60;  1 drivers
v0x2162960_0 .net *"_ivl_102", 0 0, L_0x216cad0;  1 drivers
v0x2162a40_0 .net *"_ivl_104", 0 0, L_0x216cd90;  1 drivers
v0x2162b70_0 .net *"_ivl_106", 0 0, L_0x216cea0;  1 drivers
v0x2162c50_0 .net *"_ivl_108", 0 0, L_0x216d0d0;  1 drivers
v0x2162d30_0 .net *"_ivl_110", 0 0, L_0x216d350;  1 drivers
v0x2162e10_0 .net *"_ivl_112", 0 0, L_0x216d630;  1 drivers
v0x2162f80_0 .net *"_ivl_114", 0 0, L_0x216d8b0;  1 drivers
v0x2163060_0 .net *"_ivl_116", 0 0, L_0x216dba0;  1 drivers
v0x2163140_0 .net *"_ivl_118", 0 0, L_0x216dcb0;  1 drivers
v0x2163220_0 .net *"_ivl_12", 0 0, L_0x2169520;  1 drivers
v0x2163300_0 .net *"_ivl_120", 0 0, L_0x216e120;  1 drivers
v0x21633e0_0 .net *"_ivl_122", 0 0, L_0x216e1e0;  1 drivers
v0x21634c0_0 .net *"_ivl_124", 0 0, L_0x216e450;  1 drivers
v0x21635a0_0 .net *"_ivl_14", 0 0, L_0x21696a0;  1 drivers
v0x2163790_0 .net *"_ivl_16", 0 0, L_0x21697b0;  1 drivers
v0x2163870_0 .net *"_ivl_18", 0 0, L_0x2169820;  1 drivers
v0x2163950_0 .net *"_ivl_2", 0 0, L_0x2168eb0;  1 drivers
v0x2163a30_0 .net *"_ivl_20", 0 0, L_0x2169990;  1 drivers
v0x2163b10_0 .net *"_ivl_22", 0 0, L_0x2169a00;  1 drivers
v0x2163bf0_0 .net *"_ivl_24", 0 0, L_0x2169b30;  1 drivers
v0x2163cd0_0 .net *"_ivl_26", 0 0, L_0x2169c40;  1 drivers
v0x2163db0_0 .net *"_ivl_28", 0 0, L_0x2169ac0;  1 drivers
v0x2163e90_0 .net *"_ivl_30", 0 0, L_0x2169d30;  1 drivers
v0x2163f70_0 .net *"_ivl_32", 0 0, L_0x2169ed0;  1 drivers
v0x2164050_0 .net *"_ivl_34", 0 0, L_0x2169f90;  1 drivers
v0x2164130_0 .net *"_ivl_36", 0 0, L_0x216a0a0;  1 drivers
v0x2164210_0 .net *"_ivl_38", 0 0, L_0x216a1b0;  1 drivers
v0x21642f0_0 .net *"_ivl_4", 0 0, L_0x2168f90;  1 drivers
v0x21643d0_0 .net *"_ivl_40", 0 0, L_0x216a370;  1 drivers
v0x21644b0_0 .net *"_ivl_42", 0 0, L_0x216a3e0;  1 drivers
v0x21647a0_0 .net *"_ivl_44", 0 0, L_0x216a510;  1 drivers
v0x2164880_0 .net *"_ivl_46", 0 0, L_0x216a620;  1 drivers
v0x2164960_0 .net *"_ivl_48", 0 0, L_0x216a760;  1 drivers
v0x2164a40_0 .net *"_ivl_50", 0 0, L_0x216a870;  1 drivers
v0x2164b20_0 .net *"_ivl_52", 0 0, L_0x216aa10;  1 drivers
v0x2164c00_0 .net *"_ivl_54", 0 0, L_0x216ab20;  1 drivers
v0x2164ce0_0 .net *"_ivl_56", 0 0, L_0x216ac80;  1 drivers
v0x2164dc0_0 .net *"_ivl_58", 0 0, L_0x216acf0;  1 drivers
v0x2164ea0_0 .net *"_ivl_6", 0 0, L_0x2169110;  1 drivers
v0x2164f80_0 .net *"_ivl_60", 0 0, L_0x216af00;  1 drivers
v0x2165060_0 .net *"_ivl_62", 0 0, L_0x216af70;  1 drivers
v0x2165140_0 .net *"_ivl_64", 0 0, L_0x216b190;  1 drivers
v0x2165220_0 .net *"_ivl_66", 0 0, L_0x216b200;  1 drivers
v0x2165300_0 .net *"_ivl_68", 0 0, L_0x216b430;  1 drivers
v0x21653e0_0 .net *"_ivl_70", 0 0, L_0x216b540;  1 drivers
v0x21654c0_0 .net *"_ivl_72", 0 0, L_0x216b6e0;  1 drivers
v0x21655a0_0 .net *"_ivl_74", 0 0, L_0x216b7a0;  1 drivers
v0x2165680_0 .net *"_ivl_78", 0 0, L_0x216b9f0;  1 drivers
v0x2165760_0 .net *"_ivl_8", 0 0, L_0x2169250;  1 drivers
v0x2165840_0 .net *"_ivl_80", 0 0, L_0x216bbb0;  1 drivers
v0x2165920_0 .net *"_ivl_82", 0 0, L_0x216bc20;  1 drivers
v0x2165a00_0 .net *"_ivl_84", 0 0, L_0x216be90;  1 drivers
v0x2165ae0_0 .net *"_ivl_86", 0 0, L_0x216bf00;  1 drivers
v0x2165bc0_0 .net *"_ivl_88", 0 0, L_0x216c180;  1 drivers
v0x2165ca0_0 .net *"_ivl_90", 0 0, L_0x216c1f0;  1 drivers
v0x2165d80_0 .net *"_ivl_92", 0 0, L_0x216c480;  1 drivers
v0x2165e60_0 .net *"_ivl_94", 0 0, L_0x216c4f0;  1 drivers
v0x2165f40_0 .net *"_ivl_96", 0 0, L_0x216c740;  1 drivers
v0x2166020_0 .net *"_ivl_98", 0 0, L_0x216c7b0;  1 drivers
v0x2166100_0 .net "a", 0 0, v0x2161d20_0;  alias, 1 drivers
v0x21661a0_0 .net "b", 0 0, v0x2161dc0_0;  alias, 1 drivers
v0x2166290_0 .net "c", 0 0, v0x2161e60_0;  alias, 1 drivers
v0x2166790_0 .net "d", 0 0, v0x2161fa0_0;  alias, 1 drivers
v0x2166880_0 .net "out_pos", 0 0, L_0x216e560;  alias, 1 drivers
v0x2166940_0 .net "out_sop", 0 0, L_0x216b5b0;  alias, 1 drivers
S_0x2166ac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2113ad0;
 .timescale -12 -12;
E_0x20fa9f0 .event anyedge, v0x21678b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21678b0_0;
    %nor/r;
    %assign/vec4 v0x21678b0_0, 0;
    %wait E_0x20fa9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21611f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2162090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2162130_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x21611f0;
T_4 ;
    %wait E_0x21122b0;
    %load/vec4 v0x21621d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2162090_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21611f0;
T_5 ;
    %wait E_0x2112150;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
    %wait E_0x2112150;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
    %wait E_0x2112150;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
    %wait E_0x2112150;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
    %wait E_0x2112150;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
    %wait E_0x2112150;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
    %wait E_0x2112150;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
    %wait E_0x2112150;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
    %wait E_0x2112150;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
    %wait E_0x2112150;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
    %wait E_0x2112150;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
    %wait E_0x2112150;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
    %wait E_0x2112150;
    %load/vec4 v0x2162090_0;
    %store/vec4 v0x2162130_0, 0, 1;
    %fork t_1, S_0x2161520;
    %jmp t_0;
    .scope S_0x2161520;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2161760_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2161760_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2112150;
    %load/vec4 v0x2161760_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2161760_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2161760_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x21611f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21122b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2161fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2161dc0_0, 0;
    %assign/vec4 v0x2161d20_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2162090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2162130_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2113ad0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2167450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21678b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2113ad0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2167450_0;
    %inv;
    %store/vec4 v0x2167450_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2113ad0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2161f00_0, v0x2167a20_0, v0x2167270_0, v0x2167310_0, v0x21673b0_0, v0x21674f0_0, v0x2167770_0, v0x21676d0_0, v0x2167630_0, v0x2167590_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2113ad0;
T_9 ;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2167810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2113ad0;
T_10 ;
    %wait E_0x21122b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2167810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2167810_0, 4, 32;
    %load/vec4 v0x2167950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2167810_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2167810_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2167810_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2167770_0;
    %load/vec4 v0x2167770_0;
    %load/vec4 v0x21676d0_0;
    %xor;
    %load/vec4 v0x2167770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2167810_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2167810_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2167630_0;
    %load/vec4 v0x2167630_0;
    %load/vec4 v0x2167590_0;
    %xor;
    %load/vec4 v0x2167630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2167810_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2167810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2167810_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter3/response3/top_module.sv";
