// Seed: 101868876
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    input  wand  id_2,
    input  wor   id_3,
    output wand  id_4,
    input  uwire id_5,
    input  wire  id_6,
    output uwire id_7,
    input  wor   id_8,
    output wire  id_9
);
  wire id_11;
  tri0 id_12 = 1 & id_1 - id_3 || 1;
endmodule
module module_1 (
    output wire  id_0,
    input  wand  id_1,
    output uwire id_2,
    output tri1  id_3,
    input  tri   id_4,
    input  wand  id_5,
    input  tri0  id_6
);
  always @(*) begin
    id_0 = {id_1{(1 * 1 * {id_5, id_4} - 1) == id_4}};
  end
  wire id_8;
  tri id_9;
  uwire id_10 = id_9;
  supply0 id_11 = 1'b0;
  final $display(id_10, 1);
  wire id_12;
  wire id_13;
  wire id_14;
  assign id_3 = id_10;
  module_0(
      id_2, id_10, id_5, id_9, id_9, id_9, id_5, id_9, id_9, id_2
  );
endmodule
