Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 25 12:28:30 2019
| Host         : DESKTOP-3215KAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file serialport_timing_summary_routed.rpt -pb serialport_timing_summary_routed.pb -rpx serialport_timing_summary_routed.rpx -warn_on_violation
| Design       : serialport
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.039        0.000                      0                  576        0.156        0.000                      0                  576        4.500        0.000                       0                   235  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.039        0.000                      0                  576        0.156        0.000                      0                  576        4.500        0.000                       0                   235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.120ns (25.683%)  route 3.241ns (74.317%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.609     5.130    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  inst_UART_RX_CTRL/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.648 f  inst_UART_RX_CTRL/count_reg[12]/Q
                         net (fo=9, routed)           1.180     6.828    inst_UART_RX_CTRL/count[12]
    SLICE_X7Y72          LUT2 (Prop_lut2_I1_O)        0.152     6.980 f  inst_UART_RX_CTRL/count[31]_i_14/O
                         net (fo=1, routed)           0.568     7.548    inst_UART_RX_CTRL/count[31]_i_14_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.326     7.874 r  inst_UART_RX_CTRL/count[31]_i_5/O
                         net (fo=3, routed)           0.600     8.474    inst_UART_RX_CTRL/count[31]_i_5_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.124     8.598 r  inst_UART_RX_CTRL/count[31]_i_1/O
                         net (fo=31, routed)          0.893     9.491    inst_UART_RX_CTRL/count[31]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  inst_UART_RX_CTRL/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.490    14.831    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  inst_UART_RX_CTRL/count_reg[25]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X6Y75          FDRE (Setup_fdre_C_R)       -0.524    14.530    inst_UART_RX_CTRL/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.120ns (25.683%)  route 3.241ns (74.317%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.609     5.130    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  inst_UART_RX_CTRL/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.648 f  inst_UART_RX_CTRL/count_reg[12]/Q
                         net (fo=9, routed)           1.180     6.828    inst_UART_RX_CTRL/count[12]
    SLICE_X7Y72          LUT2 (Prop_lut2_I1_O)        0.152     6.980 f  inst_UART_RX_CTRL/count[31]_i_14/O
                         net (fo=1, routed)           0.568     7.548    inst_UART_RX_CTRL/count[31]_i_14_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.326     7.874 r  inst_UART_RX_CTRL/count[31]_i_5/O
                         net (fo=3, routed)           0.600     8.474    inst_UART_RX_CTRL/count[31]_i_5_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.124     8.598 r  inst_UART_RX_CTRL/count[31]_i_1/O
                         net (fo=31, routed)          0.893     9.491    inst_UART_RX_CTRL/count[31]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  inst_UART_RX_CTRL/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.490    14.831    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  inst_UART_RX_CTRL/count_reg[26]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X6Y75          FDRE (Setup_fdre_C_R)       -0.524    14.530    inst_UART_RX_CTRL/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.120ns (25.683%)  route 3.241ns (74.317%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.609     5.130    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  inst_UART_RX_CTRL/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.648 f  inst_UART_RX_CTRL/count_reg[12]/Q
                         net (fo=9, routed)           1.180     6.828    inst_UART_RX_CTRL/count[12]
    SLICE_X7Y72          LUT2 (Prop_lut2_I1_O)        0.152     6.980 f  inst_UART_RX_CTRL/count[31]_i_14/O
                         net (fo=1, routed)           0.568     7.548    inst_UART_RX_CTRL/count[31]_i_14_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.326     7.874 r  inst_UART_RX_CTRL/count[31]_i_5/O
                         net (fo=3, routed)           0.600     8.474    inst_UART_RX_CTRL/count[31]_i_5_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.124     8.598 r  inst_UART_RX_CTRL/count[31]_i_1/O
                         net (fo=31, routed)          0.893     9.491    inst_UART_RX_CTRL/count[31]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  inst_UART_RX_CTRL/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.490    14.831    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  inst_UART_RX_CTRL/count_reg[27]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X6Y75          FDRE (Setup_fdre_C_R)       -0.524    14.530    inst_UART_RX_CTRL/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.120ns (25.683%)  route 3.241ns (74.317%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.609     5.130    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  inst_UART_RX_CTRL/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.648 f  inst_UART_RX_CTRL/count_reg[12]/Q
                         net (fo=9, routed)           1.180     6.828    inst_UART_RX_CTRL/count[12]
    SLICE_X7Y72          LUT2 (Prop_lut2_I1_O)        0.152     6.980 f  inst_UART_RX_CTRL/count[31]_i_14/O
                         net (fo=1, routed)           0.568     7.548    inst_UART_RX_CTRL/count[31]_i_14_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.326     7.874 r  inst_UART_RX_CTRL/count[31]_i_5/O
                         net (fo=3, routed)           0.600     8.474    inst_UART_RX_CTRL/count[31]_i_5_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.124     8.598 r  inst_UART_RX_CTRL/count[31]_i_1/O
                         net (fo=31, routed)          0.893     9.491    inst_UART_RX_CTRL/count[31]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  inst_UART_RX_CTRL/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.490    14.831    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  inst_UART_RX_CTRL/count_reg[28]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X6Y75          FDRE (Setup_fdre_C_R)       -0.524    14.530    inst_UART_RX_CTRL/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.058ns (23.794%)  route 3.389ns (76.206%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.621     5.142    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_UART_RX_CTRL_BT/count_reg[31]/Q
                         net (fo=3, routed)           1.422     7.020    inst_UART_RX_CTRL_BT/count_reg_n_0_[31]
    SLICE_X4Y23          LUT4 (Prop_lut4_I2_O)        0.152     7.172 r  inst_UART_RX_CTRL_BT/count[31]_i_14__0/O
                         net (fo=1, routed)           0.590     7.762    inst_UART_RX_CTRL_BT/count[31]_i_14__0_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I3_O)        0.326     8.088 r  inst_UART_RX_CTRL_BT/count[31]_i_6__0/O
                         net (fo=1, routed)           0.661     8.750    inst_UART_RX_CTRL_BT/count[31]_i_6__0_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.124     8.874 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          0.715     9.589    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.503    14.844    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[25]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y27          FDRE (Setup_fdre_C_R)       -0.429    14.653    inst_UART_RX_CTRL_BT/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.058ns (23.794%)  route 3.389ns (76.206%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.621     5.142    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_UART_RX_CTRL_BT/count_reg[31]/Q
                         net (fo=3, routed)           1.422     7.020    inst_UART_RX_CTRL_BT/count_reg_n_0_[31]
    SLICE_X4Y23          LUT4 (Prop_lut4_I2_O)        0.152     7.172 r  inst_UART_RX_CTRL_BT/count[31]_i_14__0/O
                         net (fo=1, routed)           0.590     7.762    inst_UART_RX_CTRL_BT/count[31]_i_14__0_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I3_O)        0.326     8.088 r  inst_UART_RX_CTRL_BT/count[31]_i_6__0/O
                         net (fo=1, routed)           0.661     8.750    inst_UART_RX_CTRL_BT/count[31]_i_6__0_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.124     8.874 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          0.715     9.589    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.503    14.844    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[26]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y27          FDRE (Setup_fdre_C_R)       -0.429    14.653    inst_UART_RX_CTRL_BT/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.058ns (23.794%)  route 3.389ns (76.206%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.621     5.142    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_UART_RX_CTRL_BT/count_reg[31]/Q
                         net (fo=3, routed)           1.422     7.020    inst_UART_RX_CTRL_BT/count_reg_n_0_[31]
    SLICE_X4Y23          LUT4 (Prop_lut4_I2_O)        0.152     7.172 r  inst_UART_RX_CTRL_BT/count[31]_i_14__0/O
                         net (fo=1, routed)           0.590     7.762    inst_UART_RX_CTRL_BT/count[31]_i_14__0_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I3_O)        0.326     8.088 r  inst_UART_RX_CTRL_BT/count[31]_i_6__0/O
                         net (fo=1, routed)           0.661     8.750    inst_UART_RX_CTRL_BT/count[31]_i_6__0_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.124     8.874 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          0.715     9.589    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.503    14.844    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[27]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y27          FDRE (Setup_fdre_C_R)       -0.429    14.653    inst_UART_RX_CTRL_BT/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.058ns (23.794%)  route 3.389ns (76.206%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.621     5.142    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_UART_RX_CTRL_BT/count_reg[31]/Q
                         net (fo=3, routed)           1.422     7.020    inst_UART_RX_CTRL_BT/count_reg_n_0_[31]
    SLICE_X4Y23          LUT4 (Prop_lut4_I2_O)        0.152     7.172 r  inst_UART_RX_CTRL_BT/count[31]_i_14__0/O
                         net (fo=1, routed)           0.590     7.762    inst_UART_RX_CTRL_BT/count[31]_i_14__0_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I3_O)        0.326     8.088 r  inst_UART_RX_CTRL_BT/count[31]_i_6__0/O
                         net (fo=1, routed)           0.661     8.750    inst_UART_RX_CTRL_BT/count[31]_i_6__0_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.124     8.874 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          0.715     9.589    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.503    14.844    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[28]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y27          FDRE (Setup_fdre_C_R)       -0.429    14.653    inst_UART_RX_CTRL_BT/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.058ns (23.987%)  route 3.353ns (76.013%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.621     5.142    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_UART_RX_CTRL_BT/count_reg[31]/Q
                         net (fo=3, routed)           1.422     7.020    inst_UART_RX_CTRL_BT/count_reg_n_0_[31]
    SLICE_X4Y23          LUT4 (Prop_lut4_I2_O)        0.152     7.172 r  inst_UART_RX_CTRL_BT/count[31]_i_14__0/O
                         net (fo=1, routed)           0.590     7.762    inst_UART_RX_CTRL_BT/count[31]_i_14__0_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I3_O)        0.326     8.088 r  inst_UART_RX_CTRL_BT/count[31]_i_6__0/O
                         net (fo=1, routed)           0.661     8.750    inst_UART_RX_CTRL_BT/count[31]_i_6__0_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.124     8.874 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          0.679     9.553    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.505    14.846    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y21          FDRE (Setup_fdre_C_R)       -0.429    14.642    inst_UART_RX_CTRL_BT/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.058ns (23.987%)  route 3.353ns (76.013%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.621     5.142    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_UART_RX_CTRL_BT/count_reg[31]/Q
                         net (fo=3, routed)           1.422     7.020    inst_UART_RX_CTRL_BT/count_reg_n_0_[31]
    SLICE_X4Y23          LUT4 (Prop_lut4_I2_O)        0.152     7.172 r  inst_UART_RX_CTRL_BT/count[31]_i_14__0/O
                         net (fo=1, routed)           0.590     7.762    inst_UART_RX_CTRL_BT/count[31]_i_14__0_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I3_O)        0.326     8.088 r  inst_UART_RX_CTRL_BT/count[31]_i_6__0/O
                         net (fo=1, routed)           0.661     8.750    inst_UART_RX_CTRL_BT/count[31]_i_6__0_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.124     8.874 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          0.679     9.553    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.505    14.846    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y21          FDRE (Setup_fdre_C_R)       -0.429    14.642    inst_UART_RX_CTRL_BT/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL/DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_out_bt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.582     1.465    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  inst_UART_RX_CTRL/DATA_reg[3]/Q
                         net (fo=1, routed)           0.101     1.707    DATA[3]
    SLICE_X5Y70          FDRE                                         r  uart_data_out_bt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.850     1.978    CLK_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  uart_data_out_bt_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.072     1.551    uart_data_out_bt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL_BT/byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.583     1.466    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  inst_UART_RX_CTRL_BT/byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  inst_UART_RX_CTRL_BT/byte_reg[0]/Q
                         net (fo=1, routed)           0.110     1.717    inst_UART_RX_CTRL_BT/byte_reg_n_0_[0]
    SLICE_X7Y20          FDRE                                         r  inst_UART_RX_CTRL_BT/DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.853     1.980    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  inst_UART_RX_CTRL_BT/DATA_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X7Y20          FDRE (Hold_fdre_C_D)         0.070     1.551    inst_UART_RX_CTRL_BT/DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL/DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_out_bt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.141ns (60.212%)  route 0.093ns (39.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.582     1.465    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  inst_UART_RX_CTRL/DATA_reg[2]/Q
                         net (fo=1, routed)           0.093     1.699    DATA[2]
    SLICE_X5Y70          FDRE                                         r  uart_data_out_bt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.850     1.978    CLK_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  uart_data_out_bt_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.047     1.526    uart_data_out_bt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL/byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL/DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.581     1.464    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  inst_UART_RX_CTRL/byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  inst_UART_RX_CTRL/byte_reg[6]/Q
                         net (fo=2, routed)           0.124     1.729    inst_UART_RX_CTRL/byte[6]
    SLICE_X7Y70          FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.850     1.978    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[6]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X7Y70          FDRE (Hold_fdre_C_D)         0.076     1.555    inst_UART_RX_CTRL/DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL_BT/DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.584     1.467    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  inst_UART_RX_CTRL_BT/DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.631 r  inst_UART_RX_CTRL_BT/DATA_reg[6]/Q
                         net (fo=2, routed)           0.111     1.742    inst_UART_RX_CTRL_BT_n_3
    SLICE_X4Y20          FDRE                                         r  uart_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.853     1.980    CLK_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  uart_data_out_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.076     1.557    uart_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL_BT/DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.584     1.467    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  inst_UART_RX_CTRL_BT/DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.631 r  inst_UART_RX_CTRL_BT/DATA_reg[5]/Q
                         net (fo=2, routed)           0.112     1.743    inst_UART_RX_CTRL_BT_n_4
    SLICE_X4Y20          FDRE                                         r  uart_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.853     1.980    CLK_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  uart_data_out_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.071     1.552    uart_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.584     1.467    CLK_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  uart_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  uart_data_out_reg[3]/Q
                         net (fo=1, routed)           0.116     1.725    inst_UART_TX_CTRL/Q[3]
    SLICE_X4Y21          FDRE                                         r  inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.852     1.979    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.047     1.527    inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 FSM_sequential_TAKE_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.774%)  route 0.142ns (43.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  FSM_sequential_TAKE_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_sequential_TAKE_STATE_reg[1]/Q
                         net (fo=5, routed)           0.142     1.749    inst_UART_TX_CTRL/out[1]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  inst_UART_TX_CTRL/send_data_i_1/O
                         net (fo=1, routed)           0.000     1.794    inst_UART_TX_CTRL_n_4
    SLICE_X3Y22          FDRE                                         r  send_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.853     1.980    CLK_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  send_data_reg/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.092     1.594    send_data_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL_BT/byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.583     1.466    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  inst_UART_RX_CTRL_BT/byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  inst_UART_RX_CTRL_BT/byte_reg[1]/Q
                         net (fo=2, routed)           0.124     1.754    inst_UART_RX_CTRL_BT/byte_reg_n_0_[1]
    SLICE_X7Y20          FDRE                                         r  inst_UART_RX_CTRL_BT/DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.853     1.980    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  inst_UART_RX_CTRL_BT/DATA_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X7Y20          FDRE (Hold_fdre_C_D)         0.066     1.547    inst_UART_RX_CTRL_BT/DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL_BT/byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.583     1.466    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  inst_UART_RX_CTRL_BT/byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  inst_UART_RX_CTRL_BT/byte_reg[5]/Q
                         net (fo=2, routed)           0.122     1.752    inst_UART_RX_CTRL_BT/byte_reg_n_0_[5]
    SLICE_X6Y20          FDRE                                         r  inst_UART_RX_CTRL_BT/DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.853     1.980    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  inst_UART_RX_CTRL_BT/DATA_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.063     1.544    inst_UART_RX_CTRL_BT/DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y56    FSM_sequential_SEND_STATE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y56    FSM_sequential_SEND_STATE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22    FSM_sequential_TAKE_STATE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y22    FSM_sequential_TAKE_STATE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y70    inst_UART_RX_CTRL/DATA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y70    inst_UART_RX_CTRL/DATA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y70    inst_UART_RX_CTRL/byte_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y70    inst_UART_RX_CTRL/byte_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y70    inst_UART_RX_CTRL/byte_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    FSM_sequential_TAKE_STATE_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    FSM_sequential_TAKE_STATE_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y70    inst_UART_RX_CTRL/byte_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y70    inst_UART_RX_CTRL/byte_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y70    inst_UART_RX_CTRL/byte_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y70    inst_UART_RX_CTRL/byte_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y70    inst_UART_RX_CTRL/byte_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y70    inst_UART_RX_CTRL/byte_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73    inst_UART_RX_CTRL/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73    inst_UART_RX_CTRL/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    FSM_sequential_SEND_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    FSM_sequential_SEND_STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    FSM_sequential_TAKE_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    FSM_sequential_TAKE_STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73    inst_UART_RX_CTRL/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73    inst_UART_RX_CTRL/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73    inst_UART_RX_CTRL/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73    inst_UART_RX_CTRL/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    inst_UART_RX_CTRL_BT/byte_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    inst_UART_RX_CTRL_BT/count_reg[13]/C



