
ubuntu-preinstalled/ntfsrecover:     file format elf32-littlearm


Disassembly of section .init:

0000182c <.init>:
    182c:	push	{r3, lr}
    1830:	bl	3bf8 <ntfs_mst_pre_write_fixup@plt+0x20a8>
    1834:	pop	{r3, pc}

Disassembly of section .plt:

00001838 <calloc@plt-0x14>:
    1838:	push	{lr}		; (str lr, [sp, #-4]!)
    183c:	ldr	lr, [pc, #4]	; 1848 <calloc@plt-0x4>
    1840:	add	lr, pc, lr
    1844:	ldr	pc, [lr, #8]!
    1848:	muleq	r2, r8, r5

0000184c <calloc@plt>:
    184c:	add	ip, pc, #0, 12
    1850:	add	ip, ip, #151552	; 0x25000
    1854:	ldr	pc, [ip, #1432]!	; 0x598

00001858 <raise@plt>:
    1858:	add	ip, pc, #0, 12
    185c:	add	ip, ip, #151552	; 0x25000
    1860:	ldr	pc, [ip, #1424]!	; 0x590

00001864 <ntfs_log_redirect@plt>:
    1864:	add	ip, pc, #0, 12
    1868:	add	ip, ip, #151552	; 0x25000
    186c:	ldr	pc, [ip, #1416]!	; 0x588

00001870 <ntfs_umount@plt>:
    1870:	add	ip, pc, #0, 12
    1874:	add	ip, ip, #151552	; 0x25000
    1878:	ldr	pc, [ip, #1408]!	; 0x580

0000187c <__cxa_finalize@plt>:
    187c:	add	ip, pc, #0, 12
    1880:	add	ip, ip, #151552	; 0x25000
    1884:	ldr	pc, [ip, #1400]!	; 0x578

00001888 <ntfs_attr_pwrite@plt>:
    1888:	add	ip, pc, #0, 12
    188c:	add	ip, ip, #151552	; 0x25000
    1890:	ldr	pc, [ip, #1392]!	; 0x570

00001894 <ntfs_attr_find_in_attrdef@plt>:
    1894:	add	ip, pc, #0, 12
    1898:	add	ip, ip, #151552	; 0x25000
    189c:	ldr	pc, [ip, #1384]!	; 0x568

000018a0 <memmove@plt>:
    18a0:	add	ip, pc, #0, 12
    18a4:	add	ip, ip, #151552	; 0x25000
    18a8:	ldr	pc, [ip, #1376]!	; 0x560

000018ac <ntfs_malloc@plt>:
    18ac:	add	ip, pc, #0, 12
    18b0:	add	ip, ip, #151552	; 0x25000
    18b4:	ldr	pc, [ip, #1368]!	; 0x558

000018b8 <free@plt>:
    18b8:			; <UNDEFINED> instruction: 0x46c04778
    18bc:	add	ip, pc, #0, 12
    18c0:	add	ip, ip, #151552	; 0x25000
    18c4:	ldr	pc, [ip, #1356]!	; 0x54c

000018c8 <ntfs_pwrite@plt>:
    18c8:	add	ip, pc, #0, 12
    18cc:	add	ip, ip, #151552	; 0x25000
    18d0:	ldr	pc, [ip, #1348]!	; 0x544

000018d4 <memcpy@plt>:
    18d4:	add	ip, pc, #0, 12
    18d8:	add	ip, ip, #151552	; 0x25000
    18dc:	ldr	pc, [ip, #1340]!	; 0x53c

000018e0 <ftell@plt>:
    18e0:	add	ip, pc, #0, 12
    18e4:	add	ip, ip, #151552	; 0x25000
    18e8:	ldr	pc, [ip, #1332]!	; 0x534

000018ec <memcmp@plt>:
    18ec:	add	ip, pc, #0, 12
    18f0:	add	ip, ip, #151552	; 0x25000
    18f4:	ldr	pc, [ip, #1324]!	; 0x52c

000018f8 <ntfs_ucsnlen@plt>:
    18f8:	add	ip, pc, #0, 12
    18fc:	add	ip, ip, #151552	; 0x25000
    1900:	ldr	pc, [ip, #1316]!	; 0x524

00001904 <__stack_chk_fail@plt>:
    1904:	add	ip, pc, #0, 12
    1908:	add	ip, ip, #151552	; 0x25000
    190c:	ldr	pc, [ip, #1308]!	; 0x51c

00001910 <realloc@plt>:
    1910:	add	ip, pc, #0, 12
    1914:	add	ip, ip, #151552	; 0x25000
    1918:	ldr	pc, [ip, #1300]!	; 0x514

0000191c <ntfs_check_if_mounted@plt>:
    191c:	add	ip, pc, #0, 12
    1920:	add	ip, ip, #151552	; 0x25000
    1924:	ldr	pc, [ip, #1292]!	; 0x50c

00001928 <fwrite@plt>:
    1928:	add	ip, pc, #0, 12
    192c:	add	ip, ip, #151552	; 0x25000
    1930:	ldr	pc, [ip, #1284]!	; 0x504

00001934 <strtoll@plt>:
    1934:	add	ip, pc, #0, 12
    1938:	add	ip, ip, #151552	; 0x25000
    193c:	ldr	pc, [ip, #1276]!	; 0x4fc

00001940 <fread@plt>:
    1940:	add	ip, pc, #0, 12
    1944:	add	ip, ip, #151552	; 0x25000
    1948:	ldr	pc, [ip, #1268]!	; 0x4f4

0000194c <ntfs_pread@plt>:
    194c:	add	ip, pc, #0, 12
    1950:	add	ip, ip, #151552	; 0x25000
    1954:	ldr	pc, [ip, #1260]!	; 0x4ec

00001958 <ntfs_mapping_pairs_decompress@plt>:
    1958:	add	ip, pc, #0, 12
    195c:	add	ip, ip, #151552	; 0x25000
    1960:	ldr	pc, [ip, #1252]!	; 0x4e4

00001964 <ntfs_log_set_handler@plt>:
    1964:	add	ip, pc, #0, 12
    1968:	add	ip, ip, #151552	; 0x25000
    196c:	ldr	pc, [ip, #1244]!	; 0x4dc

00001970 <puts@plt>:
    1970:			; <UNDEFINED> instruction: 0x46c04778
    1974:	add	ip, pc, #0, 12
    1978:	add	ip, ip, #151552	; 0x25000
    197c:	ldr	pc, [ip, #1232]!	; 0x4d0

00001980 <ntfs_ucstombs@plt>:
    1980:	add	ip, pc, #0, 12
    1984:	add	ip, ip, #151552	; 0x25000
    1988:	ldr	pc, [ip, #1224]!	; 0x4c8

0000198c <malloc@plt>:
    198c:	add	ip, pc, #0, 12
    1990:	add	ip, ip, #151552	; 0x25000
    1994:	ldr	pc, [ip, #1216]!	; 0x4c0

00001998 <ntfs_attr_close@plt>:
    1998:	add	ip, pc, #0, 12
    199c:	add	ip, ip, #151552	; 0x25000
    19a0:	ldr	pc, [ip, #1208]!	; 0x4b8

000019a4 <__libc_start_main@plt>:
    19a4:	add	ip, pc, #0, 12
    19a8:	add	ip, ip, #151552	; 0x25000
    19ac:	ldr	pc, [ip, #1200]!	; 0x4b0

000019b0 <__gmon_start__@plt>:
    19b0:	add	ip, pc, #0, 12
    19b4:	add	ip, ip, #151552	; 0x25000
    19b8:	ldr	pc, [ip, #1192]!	; 0x4a8

000019bc <getopt_long@plt>:
    19bc:	add	ip, pc, #0, 12
    19c0:	add	ip, ip, #151552	; 0x25000
    19c4:	ldr	pc, [ip, #1184]!	; 0x4a0

000019c8 <exit@plt>:
    19c8:	add	ip, pc, #0, 12
    19cc:	add	ip, ip, #151552	; 0x25000
    19d0:	ldr	pc, [ip, #1176]!	; 0x498

000019d4 <strchr@plt>:
    19d4:	add	ip, pc, #0, 12
    19d8:	add	ip, ip, #151552	; 0x25000
    19dc:	ldr	pc, [ip, #1168]!	; 0x490

000019e0 <ntfs_attr_put_search_ctx@plt>:
    19e0:	add	ip, pc, #0, 12
    19e4:	add	ip, ip, #151552	; 0x25000
    19e8:	ldr	pc, [ip, #1160]!	; 0x488

000019ec <ntfs_attr_pread@plt>:
    19ec:	add	ip, pc, #0, 12
    19f0:	add	ip, ip, #151552	; 0x25000
    19f4:	ldr	pc, [ip, #1152]!	; 0x480

000019f8 <__errno_location@plt>:
    19f8:	add	ip, pc, #0, 12
    19fc:	add	ip, ip, #151552	; 0x25000
    1a00:	ldr	pc, [ip, #1144]!	; 0x478

00001a04 <ntfs_attr_open@plt>:
    1a04:	add	ip, pc, #0, 12
    1a08:	add	ip, ip, #151552	; 0x25000
    1a0c:	ldr	pc, [ip, #1136]!	; 0x470

00001a10 <__sprintf_chk@plt>:
    1a10:	add	ip, pc, #0, 12
    1a14:	add	ip, ip, #151552	; 0x25000
    1a18:	ldr	pc, [ip, #1128]!	; 0x468

00001a1c <snprintf@plt>:
    1a1c:	add	ip, pc, #0, 12
    1a20:	add	ip, ip, #151552	; 0x25000
    1a24:	ldr	pc, [ip, #1120]!	; 0x460

00001a28 <ntfs_attr_vcn_to_lcn@plt>:
    1a28:	add	ip, pc, #0, 12
    1a2c:	add	ip, ip, #151552	; 0x25000
    1a30:	ldr	pc, [ip, #1112]!	; 0x458

00001a34 <memset@plt>:
    1a34:	add	ip, pc, #0, 12
    1a38:	add	ip, ip, #151552	; 0x25000
    1a3c:	ldr	pc, [ip, #1104]!	; 0x450

00001a40 <putchar@plt>:
    1a40:			; <UNDEFINED> instruction: 0x46c04778
    1a44:	add	ip, pc, #0, 12
    1a48:	add	ip, ip, #151552	; 0x25000
    1a4c:	ldr	pc, [ip, #1092]!	; 0x444

00001a50 <ntfs_mst_post_read_fixup_warn@plt>:
    1a50:	add	ip, pc, #0, 12
    1a54:	add	ip, ip, #151552	; 0x25000
    1a58:	ldr	pc, [ip, #1084]!	; 0x43c

00001a5c <strtoull@plt>:
    1a5c:	add	ip, pc, #0, 12
    1a60:	add	ip, ip, #151552	; 0x25000
    1a64:	ldr	pc, [ip, #1076]!	; 0x434

00001a68 <gmtime@plt>:
    1a68:	add	ip, pc, #0, 12
    1a6c:	add	ip, ip, #151552	; 0x25000
    1a70:	ldr	pc, [ip, #1068]!	; 0x42c

00001a74 <ntfs_file_record_read@plt>:
    1a74:	add	ip, pc, #0, 12
    1a78:	add	ip, ip, #151552	; 0x25000
    1a7c:	ldr	pc, [ip, #1060]!	; 0x424

00001a80 <__printf_chk@plt>:
    1a80:			; <UNDEFINED> instruction: 0x46c04778
    1a84:	add	ip, pc, #0, 12
    1a88:	add	ip, ip, #151552	; 0x25000
    1a8c:	ldr	pc, [ip, #1048]!	; 0x418

00001a90 <__fprintf_chk@plt>:
    1a90:	add	ip, pc, #0, 12
    1a94:	add	ip, ip, #151552	; 0x25000
    1a98:	ldr	pc, [ip, #1040]!	; 0x410

00001a9c <fclose@plt>:
    1a9c:	add	ip, pc, #0, 12
    1aa0:	add	ip, ip, #151552	; 0x25000
    1aa4:	ldr	pc, [ip, #1032]!	; 0x408

00001aa8 <ntfs_inode_close@plt>:
    1aa8:	add	ip, pc, #0, 12
    1aac:	add	ip, ip, #151552	; 0x25000
    1ab0:	ldr	pc, [ip, #1024]!	; 0x400

00001ab4 <setlocale@plt>:
    1ab4:	add	ip, pc, #0, 12
    1ab8:	add	ip, ip, #151552	; 0x25000
    1abc:	ldr	pc, [ip, #1016]!	; 0x3f8

00001ac0 <ntfs_check_logfile@plt>:
    1ac0:	add	ip, pc, #0, 12
    1ac4:	add	ip, ip, #151552	; 0x25000
    1ac8:	ldr	pc, [ip, #1008]!	; 0x3f0

00001acc <ntfs_mount@plt>:
    1acc:	add	ip, pc, #0, 12
    1ad0:	add	ip, ip, #151552	; 0x25000
    1ad4:	ldr	pc, [ip, #1000]!	; 0x3e8

00001ad8 <ntfs_mbstoucs@plt>:
    1ad8:	add	ip, pc, #0, 12
    1adc:	add	ip, ip, #151552	; 0x25000
    1ae0:	ldr	pc, [ip, #992]!	; 0x3e0

00001ae4 <ntfs_bit_set@plt>:
    1ae4:	add	ip, pc, #0, 12
    1ae8:	add	ip, ip, #151552	; 0x25000
    1aec:	ldr	pc, [ip, #984]!	; 0x3d8

00001af0 <fopen64@plt>:
    1af0:	add	ip, pc, #0, 12
    1af4:	add	ip, ip, #151552	; 0x25000
    1af8:	ldr	pc, [ip, #976]!	; 0x3d0

00001afc <ntfs_attr_lookup@plt>:
    1afc:	add	ip, pc, #0, 12
    1b00:	add	ip, ip, #151552	; 0x25000
    1b04:	ldr	pc, [ip, #968]!	; 0x3c8

00001b08 <ntfs_attr_get_search_ctx@plt>:
    1b08:	add	ip, pc, #0, 12
    1b0c:	add	ip, ip, #151552	; 0x25000
    1b10:	ldr	pc, [ip, #960]!	; 0x3c0

00001b14 <ntfs_inode_open@plt>:
    1b14:	add	ip, pc, #0, 12
    1b18:	add	ip, ip, #151552	; 0x25000
    1b1c:	ldr	pc, [ip, #952]!	; 0x3b8

00001b20 <fseek@plt>:
    1b20:	add	ip, pc, #0, 12
    1b24:	add	ip, ip, #151552	; 0x25000
    1b28:	ldr	pc, [ip, #944]!	; 0x3b0

00001b2c <__xstat64@plt>:
    1b2c:	add	ip, pc, #0, 12
    1b30:	add	ip, ip, #151552	; 0x25000
    1b34:	ldr	pc, [ip, #936]!	; 0x3a8

00001b38 <abort@plt>:
    1b38:	add	ip, pc, #0, 12
    1b3c:	add	ip, ip, #151552	; 0x25000
    1b40:	ldr	pc, [ip, #928]!	; 0x3a0

00001b44 <__snprintf_chk@plt>:
    1b44:	add	ip, pc, #0, 12
    1b48:	add	ip, ip, #151552	; 0x25000
    1b4c:	ldr	pc, [ip, #920]!	; 0x398

00001b50 <ntfs_mst_pre_write_fixup@plt>:
    1b50:	add	ip, pc, #0, 12
    1b54:	add	ip, ip, #151552	; 0x25000
    1b58:	ldr	pc, [ip, #912]!	; 0x390

Disassembly of section .text:

00001b60 <.text>:
    1b60:	svcmi	0x00f0e92d
    1b64:			; <UNDEFINED> instruction: 0xf8dfb0cd
    1b68:	movwcs	fp, #2856	; 0xb28
    1b6c:	blcs	93fef0 <blocksz@@Base+0x9185c8>
    1b70:	ldrbtmi	r4, [fp], #1666	; 0x682
    1b74:	movwls	r9, #20740	; 0x5104
    1b78:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    1b7c:	blvs	63ff00 <blocksz@@Base+0x6185d8>
    1b80:	blpl	63ff04 <blocksz@@Base+0x6185dc>
    1b84:	andls	r6, pc, #1507328	; 0x170000
    1b88:	bleq	53ff0c <blocksz@@Base+0x5185e4>
    1b8c:			; <UNDEFINED> instruction: 0xf85b974b
    1b90:			; <UNDEFINED> instruction: 0xf8df6006
    1b94:			; <UNDEFINED> instruction: 0xf8df1b10
    1b98:			; <UNDEFINED> instruction: 0x960d2b10
    1b9c:			; <UNDEFINED> instruction: 0xf85b6033
    1ba0:			; <UNDEFINED> instruction: 0xf8df5005
    1ba4:			; <UNDEFINED> instruction: 0xf8df4b08
    1ba8:	ldrls	r9, [r5, #-2824]	; 0xfffff4f8
    1bac:			; <UNDEFINED> instruction: 0xf85b602b
    1bb0:			; <UNDEFINED> instruction: 0xf8df0000
    1bb4:			; <UNDEFINED> instruction: 0xf8df8b00
    1bb8:	andls	lr, lr, r0, lsl #22
    1bbc:			; <UNDEFINED> instruction: 0xf85b6003
    1bc0:			; <UNDEFINED> instruction: 0xf8df1001
    1bc4:			; <UNDEFINED> instruction: 0xf8dfcaf8
    1bc8:	strdls	r6, [r9, -r8]
    1bcc:			; <UNDEFINED> instruction: 0xf85b600b
    1bd0:			; <UNDEFINED> instruction: 0xf8df7002
    1bd4:			; <UNDEFINED> instruction: 0xf8df2af0
    1bd8:	ldrshtvs	r1, [fp], -r0
    1bdc:	ldrbtmi	r9, [r9], #-528	; 0xfffffdf0
    1be0:	andcs	pc, r4, fp, asr r8	; <UNPREDICTABLE>
    1be4:	beq	ff93ff68 <blocksz@@Base+0xff918640>
    1be8:	bpl	ff93ff6c <blocksz@@Base+0xff918644>
    1bec:			; <UNDEFINED> instruction: 0xf8df6013
    1bf0:	ldrbtmi	r2, [sp], #-2788	; 0xfffff51c
    1bf4:	bmi	ff83ff78 <blocksz@@Base+0xff818650>
    1bf8:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    1bfc:	tstls	r4, ip, ror r4
    1c00:	andsls	r6, r3, #19
    1c04:	bcs	ff53ff88 <blocksz@@Base+0xff518660>
    1c08:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    1c0c:	andsvs	r9, r3, r2, lsl r2
    1c10:	andcs	pc, r9, fp, asr r8	; <UNPREDICTABLE>
    1c14:	andsvs	r9, r3, fp, lsl #4
    1c18:	andcs	pc, r8, fp, asr r8	; <UNPREDICTABLE>
    1c1c:	andsvs	r9, r3, r0, lsl r9
    1c20:			; <UNDEFINED> instruction: 0xf85b9206
    1c24:	andsvs	r2, r3, lr
    1c28:			; <UNDEFINED> instruction: 0xf85b9208
    1c2c:	andsvs	r2, r3, ip
    1c30:			; <UNDEFINED> instruction: 0xf85b920c
    1c34:	andsvs	r2, r3, r6
    1c38:			; <UNDEFINED> instruction: 0xf85b920a
    1c3c:	andsls	r2, r1, #0
    1c40:			; <UNDEFINED> instruction: 0xf8df6013
    1c44:			; <UNDEFINED> instruction: 0xf85b2a9c
    1c48:			; <UNDEFINED> instruction: 0xf8c99001
    1c4c:			; <UNDEFINED> instruction: 0xf85b3000
    1c50:	andsls	r2, r0, #2
    1c54:	andcs	r6, r0, #19
    1c58:	andls	r4, r0, #45088768	; 0x2b00000
    1c5c:			; <UNDEFINED> instruction: 0x46224650
    1c60:			; <UNDEFINED> instruction: 0xf7ff9904
    1c64:	mcrrne	14, 10, lr, r6, cr12
    1c68:	cmnhi	r9, r0	; <UNPREDICTABLE>
    1c6c:	ldmdacs	r7!, {r0, fp, ip, sp}^
    1c70:	cmphi	pc, r0, lsl #4	; <UNPREDICTABLE>
    1c74:			; <UNDEFINED> instruction: 0xf010e8df
    1c78:	cmpeq	sp, r1, asr r1
    1c7c:	cmpeq	sp, sp, asr r1
    1c80:	cmpeq	sp, sp, asr r1
    1c84:	cmpeq	sp, sp, asr r1
    1c88:	cmpeq	sp, sp, asr r1
    1c8c:	cmpeq	sp, sp, asr r1
    1c90:	cmpeq	sp, sp, asr r1
    1c94:	cmpeq	sp, sp, asr r1
    1c98:	cmpeq	sp, sp, asr r1
    1c9c:	cmpeq	sp, sp, asr r1
    1ca0:	cmpeq	sp, sp, asr r1
    1ca4:	cmpeq	sp, sp, asr r1
    1ca8:	cmpeq	sp, sp, asr r1
    1cac:	cmpeq	sp, sp, asr r1
    1cb0:	cmpeq	sp, sp, asr r1
    1cb4:	cmpeq	sp, sp, asr r1
    1cb8:	cmpeq	sp, sp, asr r1
    1cbc:	cmpeq	sp, sp, asr r1
    1cc0:	cmpeq	sp, sp, asr r1
    1cc4:	cmpeq	sp, sp, asr r1
    1cc8:	cmpeq	sp, sp, asr r1
    1ccc:	cmpeq	sp, sp, asr r1
    1cd0:	cmpeq	sp, sp, asr r1
    1cd4:	cmpeq	sp, sp, asr r1
    1cd8:	cmpeq	sp, sp, asr r1
    1cdc:	cmpeq	sp, sp, asr r1
    1ce0:	cmpeq	sp, sp, asr r1
    1ce4:	cmpeq	sp, sp, asr r1
    1ce8:	cmpeq	sp, sp, asr r1
    1cec:	cmpeq	sp, sp, asr r1
    1cf0:	cmpeq	sp, sp, asr r1
    1cf4:	cmpeq	sp, lr, asr #2
    1cf8:	cmpeq	sp, sp, asr r1
    1cfc:	cmpeq	sp, sp, asr r1
    1d00:	cmpeq	sp, sp, asr r1
    1d04:	cmpeq	sp, sp, asr r1
    1d08:	cmpeq	sp, sp, asr r1
    1d0c:	cmpeq	sp, sp, asr r1
    1d10:	cmpeq	sp, sp, asr r1
    1d14:	cmpeq	sp, sp, asr r1
    1d18:	cmpeq	sp, sp, asr r1
    1d1c:	cmpeq	sp, sp, asr r1
    1d20:	cmpeq	sl, sp, asr r1
    1d24:	cmpeq	sp, sp, asr r1
    1d28:	cmpeq	sp, sp, asr r1
    1d2c:	cmpeq	sp, sp, asr r1
    1d30:	cmpeq	sp, sp, asr r1
    1d34:	cmpeq	sp, sp, asr r1
    1d38:	cmpeq	r6, sp, asr r1
    1d3c:	cmpeq	sp, r8, lsl r1
    1d40:	tsteq	r4, sp, asr r1
    1d44:	cmpeq	lr, sp, asr r1
    1d48:	cmpeq	sp, sp, asr r1
    1d4c:	cmpeq	sp, r0, lsl r1
    1d50:	tsteq	ip, sp, asr r1
    1d54:	rscseq	r0, r5, sp, asr r1
    1d58:	sbceq	r0, pc, sp, asr r1	; <UNPREDICTABLE>
    1d5c:	sbceq	r0, r6, sl, asr #1
    1d60:	adceq	r0, sl, pc, lsr #1
    1d64:	rsbseq	r0, r8, sp, asr r1
    1d68:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d6c:	ldrmi	sl, [r1], -r7, asr #20
    1d70:			; <UNDEFINED> instruction: 0xf85b9116
    1d74:	andcs	r3, r0, #3
    1d78:			; <UNDEFINED> instruction: 0xf7ff6818
    1d7c:	bls	11fd744 <blocksz@@Base+0x11d5e1c>
    1d80:	stmdbcs	ip!, {r0, r4, fp, ip, sp, lr}
    1d84:	strbhi	pc, [sp, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    1d88:			; <UNDEFINED> instruction: 0x26009b10
    1d8c:			; <UNDEFINED> instruction: 0xf1a39417
    1d90:	strbmi	r0, [r4], -r4, lsl #16
    1d94:	ldrsbhi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1d98:			; <UNDEFINED> instruction: 0xf8441c53
    1d9c:	andcs	r0, r0, #4, 30
    1da0:	ldrmi	r4, [r8], -r1, asr #12
    1da4:			; <UNDEFINED> instruction: 0xf7ff9347
    1da8:	bls	11fd718 <blocksz@@Base+0x11d5df0>
    1dac:	ldmdavc	r1, {r0, r9, sl, ip, sp}
    1db0:			; <UNDEFINED> instruction: 0xf040292c
    1db4:	cdpcs	4, 0, cr8, cr9, cr3, {2}
    1db8:	ldflsd	f5, [r7], {238}	; 0xee
    1dbc:	stmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1dc0:			; <UNDEFINED> instruction: 0xf8df2213
    1dc4:	tstcs	r1, r8, lsr #18
    1dc8:	adds	r4, r4, r8, ror r4
    1dcc:	ldmdavs	r3, {r0, r4, r9, fp, ip, pc}
    1dd0:	andsvs	r3, r3, r1, lsl #6
    1dd4:			; <UNDEFINED> instruction: 0xf8dfe73f
    1dd8:	andcs	r3, r0, #12, 18	; 0x30000
    1ddc:			; <UNDEFINED> instruction: 0xf85ba947
    1de0:	ldmdavs	r8, {r0, r1, ip, sp}
    1de4:	mrc	7, 1, APSR_nzcv, cr10, cr15, {7}
    1de8:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1dec:			; <UNDEFINED> instruction: 0xf85b9a47
    1df0:	andsvs	r3, r8, r3
    1df4:	blcs	1fe48 <_IO_stdin_used@@Base+0xe990>
    1df8:	mvnhi	pc, #64	; 0x40
    1dfc:	movwcs	r9, #6666	; 0x1a0a
    1e00:			; <UNDEFINED> instruction: 0xe7286013
    1e04:	movwcs	r9, #6668	; 0x1a0c
    1e08:			; <UNDEFINED> instruction: 0xe7246013
    1e0c:	ldmdavs	r3, {r3, r9, fp, ip, pc}
    1e10:	andsvs	r3, r3, r1, lsl #6
    1e14:			; <UNDEFINED> instruction: 0xf8dfe71f
    1e18:			; <UNDEFINED> instruction: 0xf50d08cc
    1e1c:	andcs	r7, r0, #9306112	; 0x8e0000
    1e20:			; <UNDEFINED> instruction: 0xf85b4641
    1e24:	stmdavs	r0, {}	; <UNPREDICTABLE>
    1e28:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
    1e2c:	stmiane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e30:	stmiacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e34:			; <UNDEFINED> instruction: 0xf85b9b47
    1e38:	eorsvs	r6, r0, r1
    1e3c:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    1e40:	andsvs	r9, r0, r6, lsl r2
    1e44:	bcs	b5feb4 <blocksz@@Base+0xb3858c>
    1e48:	bichi	pc, r5, #0
    1e4c:			; <UNDEFINED> instruction: 0xf0002a00
    1e50:			; <UNDEFINED> instruction: 0xf8df83d3
    1e54:	andscs	r0, r4, #168, 16	; 0xa80000
    1e58:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e5c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1e60:			; <UNDEFINED> instruction: 0xf8dfe049
    1e64:	andcs	r3, r0, #128, 16	; 0x800000
    1e68:			; <UNDEFINED> instruction: 0xf85ba947
    1e6c:	ldmdavs	r8, {r0, r1, ip, sp}
    1e70:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
    1e74:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e78:			; <UNDEFINED> instruction: 0xf85b9a47
    1e7c:	andsvs	r3, r8, r3
    1e80:	blcs	1fed4 <_IO_stdin_used@@Base+0xea1c>
    1e84:	orrshi	pc, fp, #64	; 0x40
    1e88:	movwcs	r9, #6667	; 0x1a0b
    1e8c:	usat	r6, #2, r3
    1e90:	movwcs	r9, #6674	; 0x1a12
    1e94:			; <UNDEFINED> instruction: 0xe6de6013
    1e98:	movwcs	r9, #6675	; 0x1a13
    1e9c:			; <UNDEFINED> instruction: 0xe6da6013
    1ea0:	movwcs	r9, #6665	; 0x1a09
    1ea4:			; <UNDEFINED> instruction: 0xe6d66013
    1ea8:	ldmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1eac:	stmvc	lr, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    1eb0:			; <UNDEFINED> instruction: 0xf8df2200
    1eb4:	strbmi	r6, [r1], -ip, asr #16
    1eb8:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
    1ebc:			; <UNDEFINED> instruction: 0xf7ff6800
    1ec0:			; <UNDEFINED> instruction: 0xf85bedce
    1ec4:			; <UNDEFINED> instruction: 0xf8df6006
    1ec8:	blls	11cbfc0 <blocksz@@Base+0x11a4698>
    1ecc:	smlabteq	r0, r6, r9, lr
    1ed0:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    1ed4:	stmib	r2, {r1, r2, r4, r9, ip, pc}^
    1ed8:	ldmdavc	sl, {r8}
    1edc:			; <UNDEFINED> instruction: 0xf0002a2d
    1ee0:	bcs	22d28 <_IO_stdin_used@@Base+0x11870>
    1ee4:			; <UNDEFINED> instruction: 0x83a2f000
    1ee8:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1eec:			; <UNDEFINED> instruction: 0xf8df2212
    1ef0:	strdcs	r3, [r1, -ip]
    1ef4:	tstls	r5, r8, ror r4
    1ef8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1efc:			; <UNDEFINED> instruction: 0xf7ff681b
    1f00:	ssat	lr, #9, r4, lsl #26
    1f04:	movwcs	r9, #6669	; 0x1a0d
    1f08:	ssat	r6, #5, r3
    1f0c:			; <UNDEFINED> instruction: 0xf8c92301
    1f10:	strt	r3, [r0], r0
    1f14:	eorsvs	r2, fp, r1, lsl #6
    1f18:			; <UNDEFINED> instruction: 0xf8dfe69d
    1f1c:			; <UNDEFINED> instruction: 0xf85b37f0
    1f20:	ldmdavs	fp, {r0, r1, ip, sp}
    1f24:			; <UNDEFINED> instruction: 0xf040459a
    1f28:	bls	3a278c <blocksz@@Base+0x37ae64>
    1f2c:	andsvs	r2, r3, r1, lsl #6
    1f30:			; <UNDEFINED> instruction: 0xf8dfe691
    1f34:	ldrdcs	r0, [r1, -r8]
    1f38:	sbfxcc	pc, pc, #17, #17
    1f3c:			; <UNDEFINED> instruction: 0xf85b9105
    1f40:			; <UNDEFINED> instruction: 0xf85b0000
    1f44:	bls	50df58 <blocksz@@Base+0x4e6630>
    1f48:	ldmdavs	r8, {r1, r2, fp, sp, lr}
    1f4c:	orrmi	pc, r0, #-2147483647	; 0x80000001
    1f50:	blcc	69768 <blocksz@@Base+0x41e40>
    1f54:	eorcc	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    1f58:	ldc	7, cr15, [sl, #1020]	; 0x3fc
    1f5c:	blls	3bb950 <blocksz@@Base+0x394028>
    1f60:			; <UNDEFINED> instruction: 0xf8d96839
    1f64:	ldmdavs	fp, {sp}
    1f68:	tstmi	r3, #738197504	; 0x2c000000
    1f6c:	cmnhi	r3, #0	; <UNPREDICTABLE>
    1f70:			; <UNDEFINED> instruction: 0x9c089b0d
    1f74:	blls	25bfe4 <blocksz@@Base+0x2346bc>
    1f78:	ldmdavs	fp, {r0, r5, fp, sp, lr}
    1f7c:			; <UNDEFINED> instruction: 0xf0402a00
    1f80:	blcs	2283c <_IO_stdin_used@@Base+0x11384>
    1f84:			; <UNDEFINED> instruction: 0x81a7f000
    1f88:	blls	2e87b8 <blocksz@@Base+0x2c0e90>
    1f8c:	bls	21bfd8 <blocksz@@Base+0x1f46b0>
    1f90:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    1f94:	tstmi	r3, #738197504	; 0x2c000000
    1f98:	eorshi	pc, r7, #64	; 0x40
    1f9c:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    1fa0:			; <UNDEFINED> instruction: 0xf0002b00
    1fa4:	ldmdavs	fp!, {r0, r3, r6, r7, r8, pc}
    1fa8:	tstmi	r3, #20480	; 0x5000
    1fac:	strhi	pc, [ip, #65]!	; 0x41
    1fb0:	ldrdcc	pc, [r0], -r9
    1fb4:			; <UNDEFINED> instruction: 0xf0402b00
    1fb8:	ldmdavs	sl!, {r1, r5, r6, r7, r9, pc}
    1fbc:	ldrdcc	pc, [r0], -r9
    1fc0:	stmdaeq	r3, {r1, r4, r6, r9, fp, sp, lr, pc}
    1fc4:	andhi	pc, r0, #64	; 0x40
    1fc8:			; <UNDEFINED> instruction: 0x5744f8df
    1fcc:			; <UNDEFINED> instruction: 0xf8df2000
    1fd0:	tstcs	r0, r4, asr #14
    1fd4:			; <UNDEFINED> instruction: 0x4740f8df
    1fd8:			; <UNDEFINED> instruction: 0xf85b4643
    1fdc:			; <UNDEFINED> instruction: 0xf8df5005
    1fe0:			; <UNDEFINED> instruction: 0xf8df773c
    1fe4:	strls	r6, [pc, #-1852]!	; 18b0 <ntfs_malloc@plt+0x4>
    1fe8:	andhi	pc, r0, r5, asr #17
    1fec:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    1ff0:			; <UNDEFINED> instruction: 0x5730f8df
    1ff4:	andhi	pc, r0, r2, asr #17
    1ff8:	andcs	pc, r4, fp, asr r8	; <UNPREDICTABLE>
    1ffc:			; <UNDEFINED> instruction: 0x4728f8df
    2000:	andhi	pc, r0, r2, asr #17
    2004:			; <UNDEFINED> instruction: 0xf85b922e
    2008:			; <UNDEFINED> instruction: 0xf8c22007
    200c:	eorls	r8, r4, #0
    2010:	andcs	pc, r6, fp, asr r8	; <UNPREDICTABLE>
    2014:	smlabteq	r0, r2, r9, lr
    2018:	andcs	pc, r5, fp, asr r8	; <UNPREDICTABLE>
    201c:			; <UNDEFINED> instruction: 0xf8c2921d
    2020:			; <UNDEFINED> instruction: 0xf85b8000
    2024:	svcne	0x00172004
    2028:	stmibvc	r6, {r1, r8, sl, ip, sp, lr, pc}
    202c:			; <UNDEFINED> instruction: 0xf842463a
    2030:	ldrmi	r3, [r1, #3844]	; 0xf04
    2034:			; <UNDEFINED> instruction: 0xf8dfd1fb
    2038:	mcrrge	6, 15, r3, r7, cr4
    203c:			; <UNDEFINED> instruction: 0xf10a9405
    2040:			; <UNDEFINED> instruction: 0xf10a4a80
    2044:			; <UNDEFINED> instruction: 0xf85b3aff
    2048:			; <UNDEFINED> instruction: 0xf7ff0003
    204c:	blls	13d284 <blocksz@@Base+0x11595c>
    2050:			; <UNDEFINED> instruction: 0xf8534620
    2054:			; <UNDEFINED> instruction: 0xf009102a
    2058:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    205c:	orrhi	pc, r3, r0
    2060:	bcs	28984 <blocksz@@Base+0x105c>
    2064:	movwhi	pc, #12288	; 0x3000	; <UNPREDICTABLE>
    2068:			; <UNDEFINED> instruction: 0x36c4f8df
    206c:			; <UNDEFINED> instruction: 0xf85b2000
    2070:	svcne	0x000b1003
    2074:	orrcc	r9, r4, r5, lsr #2
    2078:	svceq	0x0004f843
    207c:			; <UNDEFINED> instruction: 0xd1fb4299
    2080:	ssatcc	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    2084:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2088:	andsvs	r9, r8, r0, lsl r3
    208c:			; <UNDEFINED> instruction: 0xf0002a00
    2090:			; <UNDEFINED> instruction: 0xf8df879a
    2094:	stmdbge	r6, {r2, r5, r7, r9, sl, ip, sp}^
    2098:			; <UNDEFINED> instruction: 0xf85b9046
    209c:	stmdavs	r0!, {r0, r1, lr}
    20a0:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
    20a4:			; <UNDEFINED> instruction: 0xf0012800
    20a8:	bls	11a2b50 <blocksz@@Base+0x117b228>
    20ac:			; <UNDEFINED> instruction: 0xf0012a00
    20b0:	sfmls	f0, 1, [r5, #-792]	; 0xfffffce8
    20b4:	tstcs	r0, r1, lsl #6
    20b8:	ldrls	sl, [r9], #-3144	; 0xfffff3b8
    20bc:			; <UNDEFINED> instruction: 0xf00a4628
    20c0:	stmdals	r6, {r0, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    20c4:	bl	ffec00c8 <blocksz@@Base+0xffe987a0>
    20c8:	strtmi	r4, [r1], -r8, lsr #12
    20cc:			; <UNDEFINED> instruction: 0xf00a2200
    20d0:			; <UNDEFINED> instruction: 0x4605f859
    20d4:			; <UNDEFINED> instruction: 0xf0002d00
    20d8:	stmibvs	fp!, {r0, r3, r4, r7, r8, r9, pc}
    20dc:	subscc	pc, r2, #1342177284	; 0x50000004
    20e0:	subscs	pc, r4, #1342177292	; 0x5000000c
    20e4:			; <UNDEFINED> instruction: 0xf0004293
    20e8:	cfldrdne	mvd8, [ip], {71}	; 0x47
    20ec:	ldrthi	pc, [fp], #-0	; <UNPREDICTABLE>
    20f0:	subeq	pc, r3, #68, 12	; 0x4400000
    20f4:	submi	pc, fp, #196, 4	; 0x4000000c
    20f8:			; <UNDEFINED> instruction: 0xf0004293
    20fc:			; <UNDEFINED> instruction: 0xf8df842b
    2100:	movwcs	r0, #5692	; 0x163c
    2104:	ldrbtmi	r9, [r8], #-818	; 0xfffffcce
    2108:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    210c:	ldrhtmi	pc, [r4], -r5	; <UNPREDICTABLE>
    2110:	ldrhtcc	pc, [r2], -r5	; <UNPREDICTABLE>
    2114:			; <UNDEFINED> instruction: 0xf0402c02
    2118:	blcs	22ecc <_IO_stdin_used@@Base+0x11a14>
    211c:	msrhi	SPSR_f, #64	; 0x40
    2120:	ldmdavs	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
    2124:			; <UNDEFINED> instruction: 0xf0012b00
    2128:	blls	422d2c <blocksz@@Base+0x3fb404>
    212c:	andsvs	r9, ip, r2, lsr sl
    2130:	ldmdavs	fp, {r0, r4, r8, r9, fp, ip, pc}
    2134:			; <UNDEFINED> instruction: 0xf0402a00
    2138:	blcs	22ee4 <_IO_stdin_used@@Base+0x11a2c>
    213c:	strhi	pc, [r8, r0, asr #32]
    2140:	ldrbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2144:	andcs	r2, r1, r0, lsl #2
    2148:	eorls	r9, r7, r6, lsr #2
    214c:	tstls	r3, lr, lsl #12
    2150:			; <UNDEFINED> instruction: 0xf85b4682
    2154:			; <UNDEFINED> instruction: 0xf8df2002
    2158:	tstls	ip, ip, ror #11
    215c:	vqsub.s8	d25, d5, d8
    2160:			; <UNDEFINED> instruction: 0xf85b3252
    2164:	vaddl.s8	<illegal reg q9.5>, d5, d3
    2168:	stmib	sp, {r2, r4, r6, r9, sp}^
    216c:			; <UNDEFINED> instruction: 0x46a98935
    2170:	andsls	r9, r4, #1088	; 0x440
    2174:	ldrbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    2178:	vcge.s8	d25, d4, d6
    217c:	ldrbtmi	r3, [sl], #-850	; 0xfffffcae
    2180:	cmpmi	r2, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
    2184:	movwls	r9, #57904	; 0xe230
    2188:	movteq	pc, #13892	; 0x3644	; <UNPREDICTABLE>
    218c:	vbic.i32	d25, #1191182336	; 0x47000000
    2190:			; <UNDEFINED> instruction: 0xf8cd434b
    2194:	tstls	r5, #92	; 0x5c
    2198:	bls	628df8 <blocksz@@Base+0x6014d0>
    219c:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    21a0:	ldrmi	r4, [sl, #211]	; 0xd3
    21a4:	strbthi	pc, [r8], #-192	; 0xffffff40	; <UNPREDICTABLE>
    21a8:	ldmdavs	sl, {r1, r2, r8, r9, fp, ip, pc}
    21ac:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    21b0:			; <UNDEFINED> instruction: 0xf0004313
    21b4:	blls	423340 <blocksz@@Base+0x3fba18>
    21b8:	stmdals	r5, {r0, r3, r4, r8, fp, ip, pc}
    21bc:	blcs	9c230 <blocksz@@Base+0x74908>
    21c0:	andcs	fp, r4, #180, 30	; 0x2d0
    21c4:			; <UNDEFINED> instruction: 0xf0092222
    21c8:	pkhtbmi	pc, r3, sp, asr #31	; <UNPREDICTABLE>
    21cc:	svceq	0x0000f1bb
    21d0:	ldrbhi	pc, [ip], #-0	; <UNPREDICTABLE>
    21d4:	ldrdcs	pc, [ip], -fp
    21d8:			; <UNDEFINED> instruction: 0x3018f8db
    21dc:	bls	3a69f4 <blocksz@@Base+0x37f0cc>
    21e0:	mulle	ip, r3, r2
    21e4:	addsmi	r9, r3, #20, 20	; 0x14000
    21e8:	bls	576214 <blocksz@@Base+0x54e8ec>
    21ec:	mulle	r6, r3, r2
    21f0:	ldrbeq	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    21f4:	tstls	ip, #67108864	; 0x4000000
    21f8:			; <UNDEFINED> instruction: 0xf7ff4478
    21fc:			; <UNDEFINED> instruction: 0xf8d9ebbc
    2200:	bls	38e268 <blocksz@@Base+0x366940>
    2204:			; <UNDEFINED> instruction: 0xf0004293
    2208:	bls	52339c <blocksz@@Base+0x4fba74>
    220c:			; <UNDEFINED> instruction: 0xf0004293
    2210:	bls	563364 <blocksz@@Base+0x53ba3c>
    2214:			; <UNDEFINED> instruction: 0xf0004293
    2218:	movwcc	r8, #5199	; 0x144f
    221c:	strhi	pc, [r4, #-0]
    2220:	tstls	r3, #0, 6
    2224:			; <UNDEFINED> instruction: 0xf10a9b06
    2228:	andls	r0, r4, #268435456	; 0x10000000
    222c:	blcs	1c2a0 <_IO_stdin_used@@Base+0xade8>
    2230:	strhi	pc, [sp], #-64	; 0xffffffc0
    2234:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    2238:	vstrle	d2, [r2, #-4]
    223c:			; <UNDEFINED> instruction: 0xf0002a02
    2240:	blls	263644 <blocksz@@Base+0x23bd1c>
    2244:	blcs	1c2b8 <_IO_stdin_used@@Base+0xae00>
    2248:	strthi	pc, [r2], #0
    224c:	strcc	pc, [r0, #-2271]	; 0xfffff721
    2250:	bls	5a86b4 <blocksz@@Base+0x580d8c>
    2254:	ldmdavs	r2, {r2, r3, r6, r7, fp, ip, lr}
    2258:	blx	dc2ee <blocksz@@Base+0xb49c6>
    225c:	addsmi	pc, r3, #671088640	; 0x28000000
    2260:	bicshi	pc, r6, #192	; 0xc0
    2264:			; <UNDEFINED> instruction: 0xf8cd9b11
    2268:			; <UNDEFINED> instruction: 0xf8ddb018
    226c:	ldmdavs	fp, {r2, r4, r6, r7, pc}
    2270:			; <UNDEFINED> instruction: 0x9736e9dd
    2274:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2278:	blls	22e7ac <blocksz@@Base+0x206e84>
    227c:	teqlt	r3, fp, lsl r8
    2280:	stmdblt	r3!, {r0, r1, r2, r5, r8, r9, fp, ip, pc}
    2284:	strbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2288:			; <UNDEFINED> instruction: 0xf7ff4478
    228c:	blls	43d064 <blocksz@@Base+0x41573c>
    2290:	blls	99c2fc <blocksz@@Base+0x9749d4>
    2294:	svclt	0x00d82901
    2298:			; <UNDEFINED> instruction: 0x93264653
    229c:	blcs	28f14 <blocksz@@Base+0x15ec>
    22a0:	adcshi	pc, r6, #64	; 0x40
    22a4:	blls	368ad8 <blocksz@@Base+0x3411b0>
    22a8:	bls	29c2f0 <blocksz@@Base+0x2749c8>
    22ac:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    22b0:	tstmi	r3, #201326592	; 0xc000000
    22b4:	strhi	pc, [r0, #64]!	; 0x40
    22b8:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    22bc:	blls	9ee730 <blocksz@@Base+0x9c6e08>
    22c0:			; <UNDEFINED> instruction: 0xf0402b00
    22c4:	blls	11e3930 <blocksz@@Base+0x11bc008>
    22c8:			; <UNDEFINED> instruction: 0xf0402b00
    22cc:	stmdals	r8, {r0, r1, r6, r7, r9, pc}^
    22d0:	bl	ff9402d4 <blocksz@@Base+0xff9189ac>
    22d4:	bls	2ba42c <blocksz@@Base+0x292b04>
    22d8:	ldmdavs	r0, {r0, r1, r3, r8, r9, fp, ip, pc}
    22dc:	bls	19c350 <blocksz@@Base+0x174a28>
    22e0:	stmdals	ip, {r0, r1, r8, r9, lr}
    22e4:	stmdavs	r0, {r1, r4, fp, sp, lr}
    22e8:			; <UNDEFINED> instruction: 0xf8d94313
    22ec:	movwmi	r2, #12288	; 0x3000
    22f0:	tstmi	r3, #671088640	; 0x28000000
    22f4:	adchi	pc, fp, #0
    22f8:	ldmdavs	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
    22fc:	blls	32ea10 <blocksz@@Base+0x3070e8>
    2300:	stmdbls	sl, {r1, r2, r9, fp, ip, pc}
    2304:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    2308:	tstmi	r3, #589824	; 0x90000
    230c:	movwmi	r9, #47624	; 0xba08
    2310:	tstmi	r3, #1179648	; 0x120000
    2314:	mcrge	4, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    2318:	strdcs	r4, [r1, -r4]
    231c:	eorscs	r9, r3, #1073741825	; 0x40000001
    2320:	ldrteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2324:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2328:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    232c:	b	fff40330 <blocksz@@Base+0xfff18a08>
    2330:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    2334:	cmnle	r4, r0, lsl #22
    2338:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    233c:			; <UNDEFINED> instruction: 0xf43f2b00
    2340:	blls	32dc10 <blocksz@@Base+0x3062e8>
    2344:	blls	29c3b4 <blocksz@@Base+0x274a8c>
    2348:	tstmi	r3, #1769472	; 0x1b0000
    234c:	mcrge	4, 1, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    2350:			; <UNDEFINED> instruction: 0xf85b4be6
    2354:	rsbs	r4, sp, r3
    2358:	streq	pc, [r0], #-2271	; 0xfffff721
    235c:	blmi	ff8cabec <blocksz@@Base+0xff8a32c4>
    2360:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2364:	bmi	ff87ba88 <blocksz@@Base+0xff854160>
    2368:	blls	10a774 <blocksz@@Base+0xe2e4c>
    236c:			; <UNDEFINED> instruction: 0xf85b911c
    2370:	bmi	ffec2380 <blocksz@@Base+0xffe9aa58>
    2374:	eorcc	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    2378:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    237c:	bl	fe240380 <blocksz@@Base+0xfe218a58>
    2380:	svceq	0x0004f857
    2384:	b	fe6c0388 <blocksz@@Base+0xfe698a60>
    2388:	ldrhle	r4, [r9, #89]!	; 0x59
    238c:	ldmdavs	fp, {r2, r5, r8, r9, fp, ip, pc}
    2390:	ldflsd	f3, [sp], {91}	; 0x5b
    2394:	stmdavs	r3!, {r2, r5, r8, sl, fp, ip, pc}
    2398:	eoreq	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    239c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    23a0:	b	fe3403a4 <blocksz@@Base+0xfe318a7c>
    23a4:	strbmi	r6, [r3, #-2091]	; 0xfffff7d5
    23a8:	blls	778784 <blocksz@@Base+0x750e5c>
    23ac:			; <UNDEFINED> instruction: 0xf7ff6818
    23b0:	blls	11fcdd0 <blocksz@@Base+0x11d54a8>
    23b4:	andcs	fp, r0, r3, lsr #2
    23b8:	cdp2	0, 11, cr15, cr8, cr3, {0}
    23bc:	cdp2	0, 15, cr15, cr14, cr3, {0}
    23c0:	blcs	29038 <blocksz@@Base+0x1710>
    23c4:	sbcshi	pc, r8, r0, asr #32
    23c8:	andcs	r9, r0, pc, lsl #22
    23cc:	ldmdavs	fp, {r0, r1, r3, r6, r9, fp, ip, pc}
    23d0:			; <UNDEFINED> instruction: 0xf041429a
    23d4:	umaallt	r8, sp, r7, r3
    23d8:	svchi	0x00f0e8bd
    23dc:	ldmdavs	r2, {r1, r2, r9, fp, ip, pc}
    23e0:	movwmi	r4, #45843	; 0xb313
    23e4:	blmi	ff07660c <blocksz@@Base+0xff04ece4>
    23e8:	ldmmi	lr, {r0, r1, r2, r3, r5, r9, sp}^
    23ec:			; <UNDEFINED> instruction: 0xf85b2101
    23f0:	ldrbtmi	r4, [r8], #-3
    23f4:			; <UNDEFINED> instruction: 0xf7ff6823
    23f8:	blls	27ce60 <blocksz@@Base+0x255538>
    23fc:	blcs	1c470 <_IO_stdin_used@@Base+0xafb8>
    2400:	tsthi	r9, r0	; <UNPREDICTABLE>
    2404:	movwls	r2, #21249	; 0x5301
    2408:	blmi	fee3bb08 <blocksz@@Base+0xfee141e0>
    240c:	tstls	r5, r1, lsl #2
    2410:	ldmmi	r5, {r0, r1, r2, r3, r5, r9, sp}^
    2414:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2418:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    241c:	b	fe140420 <blocksz@@Base+0xfe118af8>
    2420:	blls	2bc1d0 <blocksz@@Base+0x2948a8>
    2424:	ldmdavs	sl, {r3, r8, sl, fp, ip, pc}
    2428:	tstmi	r3, #2818048	; 0x2b0000
    242c:	cfldrsge	mvf15, [fp, #252]!	; 0xfc
    2430:	eorcs	r4, fp, #178176	; 0x2b800
    2434:	smlabtcs	r1, sp, r8, r4
    2438:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    243c:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    2440:	b	1cc0444 <blocksz@@Base+0x1c98b1c>
    2444:	cmnlt	r3, fp, lsr #16
    2448:	ldmdavs	sl, {r1, r3, r8, r9, fp, ip, pc}
    244c:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
    2450:	andle	r4, r6, r3, lsl r3
    2454:	eorcs	r4, fp, #12976128	; 0xc60000
    2458:	tstcs	r1, r3, lsr #16
    245c:			; <UNDEFINED> instruction: 0xf7ff4478
    2460:	movwcs	lr, #6756	; 0x1a64
    2464:	stmiami	r3, {r0, r2, r8, r9, ip, pc}^
    2468:	stmdavs	r3!, {r1, r3, r4, r5, r9, sp}
    246c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2470:	b	16c0474 <blocksz@@Base+0x1698b4c>
    2474:	stmdavs	r3!, {r6, r7, fp, lr}
    2478:	tstcs	r1, lr, lsl r2
    247c:			; <UNDEFINED> instruction: 0xf7ff4478
    2480:	ldmmi	lr!, {r2, r4, r6, r9, fp, sp, lr, pc}
    2484:	eorcs	r6, sp, #2293760	; 0x230000
    2488:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    248c:	b	1340490 <blocksz@@Base+0x1318b68>
    2490:	stmdavs	r3!, {r0, r1, r3, r4, r5, r7, fp, lr}
    2494:	tstcs	r1, r6, asr #4
    2498:			; <UNDEFINED> instruction: 0xf7ff4478
    249c:	ldmmi	r9!, {r1, r2, r6, r9, fp, sp, lr, pc}
    24a0:	subcs	r6, r3, #2293760	; 0x230000
    24a4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    24a8:	b	fc04ac <blocksz@@Base+0xf98b84>
    24ac:	stmdavs	r3!, {r1, r2, r4, r5, r7, fp, lr}
    24b0:	tstcs	r1, r4, lsr #4
    24b4:			; <UNDEFINED> instruction: 0xf7ff4478
    24b8:	ldmmi	r4!, {r3, r4, r5, r9, fp, sp, lr, pc}
    24bc:	eorscs	r6, sl, #2293760	; 0x230000
    24c0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    24c4:	b	c404c8 <blocksz@@Base+0xc18ba0>
    24c8:	stmdavs	r3!, {r0, r4, r5, r7, fp, lr}
    24cc:	tstcs	r1, r6, lsr #4
    24d0:			; <UNDEFINED> instruction: 0xf7ff4478
    24d4:	stmiami	pc!, {r1, r3, r5, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    24d8:	eorcs	r6, r3, #2293760	; 0x230000
    24dc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    24e0:	b	8c04e4 <blocksz@@Base+0x898bbc>
    24e4:	stmdavs	r3!, {r2, r3, r5, r7, fp, lr}
    24e8:	tstcs	r1, r4, lsr #4
    24ec:			; <UNDEFINED> instruction: 0xf7ff4478
    24f0:	stmiami	sl!, {r2, r3, r4, r9, fp, sp, lr, pc}
    24f4:	eorcs	r6, r0, #2293760	; 0x230000
    24f8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    24fc:	b	540500 <blocksz@@Base+0x518bd8>
    2500:	stmdavs	r3!, {r0, r1, r2, r5, r7, fp, lr}
    2504:	tstcs	r1, r7, lsr #4
    2508:			; <UNDEFINED> instruction: 0xf7ff4478
    250c:	stmiami	r5!, {r1, r2, r3, r9, fp, sp, lr, pc}
    2510:	eorscs	r6, sp, #2293760	; 0x230000
    2514:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2518:	b	1c051c <blocksz@@Base+0x198bf4>
    251c:	stmdavs	r3!, {r1, r5, r7, fp, lr}
    2520:	tstcs	r1, ip, lsr #4
    2524:			; <UNDEFINED> instruction: 0xf7ff4478
    2528:	stmiami	r0!, {r9, fp, sp, lr, pc}
    252c:	eorcs	r6, lr, #2293760	; 0x230000
    2530:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2534:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2538:	stmdavs	r3!, {r0, r2, r3, r4, r7, fp, lr}
    253c:	tstcs	r1, fp, lsl r2
    2540:			; <UNDEFINED> instruction: 0xf7ff4478
    2544:	ldmmi	fp, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    2548:	eorscs	r6, r0, #2293760	; 0x230000
    254c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2550:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2554:	stmdavs	r3!, {r3, r4, r7, fp, lr}
    2558:	tstcs	r1, lr, lsr #4
    255c:			; <UNDEFINED> instruction: 0xf7ff4478
    2560:	ldmmi	r6, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
    2564:	andscs	r6, pc, #2293760	; 0x230000
    2568:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    256c:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2570:	blcs	2918c <blocksz@@Base+0x1864>
    2574:	cfstrsge	mvf15, [r1, #-252]!	; 0xffffff04
    2578:			; <UNDEFINED> instruction: 0xf7ff2001
    257c:	blmi	fe43ce1c <blocksz@@Base+0xfe4154f4>
    2580:	bmi	fe40a58c <blocksz@@Base+0xfe3e2c64>
    2584:	ldrbtmi	r4, [fp], #-2448	; 0xfffff670
    2588:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    258c:	b	1ec0590 <blocksz@@Base+0x1e98c68>
    2590:	ldrbtmi	r4, [r8], #-2190	; 0xfffff772
    2594:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2598:	blmi	fe394bd4 <blocksz@@Base+0xfe36d2ac>
    259c:	bmi	fe38a5a8 <blocksz@@Base+0xfe362c80>
    25a0:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    25a4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    25a8:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    25ac:	ldmdavs	fp, {r0, r3, fp, sp, lr}
    25b0:	tstls	r0, r2, lsl r8
    25b4:	ldrbtmi	r4, [r9], #-2441	; 0xfffff677
    25b8:	b	19405bc <blocksz@@Base+0x1918c94>
    25bc:	stmmi	r8, {r0, r2, r3, r4, r5, r6, r7, sl, sp, lr, pc}
    25c0:	blmi	128ae04 <blocksz@@Base+0x12634dc>
    25c4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    25c8:	stmmi	r6, {r0, r2, r4, r7, sl, sp, lr, pc}
    25cc:	blmi	11cae10 <blocksz@@Base+0x11a34e8>
    25d0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    25d4:	cfldrdne	mvd14, [r8], {143}	; 0x8f
    25d8:	strbmi	r2, [r1], -r0, lsl #4
    25dc:			; <UNDEFINED> instruction: 0xf7ff9047
    25e0:	blls	11fcee0 <blocksz@@Base+0x11d55b8>
    25e4:	andsvs	r9, r0, r6, lsl sl
    25e8:	blcs	2065c <_IO_stdin_used@@Base+0xf1a4>
    25ec:	cfldrsge	mvf15, [r1], #-508	; 0xfffffe04
    25f0:	addsmi	r6, r8, #3342336	; 0x330000
    25f4:	cfstrsge	mvf15, [sp], #-1020	; 0xfffffc04
    25f8:	movwcs	r9, #6662	; 0x1a06
    25fc:			; <UNDEFINED> instruction: 0xf7ff6013
    2600:	mrrcne	11, 2, fp, r8, cr10
    2604:	strbmi	r2, [r1], -r0, lsl #4
    2608:			; <UNDEFINED> instruction: 0xf7ff9047
    260c:	blls	11fceb4 <blocksz@@Base+0x11d558c>
    2610:	stmib	r2, {r1, r2, r4, r9, fp, ip, pc}^
    2614:	ldmdavc	fp, {r8}
    2618:			; <UNDEFINED> instruction: 0xf47f2b00
    261c:	ldmib	r6, {r0, r2, r5, r6, sl, fp, sp, pc}^
    2620:	addsmi	r2, r9, #0, 6
    2624:	addsmi	fp, r0, #8, 30
    2628:	cfldrdge	mvd15, [lr], {255}	; 0xff
    262c:	movwcs	r9, #6677	; 0x1a15
    2630:			; <UNDEFINED> instruction: 0xf7ff6013
    2634:	movwcs	fp, #6928	; 0x1b10
    2638:	ldrb	r9, [sp], -r5, lsl #6
    263c:	stmdbcs	r0, {r0, r1, r2, r4, sl, fp, ip, pc}
    2640:	blge	fef3f844 <blocksz@@Base+0xfef17f1c>
    2644:			; <UNDEFINED> instruction: 0xf1069a10
    2648:			; <UNDEFINED> instruction: 0xf8420c01
    264c:			; <UNDEFINED> instruction: 0xf8420026
    2650:			; <UNDEFINED> instruction: 0xf7ff102c
    2654:	blmi	97125c <blocksz@@Base+0x949934>
    2658:	tstls	r5, r1, lsl #2
    265c:	stmdami	r2!, {r0, r1, r3, r4, r9, sp}^
    2660:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2664:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    2668:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    266c:	stmdbls	sl, {r7, sl, sp, lr, pc}
    2670:	stmdavs	r8, {r0, r1, r3, r8, r9, fp, ip, pc}
    2674:	ldmdavs	fp, {r3, r8, fp, ip, pc}
    2678:	movwmi	r6, #14345	; 0x3809
    267c:			; <UNDEFINED> instruction: 0xf43f430b
    2680:	ldmdami	sl, {r0, r1, r4, r5, r6, r7, sl, fp, sp, pc}^
    2684:	tstls	ip, #67108864	; 0x4000000
    2688:			; <UNDEFINED> instruction: 0xf7ff4478
    268c:			; <UNDEFINED> instruction: 0xe677e974
    2690:	andeq	r5, r2, sl, ror #4
    2694:	andeq	r0, r0, r0, asr r1
    2698:	andeq	r0, r0, r8, lsl r1
    269c:	strdeq	r0, [r0], -r4
    26a0:	andeq	r0, r0, r8, ror r1
    26a4:	andeq	r0, r0, r0, ror r1
    26a8:	andeq	r0, r0, ip, ror #2
    26ac:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    26b0:	andeq	r0, r0, r4, ror #2
    26b4:	andeq	r0, r0, r0, ror #2
    26b8:	andeq	r0, r0, r0, ror #3
    26bc:	andeq	r0, r0, r8, asr r1
    26c0:	andeq	r0, r0, r4, ror #3
    26c4:	andeq	r0, r0, r4, asr #2
    26c8:	andeq	r3, r1, lr, lsl #2
    26cc:	andeq	r0, r0, ip, asr r1
    26d0:	strdeq	r4, [r2], -r2
    26d4:	strdeq	r0, [r0], -ip
    26d8:	andeq	r3, r1, r8, lsl #2
    26dc:	andeq	r0, r0, ip, ror r1
    26e0:	andeq	r0, r0, r8, ror #2
    26e4:	andeq	r0, r0, r0, lsl r2
    26e8:	andeq	r2, r1, r0, lsl pc
    26ec:	muleq	r0, ip, r1
    26f0:	andeq	r0, r0, r0, lsr #2
    26f4:			; <UNDEFINED> instruction: 0x000001bc
    26f8:	andeq	r0, r0, r8, lsr #3
    26fc:	andeq	r2, r1, r2, asr lr
    2700:	ldrdeq	r0, [r0], -r4
    2704:	andeq	r0, r0, r8, lsl r2
    2708:	muleq	r1, r8, sp
    270c:	andeq	r0, r0, r0, lsl #3
    2710:	andeq	r0, r0, r4, lsl #3
    2714:	andeq	r0, r0, r0, asr #3
    2718:	andeq	r0, r0, r8, ror #3
    271c:	andeq	r0, r0, ip, lsr #3
    2720:	andeq	r0, r0, r8, lsl #3
    2724:	andeq	r0, r0, r4, lsl r2
    2728:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    272c:	andeq	r0, r0, r4, ror r1
    2730:	andeq	r0, r0, r8, asr #2
    2734:			; <UNDEFINED> instruction: 0x000001b0
    2738:	muleq	r0, r0, r1
    273c:	andeq	r3, r1, r6, ror #3
    2740:	andeq	r0, r0, r4, lsl r1
    2744:	andeq	r0, r0, r8, lsl #4
    2748:	andeq	r3, r1, r2, lsr #10
    274c:			; <UNDEFINED> instruction: 0x000131b0
    2750:	andeq	r0, r0, ip, lsl r2
    2754:			; <UNDEFINED> instruction: 0x000134b4
    2758:	andeq	r2, r1, r0, ror sl
    275c:	andeq	r2, r1, r6, lsl #18
    2760:	andeq	r3, r1, r4, lsl #12
    2764:	andeq	r2, r1, r6, asr #18
    2768:	andeq	r2, r1, r0, asr r9
    276c:	muleq	r1, r0, r9
    2770:	muleq	r1, ip, r9
    2774:			; <UNDEFINED> instruction: 0x000129b6
    2778:	andeq	r2, r1, r4, ror #19
    277c:	strdeq	r2, [r1], -r6
    2780:	andeq	r2, r1, r8, lsl sl
    2784:	andeq	r2, r1, r2, asr sl
    2788:	andeq	r2, r1, r8, lsl #21
    278c:	andeq	r2, r1, r2, lsr #21
    2790:	ldrdeq	r2, [r1], -r0
    2794:	andeq	r2, r1, sl, ror #21
    2798:	andeq	r2, r1, r0, lsl #22
    279c:	andeq	r2, r1, sl, lsl fp
    27a0:	andeq	r2, r1, r0, lsr fp
    27a4:	andeq	r2, r1, sl, asr #22
    27a8:	andeq	r2, r1, ip, ror fp
    27ac:	muleq	r1, lr, fp
    27b0:	andeq	r2, r1, r0, asr #23
    27b4:	andeq	r2, r1, lr, asr #23
    27b8:	strdeq	r2, [r1], -r4
    27bc:	andeq	r2, r1, r6, lsl ip
    27c0:	andeq	r2, r1, sl, lsl ip
    27c4:	andeq	r2, r1, r8, lsr #24
    27c8:	andeq	r2, r1, r2, lsr ip
    27cc:	andeq	r2, r1, lr, ror ip
    27d0:	andeq	r0, r0, ip, lsl #2
    27d4:	andeq	r0, r0, ip, ror #3
    27d8:	andeq	r0, r0, r8, lsr #2
    27dc:	andeq	r2, r1, r6, lsl #25
    27e0:	ldrdeq	r2, [r1], -sl
    27e4:	strdeq	r2, [r1], -r6
    27e8:			; <UNDEFINED> instruction: 0x000126b8
    27ec:	andeq	r2, r1, r0, asr #23
    27f0:	tstle	r2, r1, lsl #24
    27f4:			; <UNDEFINED> instruction: 0xf43f2b01
    27f8:			; <UNDEFINED> instruction: 0xf8dfac98
    27fc:	strtmi	r1, [r2], -r4, ror #23
    2800:	ldrbtmi	r2, [r9], #-1
    2804:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2808:	andsvs	r9, ip, r0, lsl fp
    280c:	tstls	ip, #67108864	; 0x4000000
    2810:	blcs	29534 <blocksz@@Base+0x1c0c>
    2814:	cfldrdge	mvd15, [fp, #-252]	; 0xffffff04
    2818:	ldmdavs	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
    281c:	blls	4aef70 <blocksz@@Base+0x487648>
    2820:	blls	71c898 <blocksz@@Base+0x6f4f70>
    2824:	andsle	r4, lr, ip, lsl r3
    2828:	blcc	fee40bac <blocksz@@Base+0xfee19284>
    282c:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2830:			; <UNDEFINED> instruction: 0xf7ff6820
    2834:			; <UNDEFINED> instruction: 0xf8dfe8b2
    2838:			; <UNDEFINED> instruction: 0xf85b3bb0
    283c:	ldmdavs	r8, {r0, r1, ip, sp}
    2840:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2844:	stmdals	r7, {r0, r8, sp}^
    2848:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    284c:	movwcs	lr, #5528	; 0x1598
    2850:	strb	r6, [sp, #-35]!	; 0xffffffdd
    2854:	ldmdavs	sl, {r3, r8, r9, fp, ip, pc}
    2858:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}
    285c:	bicsle	r4, lr, r3, lsl r3
    2860:	strcs	lr, [r0], -r2, ror #15
    2864:			; <UNDEFINED> instruction: 0xf8dfe6eb
    2868:	smlabbcs	r1, r4, fp, r3
    286c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2870:	ldmdavs	fp, {r3, r8, r9, ip, pc}
    2874:	movwls	r4, #17944	; 0x4618
    2878:	svc	0x00e8f7fe
    287c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    2880:	strbhi	pc, [pc, -r0]!	; <UNPREDICTABLE>
    2884:	blcs	1a40c08 <blocksz@@Base+0x1a192e0>
    2888:	ldclcc	0, cr15, [pc], #316	; 29cc <ntfs_mst_pre_write_fixup@plt+0xe7c>
    288c:	blcc	1940c10 <blocksz@@Base+0x19192e8>
    2890:			; <UNDEFINED> instruction: 0xf8df4686
    2894:			; <UNDEFINED> instruction: 0xf85b0b64
    2898:			; <UNDEFINED> instruction: 0xf8df6002
    289c:	strls	r5, [r6], -r0, ror #22
    28a0:	ldmibhi	r2!, {r0, r4, r5, r9, sl, lr}^
    28a4:	andgt	pc, ip, r6, lsl #17
    28a8:	andgt	pc, sp, r6, lsl #17
    28ac:	andeq	pc, r2, #66	; 0x42
    28b0:			; <UNDEFINED> instruction: 0x460a81f2
    28b4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    28b8:			; <UNDEFINED> instruction: 0xf85b3230
    28bc:	strmi	r6, [ip], r0
    28c0:	ldmib	r3, {r0, r2, r9, ip, pc}^
    28c4:	eorsvs	r2, r2, r0, lsl #6
    28c8:			; <UNDEFINED> instruction: 0xf85b6073
    28cc:	stmdavs	r8!, {r0, r2, ip, lr}
    28d0:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
    28d4:	strbvc	r6, [ip, -fp, ror #17]!
    28d8:			; <UNDEFINED> instruction: 0xf04f76ec
    28dc:	stmia	lr!, {r0, sl}
    28e0:	strtvc	r0, [ip], pc
    28e4:	stmdbvs	r8!, {r2, r3, r5, r8, r9, sl, ip, sp, lr}
    28e8:	stmibvs	sl!, {r0, r1, r3, r5, r6, r7, r8, fp, sp, lr}
    28ec:	stmia	lr!, {r0, r3, r5, r6, r8, fp, sp, lr}
    28f0:	blhi	a02934 <blocksz@@Base+0x9db00c>
    28f4:			; <UNDEFINED> instruction: 0x46034450
    28f8:	ldrdcs	pc, [ip], -ip
    28fc:	ldfeqd	f7, [r0], {12}
    2900:	ldcpl	8, cr15, [r0], {92}	; 0x5c
    2904:			; <UNDEFINED> instruction: 0xf85c3310
    2908:			; <UNDEFINED> instruction: 0xf85c4c0c
    290c:			; <UNDEFINED> instruction: 0xf8431c08
    2910:			; <UNDEFINED> instruction: 0xf8435c10
    2914:			; <UNDEFINED> instruction: 0xf8434c0c
    2918:			; <UNDEFINED> instruction: 0xf8431c08
    291c:	bls	14d934 <blocksz@@Base+0x12600c>
    2920:			; <UNDEFINED> instruction: 0xd1e94594
    2924:	ldrtmi	r9, [r1], -r6, lsl #22
    2928:	bhi	ff6cb3b0 <blocksz@@Base+0xff6a3a88>
    292c:			; <UNDEFINED> instruction: 0xf7fe4418
    2930:	stmdbls	r4, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2934:			; <UNDEFINED> instruction: 0xf7ff4650
    2938:	stmdacs	r0, {r2, r3, r8, fp, sp, lr, pc}
    293c:	andshi	pc, r4, r1
    2940:	bcc	fe840cc4 <blocksz@@Base+0xfe81939c>
    2944:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2948:	movwcs	r4, #1616	; 0x650
    294c:			; <UNDEFINED> instruction: 0xf7fe931c
    2950:			; <UNDEFINED> instruction: 0xe76defb6
    2954:	beq	fea40cd8 <blocksz@@Base+0xfea193b0>
    2958:	teqls	r2, #67108864	; 0x4000000
    295c:			; <UNDEFINED> instruction: 0xf7ff4478
    2960:			; <UNDEFINED> instruction: 0xf7ffe80a
    2964:			; <UNDEFINED> instruction: 0xf8dfbbd3
    2968:	movwcs	r0, #6812	; 0x1a9c
    296c:	ldrbtmi	r9, [r8], #-818	; 0xfffffcce
    2970:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2974:	bllt	ff2c0978 <blocksz@@Base+0xff299050>
    2978:	stmdbcs	r0, {r0, r1, r2, r6, r8, fp, ip, pc}
    297c:	eorhi	pc, r4, r1
    2980:	teqls	r2, #0, 6
    2984:	bllt	ff0c0988 <blocksz@@Base+0xff099060>
    2988:	ldrge	lr, [r8, #-2525]!	; 0xfffff623
    298c:	blvs	cfd108 <blocksz@@Base+0xcd57e0>
    2990:	blcs	1ca44 <_IO_stdin_used@@Base+0xb58c>
    2994:	strhi	pc, [r9], #-64	; 0xffffffc0
    2998:	blls	629264 <blocksz@@Base+0x60193c>
    299c:	ldmdbhi	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    29a0:	ldmdavs	fp, {r2, r4, fp, sp, lr}
    29a4:	ldmdavs	r2, {r0, r6, r9, sl, lr}^
    29a8:	cdpne	0, 13, cr4, cr15, cr12, {0}
    29ac:	beq	1640d30 <blocksz@@Base+0x1619408>
    29b0:	rscsmi	r4, ip, r9, asr #12
    29b4:			; <UNDEFINED> instruction: 0xf1c7400a
    29b8:	svcls	0x00170120
    29bc:	blx	91650 <blocksz@@Base+0x69d28>
    29c0:	movwmi	pc, #49409	; 0xc101	; <UNPREDICTABLE>
    29c4:	vpmax.u8	d15, d3, d18
    29c8:	tstmi	ip, #4128768	; 0x3f0000
    29cc:	stmdacs	r1, {r3, r5, fp, sp, lr}
    29d0:	andhi	pc, r0, r7, asr #17
    29d4:	andls	pc, r4, r7, asr #17
    29d8:			; <UNDEFINED> instruction: 0xf8dfdd08
    29dc:	andcs	r1, r1, r0, lsr sl
    29e0:	ldmib	sp, {sl, ip, pc}^
    29e4:	ldrbtmi	r2, [r9], #-794	; 0xfffffce6
    29e8:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29ec:	ldmdblt	r4, {r1, r2, r5, sl, ip, pc}
    29f0:	tstls	r3, #67108864	; 0x4000000
    29f4:	blls	1a766c <blocksz@@Base+0x17fd44>
    29f8:	blcs	1ca6c <_IO_stdin_used@@Base+0xb5b4>
    29fc:	cfstrsge	mvf15, [r1], #-252	; 0xffffff04
    2a00:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    2a04:			; <UNDEFINED> instruction: 0xf04f2b01
    2a08:	vcgt.u8	d0, d0, d2
    2a0c:	movwls	r8, #16599	; 0x40d7
    2a10:	blcs	29664 <blocksz@@Base+0x1d3c>
    2a14:	cfstrsge	mvf15, [r6], #-508	; 0xfffffe04
    2a18:	movweq	pc, #8618	; 0x21aa	; <UNPREDICTABLE>
    2a1c:	vqdmulh.s<illegal width 8>	d18, d0, d1
    2a20:	stmdavs	fp!, {r0, r5, r6, r7, pc}
    2a24:	ldrbmi	fp, [r1], -r3, ror #2
    2a28:			; <UNDEFINED> instruction: 0xf0099847
    2a2c:	ldrbmi	pc, [r2], -sp, lsl #22	; <UNPREDICTABLE>
    2a30:	smlabteq	r0, sp, r9, lr
    2a34:			; <UNDEFINED> instruction: 0xf8df2001
    2a38:	ldrbtmi	r1, [r9], #-2520	; 0xfffff628
    2a3c:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a40:	subge	pc, ip, sp, asr #17
    2a44:			; <UNDEFINED> instruction: 0xf8dd46d9
    2a48:			; <UNDEFINED> instruction: 0xf7ffa010
    2a4c:	blls	4318e8 <blocksz@@Base+0x409fc0>
    2a50:	ldmdavs	fp, {r2, r9, fp, ip, pc}
    2a54:	svclt	0x00b42b02
    2a58:	movwcs	r2, #8964	; 0x2304
    2a5c:			; <UNDEFINED> instruction: 0xf000429a
    2a60:	ldrmi	r8, [sl, #173]	; 0xad
    2a64:			; <UNDEFINED> instruction: 0xf8dfd3d4
    2a68:	bls	5d1120 <blocksz@@Base+0x5a97f8>
    2a6c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a70:			; <UNDEFINED> instruction: 0xf63f459a
    2a74:			; <UNDEFINED> instruction: 0xe7cbabf7
    2a78:	ldmdbls	r9, {r1, r4, r6, r9, sl, lr}
    2a7c:			; <UNDEFINED> instruction: 0xf0099805
    2a80:	strmi	pc, [r3], r1, lsl #23
    2a84:	svceq	0x0000f1bb
    2a88:	blge	fe93fc8c <blocksz@@Base+0xfe918364>
    2a8c:			; <UNDEFINED> instruction: 0x46539c17
    2a90:	stmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2a94:	bls	c0aea0 <blocksz@@Base+0xbe3578>
    2a98:	stmdavs	r0, {r5, fp, ip, lr}
    2a9c:	svc	0x00f8f7fe
    2aa0:	blcs	297c4 <blocksz@@Base+0x1e9c>
    2aa4:	sbchi	pc, r7, r0
    2aa8:	blcs	696fc <blocksz@@Base+0x41dd4>
    2aac:	sbchi	pc, r3, r0, lsl #4
    2ab0:	sublt	pc, ip, sp, asr #17
    2ab4:	bllt	fedc0ab8 <blocksz@@Base+0xfed99190>
    2ab8:			; <UNDEFINED> instruction: 0xf1092300
    2abc:	ldmdbls	r3, {r3, r4, r9}
    2ac0:			; <UNDEFINED> instruction: 0xf0099805
    2ac4:	movwcs	pc, #3811	; 0xee3	; <UNPREDICTABLE>
    2ac8:	eorls	r9, r7, r3, lsl r3
    2acc:	bllt	feac0ad0 <blocksz@@Base+0xfea991a8>
    2ad0:			; <UNDEFINED> instruction: 0xf1099b13
    2ad4:	andsls	r0, sl, #24, 4	; 0x80000001
    2ad8:	stmdavs	fp!, {r0, r1, r8, r9, fp, sp}
    2adc:			; <UNDEFINED> instruction: 0xf8b9bf94
    2ae0:	ldrtmi	r8, [r0], ip
    2ae4:	rsbsle	r2, r3, r0, lsl #22
    2ae8:			; <UNDEFINED> instruction: 0xf8df2b01
    2aec:	vmls.i8	d3, d0, d0
    2af0:	bls	5e30e8 <blocksz@@Base+0x5bb7c0>
    2af4:	mrcls	8, 0, r5, cr3, cr4, {6}
    2af8:	ldrtmi	r9, [r1], -r7, asr #16
    2afc:	blx	fe93eb28 <blocksz@@Base+0xfe917200>
    2b00:	andhi	pc, r8, sp, asr #17
    2b04:			; <UNDEFINED> instruction: 0x46324633
    2b08:	smlabteq	r0, sp, r9, lr
    2b0c:			; <UNDEFINED> instruction: 0xf8df2001
    2b10:	ldrbtmi	r1, [r9], #-2316	; 0xfffff6f4
    2b14:	svc	0x00b6f7fe
    2b18:			; <UNDEFINED> instruction: 0x2018f8d9
    2b1c:	addsmi	r9, sl, #14336	; 0x3800
    2b20:	bichi	pc, r2, r0
    2b24:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2b28:	blls	4cab34 <blocksz@@Base+0x4a320c>
    2b2c:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    2b30:	tstls	sl, #50331648	; 0x3000000
    2b34:	svc	0x00a6f7fe
    2b38:	adcsmi	r6, r2, #2228224	; 0x220000
    2b3c:			; <UNDEFINED> instruction: 0xf8dfd814
    2b40:	svcls	0x000488e4
    2b44:	stmdavs	fp!, {r3, r4, r5, r6, r7, sl, lr}
    2b48:	vstrle	d2, [r5, #-4]
    2b4c:			; <UNDEFINED> instruction: 0x46524633
    2b50:	andcs	r4, r1, r1, asr #12
    2b54:	svc	0x0096f7fe
    2b58:			; <UNDEFINED> instruction: 0xf10a6822
    2b5c:	bne	feec5368 <blocksz@@Base+0xfee9da40>
    2b60:	addslt	r4, lr, #855638016	; 0x33000000
    2b64:	stmible	lr!, {r1, r4, r5, r7, r9, lr}^
    2b68:	bcs	bc99b8 <blocksz@@Base+0xba2090>
    2b6c:			; <UNDEFINED> instruction: 0xf10ad802
    2b70:	strcs	r0, [r0], -r1, lsl #20
    2b74:	ldrbmi	r9, [r3, #-2842]	; 0xfffff4e6
    2b78:	blge	14bfc7c <blocksz@@Base+0x1498354>
    2b7c:	ldmdbls	r9, {r1, r4, r6, r9, sl, lr}
    2b80:	movwcs	r9, #2053	; 0x805
    2b84:			; <UNDEFINED> instruction: 0xf0099313
    2b88:			; <UNDEFINED> instruction: 0x4683fafd
    2b8c:	bllt	12c0b90 <blocksz@@Base+0x1299268>
    2b90:	bls	2e97cc <blocksz@@Base+0x2c1ea4>
    2b94:	ldmdavs	fp, {r1, r3, r8, fp, ip, pc}
    2b98:	stmdavs	r9, {r1, r4, fp, sp, lr}
    2b9c:	bls	2137f0 <blocksz@@Base+0x1ebec8>
    2ba0:	ldmdavs	r2, {r0, r1, r3, r8, r9, lr}
    2ba4:	tstle	r4, r3, lsl r3
    2ba8:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    2bac:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    2bb0:			; <UNDEFINED> instruction: 0xf1ba85ad
    2bb4:			; <UNDEFINED> instruction: 0xf63f0f01
    2bb8:			; <UNDEFINED> instruction: 0xe729ab55
    2bbc:	stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2bc0:	stmpl	sl, {r0, r1, r2, r4, r8, fp, ip, pc}
    2bc4:	addsmi	r6, sl, #1179648	; 0x120000
    2bc8:	sasxmi	fp, sl, r8
    2bcc:	strb	r9, [r8, -r4, lsl #4]
    2bd0:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
    2bd4:			; <UNDEFINED> instruction: 0xf0402b00
    2bd8:			; <UNDEFINED> instruction: 0xf8df81ee
    2bdc:	bls	5d0c24 <blocksz@@Base+0x5a92fc>
    2be0:			; <UNDEFINED> instruction: 0xe79958d4
    2be4:			; <UNDEFINED> instruction: 0xf8df9917
    2be8:			; <UNDEFINED> instruction: 0xf8db3844
    2bec:			; <UNDEFINED> instruction: 0xf8db2038
    2bf0:	stmiapl	fp, {r2, r3, r4, r5, lr}^
    2bf4:	ldrdne	lr, [r0], -r3
    2bf8:			; <UNDEFINED> instruction: 0x912c1a51
    2bfc:	tsteq	r0, r4, ror #22
    2c00:	ldmib	sp, {r0, r2, r3, r5, r8, ip, pc}^
    2c04:	stmdacs	r1, {r2, r3, r5, r8}
    2c08:	tsteq	r0, r1, ror r1	; <UNPREDICTABLE>
    2c0c:	svcge	0x0009f6ff
    2c10:	stmib	r3, {r0, r3, r5, fp, sp, lr}^
    2c14:	stmdbcs	r0, {sl, sp}
    2c18:	svcge	0x0012f43f
    2c1c:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2c20:			; <UNDEFINED> instruction: 0xf7fe4478
    2c24:	ldrbt	lr, [ip], r8, lsr #29
    2c28:	blcs	1ccdc <_IO_stdin_used@@Base+0xb824>
    2c2c:	andhi	pc, r7, #64	; 0x40
    2c30:			; <UNDEFINED> instruction: 0xf7ff9313
    2c34:	movwcs	fp, #6903	; 0x1af7
    2c38:	tstls	ip, #1275068416	; 0x4c000000
    2c3c:	blt	ffcc0c40 <blocksz@@Base+0xffc99318>
    2c40:			; <UNDEFINED> instruction: 0xf8df2200
    2c44:	strdcs	r3, [r0, -r0]
    2c48:	andsne	lr, sl, #3358720	; 0x334000
    2c4c:	strcs	r9, [r2], #-2583	; 0xfffff5e9
    2c50:			; <UNDEFINED> instruction: 0x9014f8dd
    2c54:	stmib	sp, {r0, r1, r4, r6, r7, fp, ip, lr}^
    2c58:			; <UNDEFINED> instruction: 0xf8cd6b33
    2c5c:	teqls	r1, #224	; 0xe0
    2c60:	ldrdge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2c64:			; <UNDEFINED> instruction: 0xf8dd9539
    2c68:	rsb	fp, r6, r8, lsr r0
    2c6c:	ldmdaeq	r0, {r2, r8, ip, sp, lr, pc}
    2c70:			; <UNDEFINED> instruction: 0x46484651
    2c74:			; <UNDEFINED> instruction: 0xf0094642
    2c78:	stmdacs	r0, {r0, r2, r7, r9, fp, ip, sp, lr, pc}
    2c7c:	stmibvs	r3, {r0, r3, r4, r6, ip, lr, pc}
    2c80:	cmple	r6, fp, asr r5
    2c84:	movwcs	r2, #512	; 0x200
    2c88:	strne	lr, [r8, #-2512]	; 0xfffff630
    2c8c:	strmi	r9, [lr], -r6, lsr #2
    2c90:			; <UNDEFINED> instruction: 0x011ae9dd
    2c94:	movwmi	r4, #5679	; 0x162f
    2c98:	ldmdbls	sl, {r2, r3, ip, lr, pc}
    2c9c:			; <UNDEFINED> instruction: 0x912a1a71
    2ca0:	bl	1969114 <blocksz@@Base+0x19417ec>
    2ca4:			; <UNDEFINED> instruction: 0x912b0101
    2ca8:	ldrdeq	lr, [sl, -sp]!
    2cac:			; <UNDEFINED> instruction: 0xf1712801
    2cb0:	blle	430b8 <blocksz@@Base+0x1b790>
    2cb4:	ldrvs	lr, [sl, -sp, asr #19]
    2cb8:	tsteq	r2, r6, asr #20
    2cbc:	b	11e714c <blocksz@@Base+0x11bf824>
    2cc0:			; <UNDEFINED> instruction: 0x91230103
    2cc4:	ldrdeq	lr, [r2, -sp]!
    2cc8:	eorsle	r4, r2, r1, lsl #6
    2ccc:	tsteq	r7, r6, asr sl
    2cd0:	ldrhi	pc, [r9, #-0]!
    2cd4:			; <UNDEFINED> instruction: 0x911e1b91
    2cd8:	tsteq	r7, r3, ror #22
    2cdc:	ldmib	sp, {r0, r1, r2, r3, r4, r8, ip, pc}^
    2ce0:	stmdacs	r1, {r1, r2, r3, r4, r8}
    2ce4:	tsteq	r0, r1, ror r1	; <UNPREDICTABLE>
    2ce8:	b	14b9a4c <blocksz@@Base+0x1492124>
    2cec:			; <UNDEFINED> instruction: 0xf0400103
    2cf0:	blls	624888 <blocksz@@Base+0x5fcf60>
    2cf4:	bls	c54640 <blocksz@@Base+0xc2cd18>
    2cf8:	ldmdavs	r3, {r0, r2, r3, r4, fp, sp, lr}
    2cfc:	mcrne	8, 7, r6, cr8, cr2, {2}
    2d00:			; <UNDEFINED> instruction: 0xf1c04033
    2d04:	eorsmi	r0, sl, r0, lsr #24
    2d08:	sbcmi	r3, r3, r3, lsr #26
    2d0c:	blx	94634 <blocksz@@Base+0x6cd0c>
    2d10:	blx	8c1d48 <blocksz@@Base+0x89a420>
    2d14:	b	1100130 <blocksz@@Base+0x10d8808>
    2d18:	tstmi	sp, #12, 6	; 0x30000000
    2d1c:			; <UNDEFINED> instruction: 0xf009462a
    2d20:	tstlt	r8, r1, lsr sl	; <UNPREDICTABLE>
    2d24:	ldrbmi	r6, [fp, #-2435]	; 0xfffff67d
    2d28:	msrhi	SPSR_xc, r0
    2d2c:			; <UNDEFINED> instruction: 0xf8439b25
    2d30:	strcc	r5, [r1], #-40	; 0xffffffd8
    2d34:			; <UNDEFINED> instruction: 0xf43f2c12
    2d38:	strtmi	sl, [r2], -r7, lsr #28
    2d3c:			; <UNDEFINED> instruction: 0x46484651
    2d40:	blx	83ed6c <blocksz@@Base+0x817444>
    2d44:	addsle	r2, r1, r0, lsl #16
    2d48:	ldrbmi	r6, [fp, #-2435]	; 0xfffff67d
    2d4c:	ldmib	sp, {r1, r2, r3, r7, r8, ip, lr, pc}^
    2d50:	ldmib	r0, {r1, r3, r4, r9, ip}^
    2d54:	b	145c97c <blocksz@@Base+0x1435054>
    2d58:	andle	r0, sl, r2, lsl #6
    2d5c:			; <UNDEFINED> instruction: 0x93281a73
    2d60:	movweq	lr, #11111	; 0x2b67
    2d64:	ldmib	sp, {r0, r3, r5, r8, r9, ip, pc}^
    2d68:	bcs	4ba10 <blocksz@@Base+0x240e8>
    2d6c:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    2d70:	stmib	sp, {r0, r8, r9, fp, ip, lr, pc}^
    2d74:			; <UNDEFINED> instruction: 0xf104671a
    2d78:			; <UNDEFINED> instruction: 0x46510810
    2d7c:	strbmi	r4, [r2], -r8, asr #12
    2d80:	blx	3edac <blocksz@@Base+0x17484>
    2d84:	b	15b1aec <blocksz@@Base+0x158a1c4>
    2d88:	sbcsle	r0, r2, r7, lsl #6
    2d8c:			; <UNDEFINED> instruction: 0xf1772e01
    2d90:	vsubw.s8	q0, q0, d0
    2d94:	strcs	r8, [r0, #-1251]	; 0xfffffb1d
    2d98:	tstmi	r3, #200, 14	; 0x3200000
    2d9c:	blls	637448 <blocksz@@Base+0x60fb20>
    2da0:	stmdals	r6!, {r0, r4, r6, r9, sl, lr}
    2da4:	ldrdgt	pc, [r0], -r3
    2da8:			; <UNDEFINED> instruction: 0xf1ac9b31
    2dac:			; <UNDEFINED> instruction: 0xf1ac0e03
    2db0:	ldmdavs	sl, {r0, r1, r5, sl, fp}
    2db4:	andsmi	r6, r0, fp, asr r8
    2db8:	eoreq	pc, r0, #-2147483597	; 0x80000033
    2dbc:	blx	812e70 <blocksz@@Base+0x7eb548>
    2dc0:	strbmi	pc, [r8], -lr, lsl #10	; <UNPREDICTABLE>
    2dc4:	vpmax.s8	d15, d2, d3
    2dc8:	stc2	10, cr15, [ip], {35}	; 0x23	; <UNPREDICTABLE>
    2dcc:	b	1153a28 <blocksz@@Base+0x112c100>
    2dd0:	strtmi	r0, [sl], -ip, lsl #10
    2dd4:			; <UNDEFINED> instruction: 0xf9d6f009
    2dd8:			; <UNDEFINED> instruction: 0xd1a32800
    2ddc:	stmibvs	r3, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    2de0:	bicsle	r4, r0, fp, asr r5
    2de4:			; <UNDEFINED> instruction: 0x463b4632
    2de8:	bls	5fcb28 <blocksz@@Base+0x5d5200>
    2dec:	ldmpl	r4, {r1, r3, r4, fp, ip, pc}^
    2df0:			; <UNDEFINED> instruction: 0xf0096821
    2df4:	ldrbt	pc, [lr], -r7, lsl #25	; <UNPREDICTABLE>
    2df8:			; <UNDEFINED> instruction: 0x263cf8df
    2dfc:			; <UNDEFINED> instruction: 0xf04f2901
    2e00:			; <UNDEFINED> instruction: 0xf85b0300
    2e04:	stmib	sp, {r1, sp}^
    2e08:	andls	r3, ip, #603979777	; 0x24000001
    2e0c:	vqadd.u8	d22, d0, d3
    2e10:	ldmdbls	r9, {r1, r2, r3, r5, r8, pc}
    2e14:	stmdals	r5, {r1, r2, r5, r9, fp, ip, pc}
    2e18:			; <UNDEFINED> instruction: 0xf9b4f009
    2e1c:	stmdacs	r0, {r2, ip, pc}
    2e20:	strthi	pc, [sl], #-0
    2e24:			; <UNDEFINED> instruction: 0x3604f8df
    2e28:			; <UNDEFINED> instruction: 0xf85b9904
    2e2c:	blvs	fe28ee40 <blocksz@@Base+0xfe267518>
    2e30:	ldmib	r3, {r2, r3, r6, r7, r8, r9, fp, sp, lr}^
    2e34:	bne	1446e3c <blocksz@@Base+0x141f514>
    2e38:	bl	1927328 <blocksz@@Base+0x18ffa00>
    2e3c:	teqls	fp, r0, lsl #2
    2e40:	teqeq	sl, sp	; <illegal shifter operand>
    2e44:			; <UNDEFINED> instruction: 0xf1712801
    2e48:	blle	183250 <blocksz@@Base+0x15b928>
    2e4c:	stmib	r3, {r0, r4, r8, fp, ip, pc}^
    2e50:	stmdavs	r9, {sl, sp}
    2e54:			; <UNDEFINED> instruction: 0xf0402900
    2e58:	ldmib	sp, {r1, r4, r6, sl, pc}^
    2e5c:			; <UNDEFINED> instruction: 0xf0091004
    2e60:			; <UNDEFINED> instruction: 0x4682fafd
    2e64:			; <UNDEFINED> instruction: 0xf0002800
    2e68:	stmibvs	r3, {r4, r6, r7, r8, pc}
    2e6c:	subscc	pc, r2, #68, 4	; 0x40000004
    2e70:	subsmi	pc, r2, #196, 4	; 0x4000000c
    2e74:	addsmi	r6, r3, #327680	; 0x50000
    2e78:	bichi	pc, r8, r0
    2e7c:	subscc	pc, r2, #1342177284	; 0x50000004
    2e80:	subscs	pc, r4, #1342177292	; 0x5000000c
    2e84:			; <UNDEFINED> instruction: 0xf0004293
    2e88:			; <UNDEFINED> instruction: 0xf64483ea
    2e8c:	vmlal.s<illegal width 8>	q8, d4, d3[0]
    2e90:	addsmi	r4, r3, #-1342177276	; 0xb0000004
    2e94:	bicshi	pc, sl, #0
    2e98:	streq	pc, [r0, #2271]!	; 0x8df
    2e9c:	tstls	ip, #67108864	; 0x4000000
    2ea0:			; <UNDEFINED> instruction: 0xf7fe4478
    2ea4:	ldrt	lr, [r3], #3432	; 0xd68
    2ea8:	ldmdals	r3, {r1, r3, r4, r8, fp, ip, pc}
    2eac:	blx	feb3eed6 <blocksz@@Base+0xfeb175ae>
    2eb0:			; <UNDEFINED> instruction: 0x600cf8b9
    2eb4:	stmdble	r8, {r4, r5, r7, r8, sl, lr}
    2eb8:	ldrmi	r6, [r8, #2083]	; 0x823
    2ebc:			; <UNDEFINED> instruction: 0xf108bf3f
    2ec0:			; <UNDEFINED> instruction: 0xf04636ff
    2ec4:	strcc	r0, [r1], -r7, lsl #12
    2ec8:	blls	6af9a8 <blocksz@@Base+0x688080>
    2ecc:	teqls	r4, #855638016	; 0x33000000
    2ed0:			; <UNDEFINED> instruction: 0xf0084618
    2ed4:	stmiblt	r0!, {r0, r2, r7, sl, fp, ip, sp, lr, pc}
    2ed8:	blcs	1cf8c <_IO_stdin_used@@Base+0xbad4>
    2edc:	strhi	pc, [r5], #-64	; 0xffffffc0
    2ee0:			; <UNDEFINED> instruction: 0xf0084648
    2ee4:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    2ee8:	subseq	pc, r8, #0, 2
    2eec:	addsmi	r4, sl, #6291456	; 0x600000
    2ef0:	mvnhi	pc, #0, 4
    2ef4:	blcs	1cfa8 <_IO_stdin_used@@Base+0xbaf0>
    2ef8:	strthi	pc, [pc], #64	; 2f00 <ntfs_mst_pre_write_fixup@plt+0x13b0>
    2efc:	ldrtmi	r9, [r3], #-2842	; 0xfffff4e6
    2f00:			; <UNDEFINED> instruction: 0xf8cd9334
    2f04:			; <UNDEFINED> instruction: 0xf8cdb0c4
    2f08:	svcls	0x0034a0cc
    2f0c:	ldrdge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2f10:	ldrsbtlt	pc, [r8], sp	; <UNPREDICTABLE>
    2f14:	strcc	pc, [r8, #-2271]!	; 0xfffff721
    2f18:	teqls	r8, #2063597568	; 0x7b000000
    2f1c:			; <UNDEFINED> instruction: 0xf64f69bb
    2f20:	addsmi	r7, r3, #208, 4
    2f24:	teqeq	r0, r3, lsl #2	; <UNPREDICTABLE>
    2f28:	cmphi	r7, r0, lsl #4	; <UNPREDICTABLE>
    2f2c:			; <UNDEFINED> instruction: 0xf0400748
    2f30:	stmdavs	r3!, {r2, r4, r6, r8, pc}
    2f34:	stmdaeq	r6, {r0, r8, r9, fp, sp, lr, pc}
    2f38:	ldrhtcs	pc, [r0], -r9	; <UNPREDICTABLE>
    2f3c:	vqrshl.s8	d4, d8, d16
    2f40:	ldrmi	r8, [r0, #677]	; 0x2a5
    2f44:	adchi	pc, r2, #0, 4
    2f48:			; <UNDEFINED> instruction: 0xf8db682b
    2f4c:	andcc	r2, r1, #0
    2f50:	andcs	pc, r0, fp, asr #17
    2f54:	ldrtmi	fp, [r1], -r3, lsl #19
    2f58:	stmdals	r5, {r1, r3, r4, r5, r9, sl, lr}
    2f5c:	blx	17bef92 <blocksz@@Base+0x179766a>
    2f60:			; <UNDEFINED> instruction: 0xb18b69bb
    2f64:	blx	7dcff8 <blocksz@@Base+0x7b56d0>
    2f68:	blne	fe700990 <blocksz@@Base+0xfe6d9068>
    2f6c:	vqdmulh.s<illegal width 8>	d18, d0, d31
    2f70:	bl	2a3df4 <blocksz@@Base+0x27c4cc>
    2f74:	ldrb	r0, [r1, r6, lsl #14]
    2f78:	stmdane	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2f7c:	ldmdbls	r8!, {r0, r1, r4, r5, r9, sl, lr}
    2f80:			; <UNDEFINED> instruction: 0xf7fe2001
    2f84:	strb	lr, [r6, r0, lsl #27]!
    2f88:	ldrteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2f8c:			; <UNDEFINED> instruction: 0xf688fa1f
    2f90:	ldrdlt	pc, [r4], #141	; 0x8d
    2f94:			; <UNDEFINED> instruction: 0xf8dd4478
    2f98:			; <UNDEFINED> instruction: 0xf7fea0cc
    2f9c:	stmdavs	r3!, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    2fa0:	bcs	bc9e10 <blocksz@@Base+0xba24e8>
    2fa4:	orrhi	pc, r8, #64, 4
    2fa8:	vqsub.s8	d4, d16, d19
    2fac:	blls	4e459c <blocksz@@Base+0x4bcc74>
    2fb0:	tstls	sl, #67108864	; 0x4000000
    2fb4:			; <UNDEFINED> instruction: 0xf8dfe5c3
    2fb8:	mulcs	r1, r0, r4
    2fbc:	ldrbtmi	r9, [r9], #-2579	; 0xfffff5ed
    2fc0:	stcl	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2fc4:			; <UNDEFINED> instruction: 0xf8dfe609
    2fc8:	cfstrdge	mvd1, [r8, #-528]	; 0xfffffdf0
    2fcc:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    2fd0:	ldrls	r2, [r9, #-1033]	; 0xfffffbf7
    2fd4:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    2fd8:	andvs	r9, ip, r5, lsl #16
    2fdc:			; <UNDEFINED> instruction: 0xf85b4629
    2fe0:	vst4.8	{d19-d22}, [pc], r3
    2fe4:	andsvs	r7, ip, r0, lsl #8
    2fe8:			; <UNDEFINED> instruction: 0xf8ccf009
    2fec:			; <UNDEFINED> instruction: 0xf7ff4605
    2ff0:	ldmib	r0, {r0, r4, r5, r6, fp, ip, sp, pc}^
    2ff4:	ldmib	sp, {r3, r8, r9, sp}^
    2ff8:	b	1403468 <blocksz@@Base+0x13dbb40>
    2ffc:	andle	r0, fp, r1, lsl #24
    3000:	cmpls	r0, r1, lsl sl
    3004:	bl	18e9478 <blocksz@@Base+0x18c1b50>
    3008:	cmpls	r1, r1, lsl #2
    300c:	ldrdeq	lr, [r0, #-157]	; 0xffffff63
    3010:			; <UNDEFINED> instruction: 0xf1712801
    3014:	blle	4341c <blocksz@@Base+0x1baf4>
    3018:	tstcs	sl, #3358720	; 0x334000
    301c:	tsteq	r3, r2, asr sl
    3020:	mcrge	4, 4, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    3024:			; <UNDEFINED> instruction: 0x91201b91
    3028:	movweq	lr, #31587	; 0x7b63
    302c:	ldmib	sp, {r0, r5, r8, r9, ip, pc}^
    3030:	bcs	bcb8 <ntfs_mst_pre_write_fixup@plt+0xa168>
    3034:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    3038:	mrcge	6, 3, APSR_nzcv, cr11, cr15, {5}
    303c:			; <UNDEFINED> instruction: 0xf8dfe676
    3040:	movwcs	r0, #1040	; 0x410
    3044:	ldrbtmi	r9, [r8], #-787	; 0xfffffced
    3048:	ldc	7, cr15, [r4], {254}	; 0xfe
    304c:	stmialt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3050:	stmdals	r7, {r1, r4, r5, sl, fp, ip, pc}^
    3054:			; <UNDEFINED> instruction: 0xf0084621
    3058:	qsub8mi	pc, r2, r7	; <UNPREDICTABLE>
    305c:	smlabteq	r0, sp, r9, lr
    3060:	ldmibmi	ip!, {r0, sp}^
    3064:			; <UNDEFINED> instruction: 0xf7fe4479
    3068:			; <UNDEFINED> instruction: 0xf7ffed0e
    306c:	blls	9b1218 <blocksz@@Base+0x9898f0>
    3070:	mrrcne	9, 1, r9, lr, cr9	; <UNPREDICTABLE>
    3074:	ldrtmi	r9, [r2], -r5, lsl #16
    3078:			; <UNDEFINED> instruction: 0xf884f009
    307c:	andls	r9, r4, r6, lsl #22
    3080:			; <UNDEFINED> instruction: 0xf0002b00
    3084:	stmdacs	r0, {r0, r6, r7, r9, pc}
    3088:	adcshi	pc, lr, #0
    308c:			; <UNDEFINED> instruction: 0x9c069904
    3090:	blvs	fe8ddec0 <blocksz@@Base+0xfe8b6598>
    3094:	blvs	ff85dfbc <blocksz@@Base+0xff836694>
    3098:	movtls	r1, #10963	; 0x2ad3
    309c:	movweq	lr, #7008	; 0x1b60
    30a0:	ldmib	sp, {r0, r1, r6, r8, r9, ip, pc}^
    30a4:	blcs	501b4 <blocksz@@Base+0x2888c>
    30a8:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
    30ac:	adchi	pc, lr, #192, 4
    30b0:	vadd.f32	d25, d4, d4
    30b4:	vorr.i32	<illegal reg q9.5>, #16896	; 0x00004200
    30b8:	stmibvs	sl!, {r1, r4, r6, r8, r9, lr}
    30bc:			; <UNDEFINED> instruction: 0xf040429a
    30c0:	blls	46407c <blocksz@@Base+0x43c754>
    30c4:	tstlt	fp, fp, lsl r8
    30c8:	stccs	12, cr9, [r0], {6}
    30cc:	strhi	pc, [pc], #64	; 30d4 <ntfs_mst_pre_write_fixup@plt+0x1584>
    30d0:	blls	228970 <blocksz@@Base+0x201048>
    30d4:	blcs	1d148 <_IO_stdin_used@@Base+0xbc90>
    30d8:	mcrge	4, 5, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    30dc:	andcs	r6, r0, #176128	; 0x2b000
    30e0:			; <UNDEFINED> instruction: 0xf2449c26
    30e4:	vmov.i16	<illegal reg q9.5>, #16896	; 0x4200
    30e8:			; <UNDEFINED> instruction: 0xf8cd4a52
    30ec:	movwls	fp, #36940	; 0x904c
    30f0:	movwls	r6, #55915	; 0xda6b
    30f4:	movwls	r2, #17152	; 0x4300
    30f8:	stmib	sp, {r8, r9, sp}^
    30fc:	bls	c8bd1c <blocksz@@Base+0xc643f4>
    3100:	ldrbtmi	r4, [fp], #-3029	; 0xfffff42b
    3104:	stccs	3, cr9, [r3], {14}
    3108:	ldmib	r5, {r0, r1, r3, r4, r5, fp, ip, lr, pc}^
    310c:	blls	60794c <blocksz@@Base+0x5e0024>
    3110:	stmib	sp, {r0, r2, r3, fp, ip, pc}^
    3114:	ldmdavs	fp, {r1, r2, r9, ip}
    3118:			; <UNDEFINED> instruction: 0xf1c39a09
    311c:	stflss	f0, [r6], #-128	; 0xffffff80
    3120:			; <UNDEFINED> instruction: 0xf101fa00
    3124:	sbcsmi	r9, sl, r4, lsl #10
    3128:	movwmi	r3, #43808	; 0xab20
    312c:	vpmax.u8	d15, d3, d16
    3130:	streq	lr, [r3], -r2, asr #20
    3134:	ldmdbls	r9, {r1, r4, r5, r9, sl, lr}
    3138:			; <UNDEFINED> instruction: 0xf0099805
    313c:	tstlt	r0, r3, lsr #16	; <UNPREDICTABLE>
    3140:	ldrbmi	r6, [r2, #-2434]	; 0xfffff67e
    3144:	blls	477188 <blocksz@@Base+0x44f860>
    3148:	ldrdlt	pc, [ip], #-141	; 0xffffff73
    314c:	blcs	1d1c0 <_IO_stdin_used@@Base+0xbd08>
    3150:	strbhi	pc, [r5], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    3154:	blls	11580c <blocksz@@Base+0xedee4>
    3158:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    315c:	movwcs	lr, #59859	; 0xe9d3
    3160:	movwcs	lr, #2497	; 0x9c1
    3164:	ldmib	r0, {r1, r2, r3, r4, r6, r9, sl, sp, lr, pc}^
    3168:	ldmib	sp, {r3, r9, ip}^
    316c:	ldrmi	fp, [r4, #3078]	; 0xc06
    3170:	strmi	fp, [fp, #3848]	; 0xf08
    3174:	stmib	sp, {r0, r1, r2, r5, r6, r7, r9, ip, lr, pc}^
    3178:	strtmi	r1, [r2], -r6, lsl #4
    317c:	ldrtmi	r9, [r4], -r4
    3180:	blls	47d08c <blocksz@@Base+0x455764>
    3184:	blcs	1d1f8 <_IO_stdin_used@@Base+0xbd40>
    3188:	addhi	pc, fp, #64	; 0x40
    318c:			; <UNDEFINED> instruction: 0x1c669b16
    3190:	blls	61d200 <blocksz@@Base+0x5f58d8>
    3194:	sbcmi	r6, sl, r9, lsl r8
    3198:	bicle	r4, fp, #1610612745	; 0x60000009
    319c:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    31a0:	svclt	0x00b42b02
    31a4:	strtcs	r2, [r2], -r4, lsl #12
    31a8:	stmiami	ip!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    31ac:	svcmi	0x00ac2402
    31b0:			; <UNDEFINED> instruction: 0xf7fe4478
    31b4:	ldrbtmi	lr, [pc], #-3040	; 31bc <ntfs_mst_pre_write_fixup@plt+0x166c>
    31b8:			; <UNDEFINED> instruction: 0x8094f8dd
    31bc:	strcc	lr, [r1], #-3
    31c0:			; <UNDEFINED> instruction: 0xf43f2c22
    31c4:			; <UNDEFINED> instruction: 0xf858abe9
    31c8:	bcs	b260 <ntfs_mst_pre_write_fixup@plt+0x9710>
    31cc:			; <UNDEFINED> instruction: 0x4623d0f7
    31d0:	andcs	r4, r1, r9, lsr r6
    31d4:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    31d8:			; <UNDEFINED> instruction: 0x460ae7f1
    31dc:	ldrtmi	r4, [r8], r1, lsr #19
    31e0:			; <UNDEFINED> instruction: 0x96009f13
    31e4:			; <UNDEFINED> instruction: 0xf8d92001
    31e8:	ldrbtmi	r3, [r9], #-0
    31ec:			; <UNDEFINED> instruction: 0xf8dd4407
    31f0:			; <UNDEFINED> instruction: 0xf8ddb0c4
    31f4:	ldrls	sl, [sl, -ip, asr #1]
    31f8:	mcrr	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    31fc:			; <UNDEFINED> instruction: 0x46424631
    3200:	strcs	r9, [r0], -r5, lsl #16
    3204:	blx	2bf238 <blocksz@@Base+0x297910>
    3208:	strcs	lr, [r4, #-1174]	; 0xfffffb6a
    320c:	ldmdavs	fp, {r0, r4, r8, r9, fp, ip, pc}
    3210:	blls	42f904 <blocksz@@Base+0x407fdc>
    3214:	ldmdavs	fp, {r0, r1, r2, r6, fp, ip, pc}
    3218:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    321c:	blls	123d98 <blocksz@@Base+0xfc470>
    3220:	ldmdavs	ip, {r1, r2, r5, r9, sl, fp, ip, pc}^
    3224:			; <UNDEFINED> instruction: 0xf00042b4
    3228:			; <UNDEFINED> instruction: 0x462182d7
    322c:			; <UNDEFINED> instruction: 0xff0cf008
    3230:	ldrtmi	r4, [r3], -r2, lsr #12
    3234:	smlabteq	r0, sp, r9, lr
    3238:	stmibmi	fp, {r0, sp}
    323c:			; <UNDEFINED> instruction: 0xf7fe4479
    3240:	strcs	lr, [r0], #-3106	; 0xfffff3de
    3244:	strtmi	r9, [r2], -r4, lsl #22
    3248:	strge	lr, [r0], #-2509	; 0xfffff633
    324c:	stmdals	r5, {r1, r2, r5, r8, fp, ip, pc}
    3250:	strbmi	lr, [r9], #-2509	; 0xfffff633
    3254:			; <UNDEFINED> instruction: 0xf93cf00c
    3258:	subshi	pc, r0, sp, asr #17
    325c:	ldrbcc	pc, [r2], #-580	; 0xfffffdbc	; <UNPREDICTABLE>
    3260:	subsls	pc, r4, sp, asr #17
    3264:			; <UNDEFINED> instruction: 0xf8cd4626
    3268:	ldrtmi	fp, [r3], -r4, lsr #32
    326c:	vqdmlal.s<illegal width 8>	<illegal reg q12.5>, d4, d22
    3270:			; <UNDEFINED> instruction: 0xf8dd4352
    3274:			; <UNDEFINED> instruction: 0xf644802c
    3278:			; <UNDEFINED> instruction: 0xf8dd0243
    327c:	vmov.i32	d27, #68	; 0x00000044
    3280:			; <UNDEFINED> instruction: 0xf8dd424b
    3284:	movwls	r9, #53288	; 0xd028
    3288:	cmpcc	r2, #1342177284	; 0x50000004	; <UNPREDICTABLE>
    328c:	vmov.i32	d25, #21248	; 0x00005300
    3290:			; <UNDEFINED> instruction: 0x97172354
    3294:	stcne	3, cr9, [fp], #56	; 0x38
    3298:	strmi	r9, [r4], -r6, lsl #6
    329c:			; <UNDEFINED> instruction: 0xf0402c00
    32a0:	blls	1a3c40 <blocksz@@Base+0x17c318>
    32a4:	andle	r4, r2, #-1342177272	; 0xb0000008
    32a8:			; <UNDEFINED> instruction: 0xf08042ab
    32ac:			; <UNDEFINED> instruction: 0xf8d882a2
    32b0:			; <UNDEFINED> instruction: 0xf8d92000
    32b4:	tstmi	r3, #0
    32b8:	stmdals	r9, {r3, ip, lr, pc}
    32bc:	bls	316070 <blocksz@@Base+0x2ee748>
    32c0:	ldmdavs	r2, {r0, r1, r6, r7, fp, ip, lr}
    32c4:	addmi	r6, r2, #24, 16	; 0x180000
    32c8:	adchi	pc, sl, #128	; 0x80
    32cc:			; <UNDEFINED> instruction: 0x46584651
    32d0:			; <UNDEFINED> instruction: 0xf8c4f009
    32d4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    32d8:	stmdavs	r7, {r0, r1, r3, r4, r6, ip, lr, pc}
    32dc:	eorsle	r4, ip, #-268435446	; 0xf000000a
    32e0:	blne	ff90ac98 <blocksz@@Base+0xff8e3370>
    32e4:	bls	35d9b8 <blocksz@@Base+0x336090>
    32e8:	mulle	fp, r3, r2
    32ec:	addsmi	r9, r3, #57344	; 0xe000
    32f0:	bls	4f7420 <blocksz@@Base+0x4cfaf8>
    32f4:	umaalle	r4, r2, r3, r2
    32f8:			; <UNDEFINED> instruction: 0x463a495d
    32fc:	ldrbtmi	r2, [r9], #-1
    3300:	bl	ff041300 <blocksz@@Base+0xff0199d8>
    3304:	ldmdavs	fp, {r0, r4, r8, r9, fp, ip, pc}
    3308:	stmdals	r7, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}^
    330c:	cmple	r9, r0, lsl #24
    3310:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    3314:	vstrle	d18, [r9, #-4]
    3318:	ldrdcs	pc, [r4], -sl
    331c:	umaalle	r4, r5, r5, r2
    3320:	andls	r4, r5, #17825792	; 0x1100000
    3324:	cdp2	0, 9, cr15, cr0, cr8, {0}
    3328:	strtmi	r9, [fp], -r5, lsl #20
    332c:	smlabteq	r0, sp, r9, lr
    3330:	ldmdbmi	r0, {r0, sp}^
    3334:			; <UNDEFINED> instruction: 0xf7fe4479
    3338:	blls	13e1d8 <blocksz@@Base+0x1168b0>
    333c:	strls	r4, [r0], -r2, lsr #12
    3340:	ldrbmi	r4, [r8], -r9, lsr #12
    3344:	ldrbmi	r9, [r3], -r1, lsl #6
    3348:			; <UNDEFINED> instruction: 0xf8c2f00c
    334c:	strtmi	r4, [r9], -r4, lsl #12
    3350:	andsge	pc, r0, sp, asr #17
    3354:			; <UNDEFINED> instruction: 0x46b2463d
    3358:	bls	63d1e0 <blocksz@@Base+0x6158b8>
    335c:	ldmdavs	r4, {r1, r2, r4, r8, r9, fp, ip, pc}
    3360:	bls	41d3d4 <blocksz@@Base+0x3f5aac>
    3364:	vst1.8	{d15-d16}, [r4 :128], r3
    3368:	stccc	8, cr6, [r1], {18}
    336c:	bcs	94424 <blocksz@@Base+0x6cafc>
    3370:	streq	lr, [r7], #-2980	; 0xfffff45c
    3374:	movwcs	fp, #20404	; 0x4fb4
    3378:	bne	ff90c008 <blocksz@@Base+0xff8e46e0>
    337c:	ldmdami	lr!, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    3380:			; <UNDEFINED> instruction: 0xf7fe4478
    3384:			; <UNDEFINED> instruction: 0xe7bdeaf8
    3388:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    338c:	b	ffcc138c <blocksz@@Base+0xffc99a64>
    3390:	stcls	7, cr14, [r9], {184}	; 0xb8
    3394:	stmdami	r0!, {r0, r8, sp}
    3398:	bmi	e54c4c <blocksz@@Base+0xe2d324>
    339c:	stmdapl	r0!, {r0, r1, r2, r3, r5, r9, sl, lr}
    33a0:			; <UNDEFINED> instruction: 0x460c447a
    33a4:			; <UNDEFINED> instruction: 0xf7fe6800
    33a8:			; <UNDEFINED> instruction: 0xe7d0eb74
    33ac:			; <UNDEFINED> instruction: 0xf0084629
    33b0:	strtmi	pc, [sl], -fp, asr #28
    33b4:	smlabteq	r0, sp, r9, lr
    33b8:	ldmdbmi	r2!, {r0, sp}
    33bc:			; <UNDEFINED> instruction: 0xf7fe4479
    33c0:	ldr	lr, [sl, r2, ror #22]!
    33c4:			; <UNDEFINED> instruction: 0xf0084629
    33c8:	smuadxls	r2, pc, lr	; <UNPREDICTABLE>
    33cc:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
    33d0:	andcs	r0, r1, r0, lsl #2
    33d4:	ldrbtmi	r4, [r9], #-2348	; 0xfffff6d4
    33d8:	bl	15413d8 <blocksz@@Base+0x1519ab0>
    33dc:	svclt	0x0000e7ad
    33e0:	andeq	r2, r1, r6, ror #22
    33e4:	muleq	r0, r0, r1
    33e8:	muleq	r0, r4, r1
    33ec:	andeq	r0, r0, ip, lsl r2
    33f0:	andeq	r0, r0, ip, lsr #2
    33f4:	andeq	r0, r0, ip, lsl r1
    33f8:	andeq	r0, r0, r4, lsl #4
    33fc:	andeq	r0, r0, r0, asr #2
    3400:	andeq	r2, r1, r0, ror #18
    3404:	andeq	r2, r1, r6, lsl #18
    3408:	andeq	r0, r0, r4, asr #3
    340c:	andeq	r2, r1, r6, lsl #26
    3410:	andeq	r2, r1, r6, asr r9
    3414:	andeq	r0, r0, r8, lsr #3
    3418:	muleq	r0, ip, r1
    341c:	andeq	r2, r1, sl, lsr #17
    3420:	andeq	r2, r1, lr, lsl fp
    3424:	andeq	r2, r1, r0, lsr fp
    3428:			; <UNDEFINED> instruction: 0x000001bc
    342c:	andeq	r0, r0, ip, lsr r1
    3430:	andeq	r2, r1, r8, ror #21
    3434:	ldrdeq	r0, [r0], -r8
    3438:	andeq	r0, r0, r8, lsr r1
    343c:	andeq	r2, r1, r8, lsl #10
    3440:	andeq	r2, r1, r8, asr #10
    3444:	andeq	r2, r1, r0, lsl #10
    3448:	andeq	r1, r1, sl, ror #19
    344c:	andeq	r0, r0, r4, lsl r1
    3450:	andeq	r2, r1, sl, asr #12
    3454:	andeq	r2, r1, ip, lsr #6
    3458:	andeq	r2, r1, lr, ror r6
    345c:	andeq	r2, r1, ip, lsl #10
    3460:	andeq	r2, r1, lr, lsl r5
    3464:	andeq	pc, r0, lr, lsr #16
    3468:	andeq	r2, r1, r4, ror #11
    346c:	andeq	r0, r0, r0, lsr #2
    3470:	andeq	r2, r1, r6, asr #10
    3474:	andeq	r2, r1, r4, ror #10
    3478:	andeq	r2, r1, r0, ror #8
    347c:	andeq	r2, r1, r6, ror r4
    3480:	andeq	r2, r1, r8, lsr r5
    3484:	andeq	r2, r1, r4, lsl #10
    3488:	andeq	r2, r1, r6, lsl #9
    348c:			; <UNDEFINED> instruction: 0xf8dd9a13
    3490:	bcs	ef7a8 <blocksz@@Base+0xc7e80>
    3494:	ldrdge	pc, [ip], #141	; 0x8d
    3498:	vaba.s8	d25, d0, d20
    349c:	blne	fe6a3894 <blocksz@@Base+0xfe67bf6c>
    34a0:	vpmax.s8	d18, d0, d31
    34a4:	addsmi	r8, r1, #-1073741773	; 0xc0000033
    34a8:	eorsls	r4, r8, #8, 12	; 0x800000
    34ac:	bichi	pc, sl, r0, asr #4
    34b0:	ldrdcs	pc, [ip], -r9
    34b4:	streq	lr, [r3, -r8, lsr #23]
    34b8:	teqls	r1, pc, lsr r7
    34bc:			; <UNDEFINED> instruction: 0x9739b297
    34c0:	blne	ff7e91d8 <blocksz@@Base+0xff7c18b0>
    34c4:			; <UNDEFINED> instruction: 0xf7fe973c
    34c8:	bls	e3de58 <blocksz@@Base+0xe16530>
    34cc:	ldmibne	r3, {r0, r4, r5, r8, fp, ip, pc}^
    34d0:	addsmi	r6, r9, #2752512	; 0x2a0000
    34d4:	eorsls	r9, r3, sl, lsl r2
    34d8:	andhi	pc, lr, #64, 4
    34dc:	blcs	2a14c <blocksz@@Base+0x2824>
    34e0:	rschi	pc, r4, #64	; 0x40
    34e4:	smladxcs	r1, r4, r9, r9
    34e8:	ldmdals	r3!, {r3, r4, r5, r9, fp, ip, pc}
    34ec:			; <UNDEFINED> instruction: 0xf7fe971a
    34f0:	blls	ffdcc0 <blocksz@@Base+0xfd6398>
    34f4:			; <UNDEFINED> instruction: 0x1e58993c
    34f8:	stc2	0, cr15, [r2, #52]	; 0x34
    34fc:	teqls	r4, #56, 22	; 0xe000
    3500:	tstcc	r8, #58368	; 0xe400
    3504:	stmib	sp, {r0, r2, r6, r8, r9, ip, pc}^
    3508:			; <UNDEFINED> instruction: 0x4638003d
    350c:	bfieq	lr, r8, #0, #2
    3510:	blls	6b8980 <blocksz@@Base+0x691058>
    3514:	ldmdbls	r9, {r0, r1, r4, r9, fp, ip, pc}
    3518:	stmdals	r5, {r1, r3, r4, r7, fp, ip}
    351c:	cdp2	0, 3, cr15, cr2, cr8, {0}
    3520:	blls	116fa88 <blocksz@@Base+0x1148160>
    3524:	stmiane	r1, {r2, r3, r4, r5, r8, r9, sl, fp, ip, pc}^
    3528:	teqeq	r3, #3620864	; 0x374000
    352c:	ldrmi	r4, [r8], #-1594	; 0xfffff9c6
    3530:	teqls	r4, #989855744	; 0x3b000000
    3534:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3538:	blls	68b544 <blocksz@@Base+0x663c1c>
    353c:	tstls	sl, #67108864	; 0x4000000
    3540:	bls	6aa23c <blocksz@@Base+0x682914>
    3544:	ble	ff893f98 <blocksz@@Base+0xff86c670>
    3548:			; <UNDEFINED> instruction: 0x46079b31
    354c:	addsmi	r9, r3, #52, 20	; 0x34000
    3550:	addshi	pc, pc, #64, 4
    3554:	bls	f6a1a8 <blocksz@@Base+0xf42880>
    3558:	ldmdbls	r9, {r0, r8, r9, ip, sp}
    355c:	stmdals	r5, {r1, r3, r4, r7, fp, ip}
    3560:			; <UNDEFINED> instruction: 0xf008931a
    3564:	stmdacs	r0, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    3568:	addhi	pc, r7, #0
    356c:	bls	c6a258 <blocksz@@Base+0xc42930>
    3570:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
    3574:	strmi	r9, [r1], #-2868	; 0xfffff4cc
    3578:	bne	ff4a964c <blocksz@@Base+0xff481d24>
    357c:			; <UNDEFINED> instruction: 0xf7fe4418
    3580:	ldmdals	r3!, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
    3584:			; <UNDEFINED> instruction: 0xf92cf008
    3588:	stmdavs	fp!, {r1, r2, r3, r5, r8, fp, ip, pc}
    358c:	andcc	r6, r1, #655360	; 0xa0000
    3590:			; <UNDEFINED> instruction: 0xf0002800
    3594:	andvs	r8, sl, sl, asr r2
    3598:			; <UNDEFINED> instruction: 0xf0402b00
    359c:	svccs	0x0000825b
    35a0:	subhi	pc, ip, #0
    35a4:			; <UNDEFINED> instruction: 0x46319a33
    35a8:			; <UNDEFINED> instruction: 0xf00b9805
    35ac:	ldmdbls	ip!, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}
    35b0:			; <UNDEFINED> instruction: 0xf00d983f
    35b4:	bls	e82f08 <blocksz@@Base+0xe5b5e0>
    35b8:	bl	5d64c <blocksz@@Base+0x35d24>
    35bc:	bl	fe8c55cc <blocksz@@Base+0xfe89dca4>
    35c0:	blcs	bc41e8 <blocksz@@Base+0xb9c8c0>
    35c4:	eorshi	pc, r6, #0, 4
    35c8:	ldrdhi	pc, [r4], #141	; 0x8d	; <UNPREDICTABLE>
    35cc:	movwcc	r9, #6973	; 0x1b3d
    35d0:	stmdavs	fp!, {r1, r2, r3, r4, r5, r8, r9, ip, pc}
    35d4:			; <UNDEFINED> instruction: 0xf0402b00
    35d8:	ldmdals	lr!, {r1, r4, r6, r9, pc}
    35dc:	strbmi	r4, [r9], -sl, asr #12
    35e0:			; <UNDEFINED> instruction: 0xf9a4f008
    35e4:	andle	r4, r6, r0, asr #10
    35e8:	strne	pc, [r8, #-2271]!	; 0xfffff721
    35ec:	bls	4cb5f8 <blocksz@@Base+0x4a3cd0>
    35f0:			; <UNDEFINED> instruction: 0xf7fe4479
    35f4:	stmdavs	r3!, {r3, r6, r9, fp, sp, lr, pc}
    35f8:			; <UNDEFINED> instruction: 0xf8dfe1a6
    35fc:	ldrbtmi	r0, [r8], #-1308	; 0xfffffae4
    3600:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3604:	stmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3608:	orrlt	r9, fp, #6144	; 0x1800
    360c:	vmla.i8	d25, d4, d6
    3610:	vorr.i32	<illegal reg q9.5>, #16896	; 0x00004200
    3614:	stmibvs	sl, {r1, r4, r6, r8, r9, lr}
    3618:	addsmi	r4, sl, #13631488	; 0xd00000
    361c:	teqhi	lr, r0, asr #32	; <UNPREDICTABLE>
    3620:	addsmi	r9, r1, #4, 20	; 0x4000
    3624:	cfstrdge	mvd15, [sp, #-252]	; 0xffffff04
    3628:	vstrls	d9, [r6, #-68]	; 0xffffffbc
    362c:	blcs	1d6a0 <_IO_stdin_used@@Base+0xc1e8>
    3630:	cmphi	lr, r0	; <UNPREDICTABLE>
    3634:	blcs	2a24c <blocksz@@Base+0x2924>
    3638:	teqhi	sl, r0, asr #32	; <UNPREDICTABLE>
    363c:			; <UNDEFINED> instruction: 0xf8dfe158
    3640:	ldrbtmi	r0, [r8], #-1244	; 0xfffffb24
    3644:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3648:	stmialt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    364c:	ldrbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    3650:	tstls	ip, #67108864	; 0x4000000
    3654:			; <UNDEFINED> instruction: 0xf7fe4478
    3658:			; <UNDEFINED> instruction: 0xf7ffe98e
    365c:			; <UNDEFINED> instruction: 0xf8dfb8d9
    3660:	movwcs	r0, #5316	; 0x14c4
    3664:	ldrbtmi	r9, [r8], #-796	; 0xfffffce4
    3668:	stmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    366c:	ldmlt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3670:	blcs	2a288 <blocksz@@Base+0x2960>
    3674:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    3678:	strtcc	pc, [ip], #2271	; 0x8df
    367c:	tstls	ip, r1, lsl #2
    3680:			; <UNDEFINED> instruction: 0xf8df2222
    3684:			; <UNDEFINED> instruction: 0xf85b04a8
    3688:	ldrbtmi	r3, [r8], #-3
    368c:			; <UNDEFINED> instruction: 0xf7fe681b
    3690:			; <UNDEFINED> instruction: 0xf7ffe94c
    3694:	blls	4f1990 <blocksz@@Base+0x4ca068>
    3698:	movwcc	r2, #5632	; 0x1600
    369c:			; <UNDEFINED> instruction: 0xf7ff931a
    36a0:	ldrmi	fp, [r3], -fp, asr #20
    36a4:	strtmi	r9, [r2], -lr, lsl #18
    36a8:			; <UNDEFINED> instruction: 0xf7fe2001
    36ac:	strb	lr, [sp, #-2540]!	; 0xfffff614
    36b0:	ldrdlt	pc, [r4], #141	; 0x8d
    36b4:	ldrdge	pc, [ip], #141	; 0x8d
    36b8:			; <UNDEFINED> instruction: 0xf8bb9b13
    36bc:	movwcc	r6, #4108	; 0x100c
    36c0:			; <UNDEFINED> instruction: 0xf7ff931a
    36c4:	svcls	0x0013ba39
    36c8:			; <UNDEFINED> instruction: 0xf8df2001
    36cc:	ldrtmi	r1, [sl], -r4, ror #8
    36d0:			; <UNDEFINED> instruction: 0xf7fe4479
    36d4:			; <UNDEFINED> instruction: 0xf8b9e9d8
    36d8:	mcrcs	0, 1, r6, cr7, cr0, {1}
    36dc:	sbchi	pc, r8, r0, lsl #4
    36e0:	movwcc	r4, #5691	; 0x163b
    36e4:			; <UNDEFINED> instruction: 0xf7ff931a
    36e8:			; <UNDEFINED> instruction: 0xf8dfba27
    36ec:	strbmi	r1, [r2], -r8, asr #8
    36f0:	andcs	r9, r1, r3, lsl fp
    36f4:			; <UNDEFINED> instruction: 0xf7fe4479
    36f8:			; <UNDEFINED> instruction: 0xf7ffe9c6
    36fc:			; <UNDEFINED> instruction: 0xf8dfbbf1
    3700:	ldrbtmi	r0, [r8], #-1080	; 0xfffffbc8
    3704:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3708:	bllt	fea0170c <blocksz@@Base+0xfe9d9de4>
    370c:	svceq	0x0003f1ba
    3710:	ldmdbge	lr!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, ip, sp, lr, pc}^
    3714:	andslt	pc, r8, sp, asr #17
    3718:	ldrsbhi	pc, [r4], #141	; 0x8d	; <UNPREDICTABLE>
    371c:			; <UNDEFINED> instruction: 0x9736e9dd
    3720:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    3724:	ldclt	7, cr15, [r3, #1016]!	; 0x3f8
    3728:	ldreq	pc, [r0], #-2271	; 0xfffff721
    372c:			; <UNDEFINED> instruction: 0xf7fe4478
    3730:			; <UNDEFINED> instruction: 0xf8dfe922
    3734:	ldrbtmi	r0, [r8], #-1036	; 0xfffffbf4
    3738:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    373c:	movwcs	r9, #10768	; 0x2a10
    3740:			; <UNDEFINED> instruction: 0xf7ff6013
    3744:	b	14b18d8 <blocksz@@Base+0x1489fb0>
    3748:			; <UNDEFINED> instruction: 0xf43f0103
    374c:	bcs	6e3e4 <blocksz@@Base+0x46abc>
    3750:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    3754:	blge	801358 <blocksz@@Base+0x7d9a30>
    3758:			; <UNDEFINED> instruction: 0x461f4616
    375c:			; <UNDEFINED> instruction: 0xf7ff46a0
    3760:	blmi	ffe32288 <blocksz@@Base+0xffe0a960>
    3764:			; <UNDEFINED> instruction: 0xf85b901c
    3768:			; <UNDEFINED> instruction: 0xf7ff4003
    376c:	blls	1b18f8 <blocksz@@Base+0x189fd0>
    3770:	ldmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3774:	svcls	0x0017428b
    3778:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    377c:	adcmi	sp, fp, #268435456	; 0x10000000
    3780:	blls	2f8078 <blocksz@@Base+0x2d0750>
    3784:	blls	29d7f4 <blocksz@@Base+0x275ecc>
    3788:	tstmi	r3, #1769472	; 0x1b0000
    378c:	blls	237c80 <blocksz@@Base+0x210358>
    3790:			; <UNDEFINED> instruction: 0xb1bb681b
    3794:	ldmdavs	fp, {r1, r4, r8, r9, fp, ip, pc}
    3798:	cmple	r0, r0, lsl #22
    379c:	ldrbtmi	r4, [sl], #-2794	; 0xfffff516
    37a0:			; <UNDEFINED> instruction: 0xf0002c01
    37a4:	blmi	ffa63cbc <blocksz@@Base+0xffa3c394>
    37a8:	stmdbls	pc!, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    37ac:	stmdavs	sp, {r0, sp}
    37b0:	strls	r4, [r0, #-2535]	; 0xfffff619
    37b4:			; <UNDEFINED> instruction: 0xf7fe4479
    37b8:	and	lr, r3, r6, ror #18
    37bc:			; <UNDEFINED> instruction: 0xf7fe6805
    37c0:	strbls	lr, [r9, #-2174]	; 0xfffff782
    37c4:	stmdacs	r0, {r0, r3, r6, fp, ip, pc}
    37c8:	mcrne	1, 3, sp, cr2, cr8, {7}
    37cc:	subsmi	r9, r3, #74	; 0x4a
    37d0:	tstls	ip, #-1073741804	; 0xc0000014
    37d4:	ldmdalt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37d8:	strtmi	r9, [r1], -r6, lsr #24
    37dc:	ldc2	0, cr15, [r4], #-32	; 0xffffffe0
    37e0:	stmib	sp, {r1, r5, r9, sl, lr}^
    37e4:	andcs	r0, r1, r0, lsl #2
    37e8:	ldrbtmi	r4, [r9], #-2522	; 0xfffff626
    37ec:	stmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37f0:	ldmib	sp, {r0, r1, r2, r5, r8, sl, sp, lr, pc}^
    37f4:	svcls	0x00178914
    37f8:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    37fc:	ldrbtmi	r4, [r8], #-2262	; 0xfffff72a
    3800:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3804:	blmi	ff57d700 <blocksz@@Base+0xff555dd8>
    3808:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    380c:	ldmdavs	fp, {r2, r3, r9, fp, ip, pc}
    3810:	addsmi	r6, sl, #1179648	; 0x120000
    3814:	ldmmi	r2, {r0, r1, r3, r4, r5, r7, r8, r9, ip, lr, pc}^
    3818:			; <UNDEFINED> instruction: 0xf7fe4478
    381c:	ldr	lr, [r6, ip, lsr #17]!
    3820:			; <UNDEFINED> instruction: 0xf8dd9a06
    3824:	adcmi	r8, sl, #80	; 0x50
    3828:			; <UNDEFINED> instruction: 0xf8dd9126
    382c:	svcls	0x00179054
    3830:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    3834:	stmdbls	r6!, {r1, r3, r5, r6, r7, r8, r9, ip, lr, pc}
    3838:	rscle	r4, r7, #-1610612728	; 0xa0000008
    383c:	bmi	ff27d7bc <blocksz@@Base+0xff255e94>
    3840:			; <UNDEFINED> instruction: 0xe7ad447a
    3844:	andcs	r4, r1, r8, asr #19
    3848:			; <UNDEFINED> instruction: 0x26009a13
    384c:	ldmdane	r3, {r0, r3, r4, r5, r6, sl, lr}
    3850:			; <UNDEFINED> instruction: 0xf7fe931a
    3854:			; <UNDEFINED> instruction: 0xf7ffe918
    3858:	stmibmi	r4, {r0, r1, r2, r3, r5, r6, r8, fp, ip, sp, pc}^
    385c:	blls	69506c <blocksz@@Base+0x66d744>
    3860:	ldrbtmi	r2, [r9], #-1
    3864:	teqls	r4, #855638016	; 0x33000000
    3868:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    386c:	bllt	1281870 <blocksz@@Base+0x1259f48>
    3870:	blne	fe69d904 <blocksz@@Base+0xfe675fdc>
    3874:			; <UNDEFINED> instruction: 0xf63f2a2f
    3878:	adcsmi	sl, r3, #66560	; 0x10400
    387c:	blge	fe601280 <blocksz@@Base+0xfe5d9958>
    3880:	movwcc	r9, #6931	; 0x1b13
    3884:			; <UNDEFINED> instruction: 0xf7ff931a
    3888:	vstrls.16	s22, [r4, #-228]	; 0xffffff1c	; <UNPREDICTABLE>
    388c:	cmpcc	r2, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    3890:	cmpmi	r2, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
    3894:	addsmi	r6, sl, #2785280	; 0x2a8000
    3898:	cfldrsge	mvf15, [sl], {63}	; 0x3f
    389c:	ldmdavs	fp, {r0, r4, r8, r9, fp, ip, pc}
    38a0:			; <UNDEFINED> instruction: 0xf43f2b00
    38a4:	blls	12f450 <blocksz@@Base+0x107b28>
    38a8:			; <UNDEFINED> instruction: 0xf43f2b00
    38ac:	strcs	sl, [r0, #-3813]	; 0xfffff11b
    38b0:	stmdals	r7, {r0, r4, r5, r9, sl, lr}^
    38b4:	blx	ff23f8de <blocksz@@Base+0xff217fb6>
    38b8:	stcls	6, cr4, [r4], {50}	; 0x32
    38bc:	stmib	sp, {r3, r4, sl, ip, sp}^
    38c0:	andcs	r0, r1, r0, lsl #2
    38c4:	ldrbtmi	r4, [r9], #-2474	; 0xfffff656
    38c8:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38cc:	ldmdavs	fp, {r0, r4, r8, r9, fp, ip, pc}
    38d0:	vstrle	d2, [r6, #-4]
    38d4:	strtmi	r4, [r0], -r7, lsr #23
    38d8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    38dc:			; <UNDEFINED> instruction: 0xf0086819
    38e0:	qadd16mi	pc, r1, r1	; <UNPREDICTABLE>
    38e4:			; <UNDEFINED> instruction: 0xf0074630
    38e8:	stccs	14, cr15, [r0, #-572]	; 0xfffffdc4
    38ec:	mcrge	4, 6, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    38f0:	movwls	r9, #19206	; 0x4b06
    38f4:	bllt	ffb818f8 <blocksz@@Base+0xffb59fd0>
    38f8:	ldrdls	pc, [r0], #141	; 0x8d	; <UNPREDICTABLE>
    38fc:			; <UNDEFINED> instruction: 0x464a9934
    3900:	svc	0x00e8f7fd
    3904:	svcls	0x00339b39
    3908:	tsteq	r8, fp, lsl #2	; <UNPREDICTABLE>
    390c:	ldrmi	r9, [r9], #-2623	; 0xfffff5c1
    3910:	ldmdane	r8!, {r3, r6, r9, sl, lr}
    3914:	svc	0x00def7fd
    3918:			; <UNDEFINED> instruction: 0xf0074638
    391c:	blls	bc36a8 <blocksz@@Base+0xb9bd80>
    3920:	andcc	r6, r1, #1703936	; 0x1a0000
    3924:	blls	69b994 <blocksz@@Base+0x67406c>
    3928:	blcs	1514c <_IO_stdin_used@@Base+0x3c94>
    392c:	sbchi	pc, sp, r0, asr #32
    3930:			; <UNDEFINED> instruction: 0xf0002f00
    3934:	bls	ce3cb0 <blocksz@@Base+0xcbc388>
    3938:	stmdals	r5, {r0, r4, r5, r9, sl, lr}
    393c:	cdp2	0, 6, cr15, cr14, cr10, {0}
    3940:	bls	4dd9d4 <blocksz@@Base+0x4b60ac>
    3944:	andsls	r3, sl, #268435456	; 0x10000000
    3948:	bne	ff4ea260 <blocksz@@Base+0xff4c2938>
    394c:	blls	c549cc <blocksz@@Base+0xc2d0a4>
    3950:	adcslt	r4, r6, #503316480	; 0x1e000000
    3954:	suble	r2, r0, r0, lsl #30
    3958:			; <UNDEFINED> instruction: 0xf0002e00
    395c:	ldmdals	r3!, {r1, r2, r3, r6, r7, pc}
    3960:	svc	0x00acf7fd
    3964:	stmialt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3968:	andcs	r9, r0, #8, 26	; 0x200
    396c:	movwcs	r4, #2421	; 0x975
    3970:	andmi	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    3974:	andge	pc, r8, sp, asr #17
    3978:	stmib	sp, {r0, r3, r5, fp, sp, lr}^
    397c:	stmdavs	r0!, {ip}
    3980:	svc	0x0082f7fd
    3984:	stmdavs	r8!, {r1, r9, sl, lr}
    3988:	tstcs	r0, fp, lsl #12
    398c:	svclt	0x0008428b
    3990:			; <UNDEFINED> instruction: 0xf47e4282
    3994:	ldmdami	r8!, {r0, r3, r4, r6, r7, r8, r9, sl, fp, sp, pc}^
    3998:			; <UNDEFINED> instruction: 0xf85b2101
    399c:	stmib	sp, {}^	; <UNPREDICTABLE>
    39a0:			; <UNDEFINED> instruction: 0xf8cd2300
    39a4:	stmdavs	r2, {r3, sp, pc}
    39a8:			; <UNDEFINED> instruction: 0xf1a26820
    39ac:			; <UNDEFINED> instruction: 0xf1c20520
    39b0:	blx	44638 <blocksz@@Base+0x1cd10>
    39b4:	blx	880dd0 <blocksz@@Base+0x8594a8>
    39b8:	msrmi	CPSR_fxc, #201326592	; 0xc000000
    39bc:	vpmax.s8	d15, d2, d1
    39c0:	svc	0x0062f7fd
    39c4:	svclt	0x00c0f7fe
    39c8:	movwcs	r4, #5674	; 0x162a
    39cc:	stmdals	r5, {r3, r4, r9, ip, sp}
    39d0:			; <UNDEFINED> instruction: 0xf0089132
    39d4:			; <UNDEFINED> instruction: 0xf7feff5b
    39d8:			; <UNDEFINED> instruction: 0x463ebb99
    39dc:	stmdbmi	r7!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    39e0:	andcs	r4, r1, r2, lsr #12
    39e4:			; <UNDEFINED> instruction: 0xf7fe4479
    39e8:			; <UNDEFINED> instruction: 0xf7ffe84e
    39ec:			; <UNDEFINED> instruction: 0xf8ddbbb3
    39f0:	ldrcc	sl, [r8], #-152	; 0xffffff68
    39f4:	ldrbmi	r9, [r1], -r7, asr #16
    39f8:	blx	9bfa22 <blocksz@@Base+0x9980fa>
    39fc:	stmib	sp, {r1, r4, r6, r9, sl, lr}^
    3a00:	andcs	r0, r1, r0, lsl #2
    3a04:	ldrbtmi	r4, [r9], #-2398	; 0xfffff6a2
    3a08:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a0c:	ldmdavs	fp, {r0, r4, r8, r9, fp, ip, pc}
    3a10:	vstrle	d2, [r6, #-4]
    3a14:			; <UNDEFINED> instruction: 0x46204b57
    3a18:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3a1c:			; <UNDEFINED> instruction: 0xf0086819
    3a20:			; <UNDEFINED> instruction: 0x4621fe71
    3a24:			; <UNDEFINED> instruction: 0xf0079826
    3a28:			; <UNDEFINED> instruction: 0xf7fffdef
    3a2c:	blmi	1572778 <blocksz@@Base+0x154ae50>
    3a30:	sxtah	r4, sl, fp, ror #8
    3a34:			; <UNDEFINED> instruction: 0xf47f4542
    3a38:	strb	sl, [r5, #3532]	; 0xdcc
    3a3c:	movwcs	r4, #2130	; 0x852
    3a40:	ldrbtmi	r4, [r8], #-1567	; 0xfffff9e1
    3a44:	svc	0x0096f7fd
    3a48:	stmdbls	lr!, {r0, r4, r5, r7, r8, sl, sp, lr, pc}
    3a4c:	blcs	1ba7c <_IO_stdin_used@@Base+0xa5c4>
    3a50:			; <UNDEFINED> instruction: 0x4607d0f4
    3a54:	andcs	r9, r1, r1, lsr fp
    3a58:			; <UNDEFINED> instruction: 0xf8cd494c
    3a5c:	movwls	r8, #4
    3a60:			; <UNDEFINED> instruction: 0x46334479
    3a64:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a68:	strls	r4, [r0, -r9, asr #18]
    3a6c:	blls	e0ba78 <blocksz@@Base+0xde4150>
    3a70:	bls	4d4c5c <blocksz@@Base+0x4ad334>
    3a74:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a78:			; <UNDEFINED> instruction: 0x4607e591
    3a7c:	ldmdbls	sl, {r0, r7, r8, sl, sp, lr, pc}
    3a80:	bls	f95394 <blocksz@@Base+0xf6da6c>
    3a84:	strmi	r2, [sl], #-1
    3a88:	ldrbtmi	r4, [r9], #-2370	; 0xfffff6be
    3a8c:	svc	0x00faf7fd
    3a90:	stmdbmi	r1, {r0, r1, r5, r7, r8, sl, sp, lr, pc}^
    3a94:	ldrbtmi	r2, [r9], #-1
    3a98:	svc	0x00f4f7fd
    3a9c:	ldrmi	r2, [pc], -r0, lsl #6
    3aa0:	blls	4fd008 <blocksz@@Base+0x4d56e0>
    3aa4:	tstls	sl, #67108864	; 0x4000000
    3aa8:	stmdalt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3aac:	andcs	r4, r1, fp, lsr r9
    3ab0:	ldrbtmi	r9, [r9], #-2609	; 0xfffff5cf
    3ab4:	svc	0x00e6f7fd
    3ab8:	ldmib	sp, {r2, r4, r8, sl, sp, lr, pc}^
    3abc:	stmdacs	r1, {r1, r2, r3, r4, r8}
    3ac0:	tsteq	r0, r1, ror r1	; <UNPREDICTABLE>
    3ac4:	ldmdbge	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr, pc}
    3ac8:	blls	c7d3e8 <blocksz@@Base+0xc55ac0>
    3acc:	ldmdbmi	r4!, {r0, sp}
    3ad0:	andhi	pc, r4, sp, asr #17
    3ad4:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    3ad8:			; <UNDEFINED> instruction: 0xf7fd4633
    3adc:	ldmdbmi	r1!, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3ae0:	andcs	r9, r1, r0, lsl #14
    3ae4:	ldrbtmi	r9, [r9], #-2872	; 0xfffff4c8
    3ae8:			; <UNDEFINED> instruction: 0xf7fd9a13
    3aec:	ldr	lr, [pc, -ip, asr #31]
    3af0:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    3af4:	svc	0x003ef7fd
    3af8:	stmdami	ip!, {r1, r5, r8, r9, sl, sp, lr, pc}
    3afc:			; <UNDEFINED> instruction: 0xf7fd4478
    3b00:			; <UNDEFINED> instruction: 0xe72cef3a
    3b04:	mrc	7, 7, APSR_nzcv, cr14, cr13, {7}
    3b08:			; <UNDEFINED> instruction: 0xf85b4b07
    3b0c:			; <UNDEFINED> instruction: 0xf7fe4003
    3b10:	svclt	0x0000bcaa
    3b14:	andeq	r1, r1, r4, ror #31
    3b18:	muleq	r1, sl, ip
    3b1c:	andeq	r1, r1, r2, lsr ip
    3b20:	andeq	r2, r1, ip, lsl #3
    3b24:	muleq	r1, sl, r1
    3b28:	muleq	r0, ip, r1
    3b2c:	andeq	r2, r1, lr, asr #5
    3b30:	andeq	r1, r1, r4, asr #26
    3b34:	andeq	r1, r1, r0, lsl #26
    3b38:	andeq	r2, r1, r2, asr #1
    3b3c:	ldrdeq	r1, [r1], -ip
    3b40:	andeq	r1, r1, r6, lsl #24
    3b44:	muleq	r0, r0, r1
    3b48:	andeq	r1, r1, lr, lsr #9
    3b4c:			; <UNDEFINED> instruction: 0x000114b4
    3b50:	andeq	r2, r1, r0, lsl #3
    3b54:	andeq	r1, r1, r6, lsr #23
    3b58:	strdeq	r2, [r1], -sl
    3b5c:	andeq	r0, r0, r0, lsr #2
    3b60:	strdeq	r2, [r1], -ip
    3b64:	strdeq	r1, [r1], -ip
    3b68:	ldrdeq	r1, [r1], -r4
    3b6c:	ldrdeq	r1, [r1], -r6
    3b70:	muleq	r1, sl, lr
    3b74:	andeq	r0, r0, ip, lsl r2
    3b78:	andeq	r0, r0, r4, lsl r1
    3b7c:	andeq	r1, r1, r4, asr #27
    3b80:	andeq	r1, r1, sl, asr sp
    3b84:	andeq	r1, r1, r4, lsr #4
    3b88:	andeq	r1, r1, r6, lsr #21
    3b8c:	andeq	r1, r1, r8, lsl #22
    3b90:	andeq	r1, r1, r8, asr #32
    3b94:	andeq	r1, r1, sl, lsl fp
    3b98:	andeq	r1, r1, r6, lsr #21
    3b9c:	andeq	r1, r1, lr, asr sl
    3ba0:	ldrdeq	r1, [r1], -sl
    3ba4:	ldrdeq	r0, [r1], -r2
    3ba8:	strdeq	r1, [r1], -r6
    3bac:	andeq	r1, r1, r8, lsl #22
    3bb0:	bleq	3fcf4 <blocksz@@Base+0x183cc>
    3bb4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3bb8:	strbtmi	fp, [sl], -r2, lsl #24
    3bbc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3bc0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3bc4:	ldrmi	sl, [sl], #776	; 0x308
    3bc8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3bcc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3bd0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3bd4:			; <UNDEFINED> instruction: 0xf85a4b06
    3bd8:	stmdami	r6, {r0, r1, ip, sp}
    3bdc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3be0:	mcr	7, 7, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3be4:	svc	0x00a8f7fd
    3be8:	strdeq	r3, [r2], -r8
    3bec:	andeq	r0, r0, r0, lsl r1
    3bf0:	andeq	r0, r0, r8, asr #3
    3bf4:	strdeq	r0, [r0], -r8
    3bf8:	ldr	r3, [pc, #20]	; 3c14 <ntfs_mst_pre_write_fixup@plt+0x20c4>
    3bfc:	ldr	r2, [pc, #20]	; 3c18 <ntfs_mst_pre_write_fixup@plt+0x20c8>
    3c00:	add	r3, pc, r3
    3c04:	ldr	r2, [r3, r2]
    3c08:	cmp	r2, #0
    3c0c:	bxeq	lr
    3c10:	b	19b0 <__gmon_start__@plt>
    3c14:	ldrdeq	r3, [r2], -r8
    3c18:			; <UNDEFINED> instruction: 0x000001b4
    3c1c:	blmi	1d5c3c <blocksz@@Base+0x1ae314>
    3c20:	bmi	1d4e08 <blocksz@@Base+0x1ad4e0>
    3c24:	addmi	r4, r3, #2063597568	; 0x7b000000
    3c28:	andle	r4, r3, sl, ror r4
    3c2c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3c30:	ldrmi	fp, [r8, -r3, lsl #2]
    3c34:	svclt	0x00004770
    3c38:	andeq	r3, r2, ip, lsr #8
    3c3c:	andeq	r3, r2, r8, lsr #8
    3c40:			; <UNDEFINED> instruction: 0x000231b4
    3c44:	andeq	r0, r0, r0, lsr r1
    3c48:	blmi	255c70 <blocksz@@Base+0x22e348>
    3c4c:	bmi	254e34 <blocksz@@Base+0x22d50c>
    3c50:	bne	654e44 <blocksz@@Base+0x62d51c>
    3c54:	addne	r4, r9, sl, ror r4
    3c58:	bicsvc	lr, r1, r1, lsl #22
    3c5c:	andle	r1, r3, r9, asr #32
    3c60:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3c64:	ldrmi	fp, [r8, -r3, lsl #2]
    3c68:	svclt	0x00004770
    3c6c:	andeq	r3, r2, r0, lsl #8
    3c70:	strdeq	r3, [r2], -ip
    3c74:	andeq	r3, r2, r8, lsl #3
    3c78:	andeq	r0, r0, ip, lsl #4
    3c7c:	blmi	2b10a4 <blocksz@@Base+0x28977c>
    3c80:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3c84:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3c88:	blmi	27223c <blocksz@@Base+0x24a914>
    3c8c:	ldrdlt	r5, [r3, -r3]!
    3c90:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3c94:			; <UNDEFINED> instruction: 0xf7fd6818
    3c98:			; <UNDEFINED> instruction: 0xf7ffedf2
    3c9c:	blmi	1c3ba0 <blocksz@@Base+0x19c278>
    3ca0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3ca4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3ca8:	andeq	r3, r2, sl, asr #7
    3cac:	andeq	r3, r2, r8, asr r1
    3cb0:	andeq	r0, r0, r4, lsr #2
    3cb4:	andeq	r3, r2, lr, ror #6
    3cb8:	andeq	r3, r2, sl, lsr #7
    3cbc:	svclt	0x0000e7c4
    3cc0:	mulle	lr, r0, r8
    3cc4:	stmiacs	r0!, {r1, r5, r8, fp, ip, lr, pc}^
    3cc8:	ldmdale	r2, {r0, r1, r3, ip, lr, pc}
    3ccc:			; <UNDEFINED> instruction: 0xd00828b0
    3cd0:	stmiacs	r0, {r0, r3, r8, fp, ip, lr, pc}^
    3cd4:			; <UNDEFINED> instruction: 0xf1a0d005
    3cd8:	blx	fec04020 <blocksz@@Base+0xfebdc6f8>
    3cdc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    3ce0:	andcs	r4, r1, r0, ror r7
    3ce4:			; <UNDEFINED> instruction: 0xf1a04770
    3ce8:	blx	fec03f70 <blocksz@@Base+0xfebdc648>
    3cec:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    3cf0:			; <UNDEFINED> instruction: 0xf5b04770
    3cf4:	rscsle	r7, r4, r0, lsl #31
    3cf8:			; <UNDEFINED> instruction: 0xf5b0d916
    3cfc:	rscsle	r5, r0, r0, lsl #31
    3d00:	rscscc	pc, pc, r0, lsr #3
    3d04:			; <UNDEFINED> instruction: 0xf080fab0
    3d08:	ldrbmi	r0, [r0, -r0, asr #18]!
    3d0c:	rscle	r2, r8, r0, asr #16
    3d10:	stmdacs	r0!, {r1, r2, r4, r8, fp, ip, lr, pc}^
    3d14:	stmdble	sp, {r0, r2, r5, r6, r7, ip, lr, pc}
    3d18:	rscle	r2, r2, r0, ror r8
    3d1c:	addeq	pc, r0, r0, lsr #3
    3d20:			; <UNDEFINED> instruction: 0xf080fab0
    3d24:	ldrbmi	r0, [r0, -r0, asr #18]!
    3d28:	rscseq	pc, r0, r0, lsr #3
    3d2c:			; <UNDEFINED> instruction: 0xf080fab0
    3d30:	ldrbmi	r0, [r0, -r0, asr #18]!
    3d34:	subseq	pc, r0, r0, lsr #3
    3d38:			; <UNDEFINED> instruction: 0xf080fab0
    3d3c:	ldrbmi	r0, [r0, -r0, asr #18]!
    3d40:	sbcle	r2, lr, r0, lsr #16
    3d44:	sbcle	r2, ip, r0, lsr r8
    3d48:	andseq	pc, r0, r0, lsr #3
    3d4c:			; <UNDEFINED> instruction: 0xf080fab0
    3d50:	ldrbmi	r0, [r0, -r0, asr #18]!
    3d54:	svcmi	0x00f0e92d
    3d58:	stcmi	0, cr11, [r0], {141}	; 0x8d
    3d5c:	blmi	fe0147a8 <blocksz@@Base+0xfdfece80>
    3d60:	ldrbtmi	r4, [ip], #-1549	; 0xfffff9f3
    3d64:	movwls	r5, #22755	; 0x58e3
    3d68:	movwls	r6, #47131	; 0xb81b
    3d6c:	rschi	pc, ip, r0, lsl #4
    3d70:			; <UNDEFINED> instruction: 0x46924b7c
    3d74:	ldrsblt	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
    3d78:	bmi	1f1559c <blocksz@@Base+0x1eedc74>
    3d7c:	ldrbtmi	r4, [sl], #-1275	; 0xfffffb05
    3d80:			; <UNDEFINED> instruction: 0xf8549207
    3d84:	blmi	1ea3d98 <blocksz@@Base+0x1e7c470>
    3d88:	movwls	r4, #25723	; 0x647b
    3d8c:			; <UNDEFINED> instruction: 0x0c05eb07
    3d90:	ldrdcc	pc, [r0], -r8
    3d94:	stmdbeq	ip, {r0, r2, r8, ip, sp, lr, pc}
    3d98:			; <UNDEFINED> instruction: 0xf8bc2b01
    3d9c:			; <UNDEFINED> instruction: 0xf8376008
    3da0:	svclt	0x00dc2009
    3da4:	streq	pc, [r7], #-6
    3da8:	stclle	0, cr2, [sp, #-0]
    3dac:	tsteq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    3db0:	vqdmulh.s<illegal width 8>	d2, d0, d16
    3db4:	ldm	pc, {r0, r3, r7, pc}^	; <UNPREDICTABLE>
    3db8:	ldrbhi	pc, [sl, -r3]	; <UNPREDICTABLE>
    3dbc:	strhi	r8, [r7, r7, lsl #15]
    3dc0:	ldrbhi	r8, [sl, -r7, lsl #15]
    3dc4:	strhi	r8, [r7, r7, lsl #15]
    3dc8:	strbhi	r8, [r5, -r7, lsl #15]
    3dcc:	strhi	r8, [r7, r7, lsl #15]
    3dd0:	ldrhi	r8, [sl, -r7, lsl #15]!
    3dd4:	strhi	r8, [r7, r7, lsl #15]
    3dd8:	andseq	r8, r1, r7, lsl #15
    3ddc:	teqcs	r0, #4194304	; 0x400000
    3de0:	andcs	r9, r1, r0, lsl #4
    3de4:			; <UNDEFINED> instruction: 0xf8dc9906
    3de8:			; <UNDEFINED> instruction: 0xf7fd2014
    3dec:			; <UNDEFINED> instruction: 0xf837ee4c
    3df0:	ldrtmi	r2, [r5], #-9
    3df4:	subeq	pc, r0, #134217731	; 0x8000003
    3df8:	svclt	0x00082e00
    3dfc:			; <UNDEFINED> instruction: 0xf0822201
    3e00:	strmi	r0, [sl, #1]!
    3e04:	andcs	fp, r0, r4, lsr pc
    3e08:	andeq	pc, r1, r0
    3e0c:			; <UNDEFINED> instruction: 0xd1bd2800
    3e10:	strmi	r4, [sl, #1556]!	; 0x614
    3e14:	addhi	pc, ip, r0, asr #32
    3e18:	suble	r2, pc, r0, lsl #24
    3e1c:	bls	2eaa38 <blocksz@@Base+0x2c3110>
    3e20:	addsmi	r6, sl, #1769472	; 0x1b0000
    3e24:	addshi	pc, r7, r0, asr #32
    3e28:	pop	{r0, r2, r3, ip, sp, pc}
    3e2c:	ldmdbmi	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    3e30:	strls	r2, [r1, #-808]	; 0xfffffcd8
    3e34:	andls	r2, r0, #1
    3e38:			; <UNDEFINED> instruction: 0xf8dc4479
    3e3c:			; <UNDEFINED> instruction: 0xf7fd2010
    3e40:	ldrb	lr, [r4, r2, lsr #28]
    3e44:	tsteq	r4, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    3e48:	stfeqd	f7, [r0], #-52	; 0xffffffcc
    3e4c:	strtcs	r4, [r0], #-1083	; 0xfffffbc5
    3e50:	ldmdavs	r9, {r3, r4, fp, sp, lr}^
    3e54:	strcs	lr, [r1, #-2509]	; 0xfffff633
    3e58:	andeq	lr, r3, ip, lsr #17
    3e5c:	stmdbmi	r6, {r0, sp}^
    3e60:	movwcs	lr, #35293	; 0x89dd
    3e64:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    3e68:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3e6c:	stmdbmi	r3, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    3e70:	strls	r4, [r0, #-1555]	; 0xfffff9ed
    3e74:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    3e78:			; <UNDEFINED> instruction: 0xf7fd2001
    3e7c:			; <UNDEFINED> instruction: 0xf837ee04
    3e80:			; <UNDEFINED> instruction: 0xf0062009
    3e84:	andcs	r0, r0, r7, lsl #8
    3e88:	subeq	pc, r0, #134217731	; 0x8000003
    3e8c:	svclt	0x00082e00
    3e90:	sfmcs	f2, 4, [r0], {1}
    3e94:			; <UNDEFINED> instruction: 0xf8d8d036
    3e98:	ldrmi	r3, [r4], -r0
    3e9c:	streq	pc, [r1, -r2, lsl #1]
    3ea0:	fldmdbxle	lr!, {d2-d1}	;@ Deprecated
    3ea4:	svccs	0x00002001
    3ea8:	strmi	sp, [sl, #179]!	; 0xb3
    3eac:	ldmdbmi	r4!, {r1, r2, ip, lr, pc}
    3eb0:	ldrbmi	r4, [r2], -fp, lsr #12
    3eb4:	ldrbtmi	r2, [r9], #-1
    3eb8:	stcl	7, cr15, [r4, #1012]!	; 0x3f4
    3ebc:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    3ec0:	ldcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    3ec4:	str	r2, [r9, r1]!
    3ec8:	ldrbmi	r9, [r9], -r2, lsl #10
    3ecc:	andcs	r9, r1, r1, lsl #4
    3ed0:			; <UNDEFINED> instruction: 0xf0069600
    3ed4:	ldmib	ip, {r0, r1, r2, sl}^
    3ed8:			; <UNDEFINED> instruction: 0xf7fd2300
    3edc:	mcrcs	13, 2, lr, cr15, cr4, {6}
    3ee0:	stccs	13, cr13, [r0], {1}
    3ee4:	ldrtmi	sp, [r2], -r3, lsl #1
    3ee8:	andcs	r9, r1, r7, lsl #18
    3eec:	stcl	7, cr15, [sl, #1012]	; 0x3f4
    3ef0:	andcs	pc, r9, r7, lsr r8	; <UNPREDICTABLE>
    3ef4:	vaddl.u8	q9, d2, d1
    3ef8:	cdpcs	2, 0, cr0, cr0, cr0, {2}
    3efc:	andcs	fp, r1, #8, 30
    3f00:	bicle	r2, r8, r0, lsl #24
    3f04:			; <UNDEFINED> instruction: 0xf0824435
    3f08:	strmi	r0, [sl, #769]!	; 0x301
    3f0c:	movwcs	fp, #3892	; 0xf34
    3f10:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    3f14:			; <UNDEFINED> instruction: 0xf43f2b00
    3f18:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    3f1c:	svcge	0x0036f43f
    3f20:	ldmdbmi	r9, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    3f24:	andcs	r4, r1, r2, lsr r6
    3f28:			; <UNDEFINED> instruction: 0xf7fd4479
    3f2c:	ldr	lr, [r9, ip, lsr #27]!
    3f30:			; <UNDEFINED> instruction: 0x462b4916
    3f34:	andcs	r4, r1, r2, asr r6
    3f38:			; <UNDEFINED> instruction: 0xf7fd4479
    3f3c:	andcs	lr, r1, r4, lsr #27
    3f40:			; <UNDEFINED> instruction: 0xf47f2c00
    3f44:	ldr	sl, [r9, fp, ror #30]!
    3f48:	ldmdbmi	r1, {r0, r1, r3, r9, sl, lr}
    3f4c:	ldrbtmi	r2, [r9], #-1
    3f50:	ldc	7, cr15, [r8, #1012]	; 0x3f4
    3f54:			; <UNDEFINED> instruction: 0xf7fde7b2
    3f58:	svclt	0x0000ecd6
    3f5c:	andeq	r3, r2, sl, ror r0
    3f60:	andeq	r0, r0, r0, asr r1
    3f64:	andeq	r0, r0, ip, asr r1
    3f68:			; <UNDEFINED> instruction: 0x0000dbb4
    3f6c:	andeq	sp, r0, sl, ror #23
    3f70:	andeq	sp, r0, r0, ror fp
    3f74:	andeq	sp, r0, r0, asr #21
    3f78:	andeq	sp, r0, r6, asr sl
    3f7c:	andeq	sp, r0, sl, lsl sl
    3f80:	andeq	sp, r0, sl, lsr #19
    3f84:	andeq	sp, r0, lr, asr #21
    3f88:	andeq	sp, r0, r0, asr #20
    3f8c:	andeq	sp, r0, r8, lsr #18
    3f90:	andeq	sp, r0, r2, lsl r9
    3f94:	svcmi	0x00f0e92d
    3f98:	ldclmi	0, cr11, [ip, #-564]!	; 0xfffffdcc
    3f9c:	stchi	6, cr4, [r2, #-516]	; 0xfffffdfc
    3fa0:	ldrbtmi	r4, [sp], #-2939	; 0xfffff485
    3fa4:	andls	r8, r5, #552960	; 0x87000
    3fa8:	stmibne	r4, {r0, r1, r3, r5, r6, r7, fp, ip, lr}^
    3fac:	movwls	r6, #26662	; 0x6826
    3fb0:	addsmi	r6, pc, #1769472	; 0x1b0000
    3fb4:	rschi	pc, r2, r0, lsl #1
    3fb8:			; <UNDEFINED> instruction: 0xf0001c73
    3fbc:	bmi	1d642bc <blocksz@@Base+0x1d3c994>
    3fc0:	ldmdbmi	r5!, {r8, r9, sp}^
    3fc4:	ldmdami	r5!, {r1, r3, r4, r7, r9, sl, lr}^
    3fc8:	ldrbtmi	r9, [r9], #-775	; 0xfffffcf9
    3fcc:	tstls	r8, r8, ror r4
    3fd0:	movwls	r9, #16393	; 0x4009
    3fd4:	andlt	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    3fd8:	ldrbtmi	r4, [sl], #-2673	; 0xfffff58f
    3fdc:	sub	r9, pc, fp, lsl #4
    3fe0:	blls	16677c <blocksz@@Base+0x13ee54>
    3fe4:	ldmdble	sp, {r0, r1, r3, r5, r7, r9, lr}^
    3fe8:	stmdale	r2!, {r0, r1, r2, r3, r4, r5, r8, sl, fp, sp}
    3fec:			; <UNDEFINED> instruction: 0xf1c59a04
    3ff0:	blx	284c78 <blocksz@@Base+0x25d350>
    3ff4:			; <UNDEFINED> instruction: 0xf1a5f103
    3ff8:	rscmi	r0, sl, r0, lsr #16
    3ffc:	blx	a94c2c <blocksz@@Base+0xa6d304>
    4000:	movwmi	pc, #41224	; 0xa108	; <UNPREDICTABLE>
    4004:	andeq	pc, r1, #2
    4008:	andcs	r9, r0, #536870912	; 0x20000000
    400c:	ldmib	sp, {r0, r1, r9, ip, pc}^
    4010:	movwmi	r1, #41474	; 0xa202
    4014:	andcs	sp, r1, #92, 2
    4018:			; <UNDEFINED> instruction: 0xf808fa02
    401c:	vpmax.u8	d15, d3, d18
    4020:	movweq	lr, #14920	; 0x3a48
    4024:			; <UNDEFINED> instruction: 0xf505fa02
    4028:	beq	2be93c <blocksz@@Base+0x297014>
    402c:			; <UNDEFINED> instruction: 0x432b9b04
    4030:			; <UNDEFINED> instruction: 0xf8db9304
    4034:	stmdavs	r3!, {sp}
    4038:	vldrle	s4, [r1, #-4]
    403c:	bvc	88ed04 <blocksz@@Base+0x8673dc>
    4040:			; <UNDEFINED> instruction: 0xf107d105
    4044:			; <UNDEFINED> instruction: 0xf8190558
    4048:	blcs	10064 <ntfs_mst_pre_write_fixup@plt+0xe514>
    404c:	ldmdbmi	r5, {r3, r6, r8, ip, lr, pc}^
    4050:	andls	r4, r0, #61865984	; 0x3b00000
    4054:	ldrtmi	r2, [r2], -r1
    4058:			; <UNDEFINED> instruction: 0xf7fd4479
    405c:	stmdavs	r3!, {r2, r4, r8, sl, fp, sp, lr, pc}
    4060:	blcs	fe41e1f0 <blocksz@@Base+0xfe3f68c8>
    4064:	eorle	r4, r6, sl, lsr r4
    4068:	bl	26ac88 <blocksz@@Base+0x243360>
    406c:	stmdavs	r1!, {r1, sl}
    4070:	addsmi	r6, r3, #1769472	; 0x1b0000
    4074:	mcrrne	9, 4, sp, r8, cr9	; <UNPREDICTABLE>
    4078:			; <UNDEFINED> instruction: 0x46174633
    407c:	strmi	sp, [lr], -r3, rrx
    4080:			; <UNDEFINED> instruction: 0xf7ff4630
    4084:	stmdacs	r0, {r0, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    4088:	addsmi	sp, lr, #61	; 0x3d
    408c:	ldrtmi	sp, [r2], -r8, lsr #5
    4090:	andcs	r9, r1, r8, lsl #18
    4094:	ldcl	7, cr15, [r6], #1012	; 0x3f4
    4098:	movwls	r2, #29441	; 0x7301
    409c:	stmibhi	r5!, {r0, r2, r8, r9, fp, ip, pc}^
    40a0:	stmiale	r1!, {r0, r1, r3, r5, r7, r9, lr}
    40a4:	strtmi	r3, [sl], -r1, lsl #22
    40a8:	andcs	r9, r1, r9, lsl #18
    40ac:	stcl	7, cr15, [sl], #1012	; 0x3f4
    40b0:	movwls	r2, #29441	; 0x7301
    40b4:	bhi	fe8fdf1c <blocksz@@Base+0xfe8d65f4>
    40b8:	msreq	CPSR_, r7, lsl #2
    40bc:	ldrmi	r4, [r9], #-1608	; 0xfffff9b8
    40c0:	mcr2	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    40c4:	tstlt	r8, r2, ror #16
    40c8:	movwls	r2, #29441	; 0x7301
    40cc:			; <UNDEFINED> instruction: 0xe7cb443a
    40d0:	stmdbls	fp, {r1, r3, r5, r9, sl, lr}
    40d4:	movwls	r2, #40961	; 0xa001
    40d8:	ldcl	7, cr15, [r4], {253}	; 0xfd
    40dc:	ldr	r9, [sl, sl, lsl #22]
    40e0:			; <UNDEFINED> instruction: 0x463b4931
    40e4:	andcs	r9, r1, r0, lsl #4
    40e8:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    40ec:	stcl	7, cr15, [sl], {253}	; 0xfd
    40f0:			; <UNDEFINED> instruction: 0xf107482e
    40f4:			; <UNDEFINED> instruction: 0xf819015a
    40f8:	strbmi	r2, [r9], #-5
    40fc:			; <UNDEFINED> instruction: 0xf0084478
    4100:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    4104:	stmdavs	r1!, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    4108:			; <UNDEFINED> instruction: 0xf8db463a
    410c:			; <UNDEFINED> instruction: 0xf1023000
    4110:	blcs	45538 <blocksz@@Base+0x1dc10>
    4114:	tstcc	r1, r6, lsr #26
    4118:			; <UNDEFINED> instruction: 0xf8d9d01b
    411c:			; <UNDEFINED> instruction: 0xf8d92018
    4120:	stmdbmi	r3!, {r2, r3, r4, ip, sp}
    4124:	movwls	r2, #1
    4128:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    412c:			; <UNDEFINED> instruction: 0xf7fd9007
    4130:	stmdals	r7, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    4134:	pop	{r0, r2, r3, ip, sp, pc}
    4138:	blmi	5a8100 <blocksz@@Base+0x5807d8>
    413c:	mrsls	r2, (UNDEF: 23)
    4140:			; <UNDEFINED> instruction: 0xf855463a
    4144:			; <UNDEFINED> instruction: 0xf8dbb003
    4148:			; <UNDEFINED> instruction: 0xf1023000
    414c:	blcs	45574 <blocksz@@Base+0x1dc4c>
    4150:	ldmdbmi	r8, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
    4154:	andcs	r4, r1, r3, lsl r6
    4158:	rscscc	pc, pc, #79	; 0x4f
    415c:			; <UNDEFINED> instruction: 0xf7fd4479
    4160:	stmdavs	r1!, {r1, r4, r7, sl, fp, sp, lr, pc}
    4164:			; <UNDEFINED> instruction: 0xf8d93101
    4168:			; <UNDEFINED> instruction: 0xf8d92018
    416c:	bicsle	r3, r8, ip, lsl r0
    4170:	bicsle	r4, r6, sl, lsr #5
    4174:	sbcsle	r4, ip, #-1342177270	; 0xb000000a
    4178:	ldrb	r4, [r2, sl, lsr #12]
    417c:	andcs	r4, r0, r5, lsl #22
    4180:	andls	r4, r7, r1, lsr r6
    4184:			; <UNDEFINED> instruction: 0xf855463a
    4188:	ldr	fp, [lr, r3]!
    418c:	andeq	r2, r2, sl, lsr lr
    4190:	andeq	r0, r0, r0, lsl #4
    4194:	andeq	r0, r0, ip, asr r1
    4198:	andeq	sp, r0, r2, ror #19
    419c:	andeq	sp, r0, r8, lsl #20
    41a0:	andeq	sp, r0, lr, lsl sl
    41a4:	andeq	sp, r0, r0, ror #19
    41a8:	andeq	sp, r0, lr, lsr #18
    41ac:	andeq	pc, r0, r4, lsr lr	; <UNPREDICTABLE>
    41b0:	andeq	sp, r0, r6, asr #18
    41b4:	strdeq	sp, [r0], -ip
    41b8:			; <UNDEFINED> instruction: 0x460cb530
    41bc:	strmi	r6, [r5], -sl, asr #19
    41c0:	stmibvs	r9, {r3, r9, sl, lr}
    41c4:	addlt	r3, r3, r8, lsl r2
    41c8:			; <UNDEFINED> instruction: 0xf7ff3118
    41cc:	stmibvs	r2!, {r0, r1, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    41d0:	stmdavs	fp!, {r0, r5, r9, fp, sp, lr}
    41d4:			; <UNDEFINED> instruction: 0xf1a3428a
    41d8:	stmdale	r1, {r3, r4, r8, r9}
    41dc:	mulle	r6, r9, r2
    41e0:	andcs	r9, r1, r0, lsl #2
    41e4:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
    41e8:	mcrr	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    41ec:	andlt	r2, r3, r1
    41f0:	svclt	0x0000bd30
    41f4:	andeq	sp, r0, r6, asr #17
    41f8:	ldrlt	r8, [r8, #-3841]!	; 0xfffff0ff
    41fc:	tsteq	r6, r1, lsl r0	; <UNPREDICTABLE>
    4200:			; <UNDEFINED> instruction: 0xf8b0d008
    4204:			; <UNDEFINED> instruction: 0x071a3056
    4208:	ldreq	sp, [fp, lr, lsl #8]
    420c:	andcs	fp, r1, r8, asr #30
    4210:	cfldr32lt	mvfx13, [r8, #-176]!	; 0xffffff50
    4214:			; <UNDEFINED> instruction: 0xf8b04604
    4218:			; <UNDEFINED> instruction: 0xf008004c
    421c:	msrlt	CPSR_f, fp, lsr #19
    4220:	tstlt	fp, r3, lsl #18
    4224:			; <UNDEFINED> instruction: 0xd1212ba0
    4228:	ldclt	0, cr2, [r8, #-8]!
    422c:	ldreq	pc, [r0, #-260]	; 0xfffffefc
    4230:			; <UNDEFINED> instruction: 0xf0094628
    4234:			; <UNDEFINED> instruction: 0xf8b4f8b7
    4238:	ldmiblt	fp!, {r4, r6, ip, sp}
    423c:	ldrhcc	pc, [r2], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    4240:			; <UNDEFINED> instruction: 0xf8b4bb0b
    4244:	blcs	d0364 <blocksz@@Base+0xa8a3c>
    4248:			; <UNDEFINED> instruction: 0x5c2bd91d
    424c:	blcs	1195268 <blocksz@@Base+0x116d940>
    4250:	blcs	1278290 <blocksz@@Base+0x1250968>
    4254:	stmdavc	fp!, {r1, r3, r8, ip, lr, pc}^
    4258:	blcs	1391664 <blocksz@@Base+0x1369d3c>
    425c:			; <UNDEFINED> instruction: 0xf815d106
    4260:	blcs	1113e6c <blocksz@@Base+0x10ec544>
    4264:	stmdavc	fp!, {r1, r8, ip, lr, pc}^
    4268:	andle	r2, ip, r8, asr fp
    426c:	ldclt	0, cr2, [r8, #-12]!
    4270:	strcc	r7, [r1, #-2155]	; 0xfffff795
    4274:	mvnsle	r2, r9, asr #22
    4278:	svccc	0x0001f815
    427c:	mvnsle	r2, ip, asr #22
    4280:	blcs	1162434 <blocksz@@Base+0x113ab0c>
    4284:	stmdbmi	r4, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    4288:			; <UNDEFINED> instruction: 0xf8b42001
    428c:	ldrbtmi	r2, [r9], #-76	; 0xffffffb4
    4290:	bl	ffe4228c <blocksz@@Base+0xffe1a964>
    4294:	ldclt	0, cr2, [r8, #-0]
    4298:	andeq	sp, r0, r2, ror #16
    429c:			; <UNDEFINED> instruction: 0x4605b5f8
    42a0:			; <UNDEFINED> instruction: 0x460e4c1d
    42a4:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
    42a8:	bl	8422a4 <blocksz@@Base+0x81a97c>
    42ac:	blmi	6f0854 <blocksz@@Base+0x6c8f2c>
    42b0:	stmdavs	r3!, {r2, r5, r6, r7, fp, ip, lr}
    42b4:	ldmib	r5, {r0, r1, r3, r4, r6, r8, fp, ip, sp, pc}^
    42b8:	ldmib	r6, {r2, r8}^
    42bc:	addsmi	r2, r9, #4, 6	; 0x10000000
    42c0:	addsmi	fp, r0, #8, 30
    42c4:	andcs	sp, r0, r3, lsl r0
    42c8:	strdcs	fp, [r1], -r8
    42cc:	ldmdami	r4, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    42d0:			; <UNDEFINED> instruction: 0xf7fd4478
    42d4:			; <UNDEFINED> instruction: 0x4639eb50
    42d8:			; <UNDEFINED> instruction: 0xf0084630
    42dc:	ldmib	r5, {r0, r1, r4, r9, fp, ip, sp, lr, pc}^
    42e0:	ldmib	r6, {r2, r8}^
    42e4:	addsmi	r2, r9, #4, 6	; 0x10000000
    42e8:	addsmi	fp, r0, #8, 30
    42ec:	strtmi	sp, [r8], -fp, ror #3
    42f0:	cmpeq	r0, r6, lsl #2	; <UNPREDICTABLE>
    42f4:	svccs	0x0050f810
    42f8:	subseq	r3, r2, r1, lsl #4
    42fc:	b	ffdc22f8 <blocksz@@Base+0xffd9a9d0>
    4300:	mvnle	r2, r0, lsl #16
    4304:	blcs	1e398 <_IO_stdin_used@@Base+0xcee0>
    4308:	stmdami	r6, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}
    430c:			; <UNDEFINED> instruction: 0xf7fd4478
    4310:	andcs	lr, r1, r2, lsr fp
    4314:	svclt	0x0000bdf8
    4318:	andeq	r2, r2, r6, lsr fp
    431c:	andeq	r0, r0, ip, asr r1
    4320:	andeq	sp, r0, ip, asr #16
    4324:	andeq	sp, r0, r4, lsr r8
    4328:	svcmi	0x00f0e92d
    432c:			; <UNDEFINED> instruction: 0xf8dfb08d
    4330:	stmib	sp, {r2, r5, r7, r8, ip, pc}^
    4334:	svchi	0x00cb1007
    4338:	movwls	r4, #25849	; 0x64f9
    433c:			; <UNDEFINED> instruction: 0xf0002b00
    4340:	blmi	1964638 <blocksz@@Base+0x193cd10>
    4344:	andge	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4348:			; <UNDEFINED> instruction: 0xf8da9b06
    434c:	blx	8c356 <blocksz@@Base+0x64a2e>
    4350:	andls	pc, r5, #3
    4354:	bl	6c2350 <blocksz@@Base+0x69aa28>
    4358:	stmdacs	r0, {r7, r9, sl, lr}
    435c:	bmi	17f8494 <blocksz@@Base+0x17d0b6c>
    4360:	blmi	17cd768 <blocksz@@Base+0x17a5e40>
    4364:	andls	r4, fp, #2046820352	; 0x7a000000
    4368:	ldrbtmi	r4, [sl], #-2654	; 0xfffff5a2
    436c:			; <UNDEFINED> instruction: 0xf8599209
    4370:	bmi	1750384 <blocksz@@Base+0x1728a5c>
    4374:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
    4378:	bls	168ba8 <blocksz@@Base+0x141280>
    437c:	stmdals	r5, {r0, r2, ip, pc}
    4380:	movweq	pc, #41221	; 0xa105	; <UNPREDICTABLE>
    4384:	ldrdne	pc, [r0], -r8
    4388:	bleq	182f98 <blocksz@@Base+0x15b670>
    438c:	bl	2a3b0 <blocksz@@Base+0x2a88>
    4390:	ldmdavs	lr, {r0, r1, r6, r7, r8, r9}
    4394:	bllt	fe65e518 <blocksz@@Base+0xfe636bf0>
    4398:	strcs	r4, [r0], #-2900	; 0xfffff4ac
    439c:			; <UNDEFINED> instruction: 0xf8599908
    43a0:	stmdavs	r8, {r0, r1, ip, sp}
    43a4:	andlt	pc, r8, sp, asr #17
    43a8:	ldmdavs	sl, {r9, ip, pc}
    43ac:			; <UNDEFINED> instruction: 0xf1a29401
    43b0:	blx	1c7438 <blocksz@@Base+0x19fb10>
    43b4:	blx	1c07c4 <blocksz@@Base+0x198e9c>
    43b8:			; <UNDEFINED> instruction: 0xf1c2fc0c
    43bc:	b	1045044 <blocksz@@Base+0x101d71c>
    43c0:	blx	9847f8 <blocksz@@Base+0x95ced0>
    43c4:	movwmi	pc, #45827	; 0xb303	; <UNPREDICTABLE>
    43c8:	vpmax.s8	d15, d2, d6
    43cc:	b	fefc23c8 <blocksz@@Base+0xfef9aaa0>
    43d0:	ldrdcs	pc, [r0], -sl
    43d4:	addsmi	r2, r9, #0, 6
    43d8:	addsmi	fp, r0, #8, 30
    43dc:			; <UNDEFINED> instruction: 0xf8ddd032
    43e0:			; <UNDEFINED> instruction: 0x46328014
    43e4:	ldrtmi	r4, [fp], -r2, asr #18
    43e8:	ldrbtmi	r2, [r9], #-1
    43ec:	bl	12c23e8 <blocksz@@Base+0x129aac0>
    43f0:			; <UNDEFINED> instruction: 0xf7fd4640
    43f4:	strtmi	lr, [r0], r4, ror #20
    43f8:	andlt	r4, sp, r0, asr #12
    43fc:	svchi	0x00f0e8bd
    4400:	and	r9, r3, r9, lsl #22
    4404:			; <UNDEFINED> instruction: 0x41b942b0
    4408:			; <UNDEFINED> instruction: 0x4623bfb8
    440c:	stcne	8, cr6, [r3, #-112]!	; 0xffffff90
    4410:	sbcle	r2, r1, r0, lsl #24
    4414:	ldrdeq	lr, [r2, -r4]
    4418:	svclt	0x0008428f
    441c:	mvnsle	r4, r6, lsl #5
    4420:			; <UNDEFINED> instruction: 0x46583410
    4424:			; <UNDEFINED> instruction: 0xf7fd4621
    4428:	blmi	cbed88 <blocksz@@Base+0xc97460>
    442c:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4430:	ldrdcc	pc, [r0], -fp
    4434:	blls	1b3108 <blocksz@@Base+0x18b7e0>
    4438:	adcmi	r3, fp, #4194304	; 0x400000
    443c:			; <UNDEFINED> instruction: 0xf8dad046
    4440:	ldr	r2, [ip, r0]
    4444:			; <UNDEFINED> instruction: 0xf8594b2b
    4448:	stmdavs	r3!, {r0, r1, lr}
    444c:	rscsle	r2, r2, r0, lsl #22
    4450:			; <UNDEFINED> instruction: 0x4632463b
    4454:	andcs	r9, r1, fp, lsl #18
    4458:	bl	542454 <blocksz@@Base+0x51ab2c>
    445c:	blcs	5e4f0 <blocksz@@Base+0x36bc8>
    4460:	blmi	97bc0c <blocksz@@Base+0x9542e4>
    4464:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4468:	blcs	1e4dc <_IO_stdin_used@@Base+0xd024>
    446c:	stmdals	r7, {r0, r1, r5, r6, r7, ip, lr, pc}
    4470:	blx	fe7404a6 <blocksz@@Base+0xfe718b7e>
    4474:	sbcsle	r2, lr, r0, lsl #16
    4478:			; <UNDEFINED> instruction: 0xf8da4658
    447c:			; <UNDEFINED> instruction: 0xf0081000
    4480:	ldrb	pc, [r8, r1, asr #18]	; <UNPREDICTABLE>
    4484:			; <UNDEFINED> instruction: 0x4632463b
    4488:	andcs	r9, r1, sl, lsl #18
    448c:	b	ffec2488 <blocksz@@Base+0xffe9ab60>
    4490:	ldrdcc	pc, [r0], -fp
    4494:	vstrle	d18, [lr, #4]
    4498:			; <UNDEFINED> instruction: 0xf8594b17
    449c:	ldmdavs	fp, {r0, r1, ip, sp}
    44a0:	sbcle	r2, r8, r0, lsl #22
    44a4:			; <UNDEFINED> instruction: 0xf00b9807
    44a8:	stmdacs	r0, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
    44ac:	strtmi	sp, [r0], -r3, asr #1
    44b0:	ldrdne	pc, [r0], -sl
    44b4:			; <UNDEFINED> instruction: 0xf926f008
    44b8:	ldmdami	r0, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    44bc:	ldrbtmi	r4, [r8], #-1688	; 0xfffff968
    44c0:	b	16424bc <blocksz@@Base+0x161ab94>
    44c4:	andlt	r4, sp, r0, asr #12
    44c8:	svchi	0x00f0e8bd
    44cc:			; <UNDEFINED> instruction: 0x8014f8dd
    44d0:	svclt	0x0000e792
    44d4:	andeq	r2, r2, r4, lsr #21
    44d8:	andeq	r0, r0, r4, lsr #3
    44dc:	andeq	sp, r0, r0, asr #16
    44e0:	andeq	r0, r0, ip, ror r1
    44e4:	andeq	r2, r2, r6, ror #25
    44e8:	andeq	sp, r0, r2, lsl r8
    44ec:	andeq	r0, r0, r0, lsr #3
    44f0:	ldrdeq	sp, [r0], -r6
    44f4:	andeq	r0, r0, ip, asr r1
    44f8:	strdeq	r0, [r0], -r4
    44fc:	andeq	sp, r0, sl, lsr #13
    4500:	mvnsmi	lr, sp, lsr #18
    4504:	ldrmi	fp, [pc], -r2, lsl #1
    4508:			; <UNDEFINED> instruction: 0x460e4615
    450c:			; <UNDEFINED> instruction: 0xff0cf7ff
    4510:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    4514:	cmplt	r8, r4, lsl #12
    4518:	ldmpl	fp, {r1, r5, r9, fp, lr}
    451c:	adcmi	r6, fp, #1769472	; 0x1b0000
    4520:	strtmi	sp, [r9], -sl, lsl #16
    4524:	strtmi	r2, [r0], -r0, lsl #4
    4528:	b	fe4c2524 <blocksz@@Base+0xfe49abfc>
    452c:	blle	68e534 <blocksz@@Base+0x666c0c>
    4530:	andlt	r4, r2, r0, lsr #12
    4534:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4538:			; <UNDEFINED> instruction: 0xf7fd4628
    453c:	strmi	lr, [r0], r8, lsr #20
    4540:			; <UNDEFINED> instruction: 0xf8b6b1d0
    4544:	strtmi	r1, [sl], -r4, asr #32
    4548:	cmpcs	r1, r4, lsl #22
    454c:	stmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4550:	strbmi	r4, [r4], -r0, lsr #12
    4554:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4558:	andcs	r4, r0, #42991616	; 0x2900000
    455c:			; <UNDEFINED> instruction: 0xf7fd4620
    4560:	stmdacs	r0, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    4564:	ldmdblt	pc!, {r2, r5, r6, r7, r9, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4568:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    456c:	stmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4570:	andlt	r4, r2, r0, lsr #12
    4574:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4578:	strbmi	r4, [r4], -r0, lsr #12
    457c:	ldmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4580:	andlt	r4, r2, r0, lsr #12
    4584:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4588:	strhne	pc, [r4], #-134	; 0xffffff7a	; <UNPREDICTABLE>
    458c:	ldcvs	0, cr2, [r2, #-4]!
    4590:	tstls	r0, r3, ror sp
    4594:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    4598:	b	1d42594 <blocksz@@Base+0x1d1ac6c>
    459c:	svclt	0x0000e7e4
    45a0:	andeq	r2, r2, sl, asr #17
    45a4:	andeq	r0, r0, r4, lsr #3
    45a8:	andeq	sp, r0, lr, asr #12
    45ac:	svcmi	0x00f0e92d
    45b0:			; <UNDEFINED> instruction: 0xf8dfb089
    45b4:	ldrdls	r9, [r5], -ip
    45b8:	ldrhtlt	pc, [lr], -r2	; <UNPREDICTABLE>
    45bc:	movwls	r4, #25849	; 0x64f9
    45c0:	svceq	0x0000f1bb
    45c4:	blmi	cf871c <blocksz@@Base+0xcd0df4>
    45c8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    45cc:	blcs	1e640 <_IO_stdin_used@@Base+0xd188>
    45d0:	strcs	sp, [r0], #-338	; 0xfffffeae
    45d4:	andslt	pc, r0, sp, asr #17
    45d8:			; <UNDEFINED> instruction: 0x46254690
    45dc:	strbmi	r4, [sl], fp, lsl #13
    45e0:			; <UNDEFINED> instruction: 0xf8d89307
    45e4:			; <UNDEFINED> instruction: 0xf8d82048
    45e8:	ldmdbne	r2, {r2, r3, r6, ip, sp}
    45ec:	ldrdeq	pc, [r0], -fp
    45f0:	movweq	lr, #15173	; 0x3b45
    45f4:	b	6425f0 <blocksz@@Base+0x61acc8>
    45f8:	stmdacs	r0, {r0, r1, r2, r5, r9, fp, lr}
    45fc:			; <UNDEFINED> instruction: 0xf1714606
    4600:	strmi	r0, [pc], -r0, lsl #6
    4604:	blle	a172a0 <blocksz@@Base+0x9ef978>
    4608:	andls	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    460c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4610:	andls	r9, r1, #28672	; 0x7000
    4614:			; <UNDEFINED> instruction: 0xf8d9681a
    4618:	blls	188620 <blocksz@@Base+0x160cf8>
    461c:	stc2	10, cr15, [r2], {7}	; <UNPREDICTABLE>
    4620:	blx	68a2a <blocksz@@Base+0x41102>
    4624:			; <UNDEFINED> instruction: 0xf1a23004
    4628:	blx	1852b0 <blocksz@@Base+0x15d988>
    462c:	stmdbls	r5, {r0, r1, r8, r9, ip, sp, lr, pc}
    4630:			; <UNDEFINED> instruction: 0x0c03ea4c
    4634:	msreq	CPSR_, #-2147483600	; 0x80000030
    4638:	vpmax.u8	d15, d3, d22
    463c:	vpmax.s8	d15, d2, d6
    4640:	movweq	lr, #14924	; 0x3a4c
    4644:	stmdavs	r8, {r1, ip, pc}
    4648:	ldmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    464c:	ldrdcs	pc, [r0], -r9
    4650:	addsmi	r2, r9, #0, 6
    4654:	addsmi	fp, r0, #8, 30
    4658:	ldmdbmi	r1, {r1, r4, ip, lr, pc}
    465c:			; <UNDEFINED> instruction: 0x463b4632
    4660:	ldrbtmi	r2, [r9], #-1
    4664:	b	3c2660 <blocksz@@Base+0x39ad38>
    4668:	andlt	r2, r9, r1
    466c:	svchi	0x00f0e8bd
    4670:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    4674:	ldmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4678:	andlt	r2, r9, r0
    467c:	svchi	0x00f0e8bd
    4680:	strcc	r9, [r1], #-2820	; 0xfffff4fc
    4684:	streq	pc, [r0, #-325]	; 0xfffffebb
    4688:	sfmle	f4, 4, [sl], #652	; 0x28c
    468c:	svclt	0x0000e7f4
    4690:	andeq	r2, r2, r0, lsr #16
    4694:	andeq	r0, r0, ip, ror r1
    4698:	andeq	r0, r0, r4, lsr #3
    469c:	andeq	r0, r0, r0, lsr #3
    46a0:	ldrdeq	sp, [r0], -r2
    46a4:	andeq	sp, r0, r2, lsr #11
    46a8:	push	{r8, r9, sp}
    46ac:			; <UNDEFINED> instruction: 0x461a4370
    46b0:	strmi	r7, [lr], -fp, lsl #12
    46b4:	strvc	r7, [fp], fp, asr #12
    46b8:	strvc	r7, [fp, -fp, asr #13]
    46bc:	strvc	r7, [fp, fp, asr #14]
    46c0:			; <UNDEFINED> instruction: 0xf7fd77cb
    46c4:	orrlt	lr, r0, #1212416	; 0x128000
    46c8:	movwcs	lr, #18896	; 0x49d0
    46cc:	svclt	0x00084313
    46d0:	andsle	r4, sp, r3, lsl #12
    46d4:	strmi	lr, [sl, #-2512]	; 0xfffff630
    46d8:	tsteq	r8, #0, 2	; <UNPREDICTABLE>
    46dc:	andeq	lr, r5, #84, 20	; 0x54000
    46e0:	ldmib	r0, {r1, r2, r4, ip, lr, pc}^
    46e4:			; <UNDEFINED> instruction: 0xf04f4508
    46e8:			; <UNDEFINED> instruction: 0xf06f39ff
    46ec:	strbmi	r0, [sp, #-2049]	; 0xfffff7ff
    46f0:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    46f4:	and	sp, fp, r6, lsl #2
    46f8:	strmi	lr, [r2, #-2515]	; 0xfffff62d
    46fc:	svclt	0x0008454d
    4700:	andle	r4, r5, r4, asr #10
    4704:	ldmib	r3, {r3, r4, r8, r9, ip, sp}^
    4708:	b	1515b20 <blocksz@@Base+0x14ee1f8>
    470c:	mvnsle	r0, r5, lsl #4
    4710:	movwcs	lr, #2515	; 0x9d3
    4714:	rscscc	pc, pc, #-2147483644	; 0x80000004
    4718:			; <UNDEFINED> instruction: 0xf14361b2
    471c:	ldrshvs	r3, [r3, #63]!	; 0x3f
    4720:	stmia	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4724:	ldmfd	sp!, {sp}
    4728:	stmdami	r5, {r4, r5, r6, r8, r9, pc}
    472c:			; <UNDEFINED> instruction: 0xf7fd4478
    4730:	ldrtmi	lr, [r0], -r2, lsr #18
    4734:			; <UNDEFINED> instruction: 0xf0072180
    4738:	andcs	pc, r1, r5, ror #31
    473c:	cmnhi	r0, #12386304	; 0xbd0000
    4740:	andeq	sp, r0, ip, lsr #10
    4744:			; <UNDEFINED> instruction: 0xf100b538
    4748:			; <UNDEFINED> instruction: 0x46050410
    474c:			; <UNDEFINED> instruction: 0xf0084620
    4750:	stcvs	14, cr15, [fp, #-164]!	; 0xffffff5c
    4754:	strmi	fp, [r4], #-2459	; 0xfffff665
    4758:	strheq	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    475c:	cmpvs	r9, r4, asr #12	; <UNPREDICTABLE>
    4760:	smlalbteq	pc, r4, r5, r6	; <UNPREDICTABLE>
    4764:	ldmdacs	pc, {r0, r2, r5, fp, sp, lr}	; <UNPREDICTABLE>
    4768:	andeq	lr, r1, #168960	; 0x29400
    476c:			; <UNDEFINED> instruction: 0xf282fab2
    4770:	subsne	lr, r2, #323584	; 0x4f000
    4774:	andcs	fp, r0, #152, 30	; 0x260
    4778:	ldrmi	fp, [r8], -r2, lsr #18
    477c:	movwcs	fp, #3384	; 0xd38
    4780:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
    4784:	tstcc	r8, #3719168	; 0x38c000
    4788:	svclt	0x00344298
    478c:	movwcs	r2, #4864	; 0x1300
    4790:	svclt	0x0000e7f3
    4794:			; <UNDEFINED> instruction: 0xf100b5f8
    4798:			; <UNDEFINED> instruction: 0x46040510
    479c:	strtmi	r4, [r8], -r0, lsr #30
    47a0:	cdp2	0, 0, cr15, cr0, cr8, {0}
    47a4:	ldrbtmi	r6, [pc], #-3366	; 47ac <ntfs_mst_pre_write_fixup@plt+0x2c5c>
    47a8:	strmi	fp, [r5], #-2382	; 0xfffff6b2
    47ac:	movtne	pc, #26180	; 0x6644	; <UNPREDICTABLE>
    47b0:	movtpl	pc, #49860	; 0xc2c4	; <UNPREDICTABLE>
    47b4:	addsmi	r6, sl, #2752512	; 0x2a0000
    47b8:	ldrtmi	sp, [r0], -r4
    47bc:			; <UNDEFINED> instruction: 0x2600bdf8
    47c0:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    47c4:			; <UNDEFINED> instruction: 0xf8b44b17
    47c8:	ldmpl	fp!, {r1, r2, r6, lr}^
    47cc:	addsmi	r6, r4, #1703936	; 0x1a0000
    47d0:	movwcs	fp, #8084	; 0x1f94
    47d4:	ldccs	3, cr2, [fp], {-0}
    47d8:	movwcs	fp, #3992	; 0xf98
    47dc:	rscle	r2, ip, r0, lsl #22
    47e0:	vldrne	s16, [r8, #-684]	; 0xfffffd54
    47e4:	addmi	r1, r4, #15335424	; 0xea0000
    47e8:	strb	sp, [r6, r9, lsl #4]!
    47ec:	blx	1a427f0 <blocksz@@Base+0x1a1aec8>
    47f0:	ldmdavs	r2, {r3, r4, r5, r6, r8, ip, sp, pc}^
    47f4:	cfldrsne	mvf4, [r8, #-76]	; 0xffffffb4
    47f8:	addmi	r1, r4, #15335424	; 0xea0000
    47fc:	ldmdavs	r0, {r0, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
    4800:	mvnsle	r1, r1, asr #24
    4804:	ldrbtcc	pc, [pc], r0, lsr #3	; <UNPREDICTABLE>
    4808:			; <UNDEFINED> instruction: 0xf686fab6
    480c:			; <UNDEFINED> instruction: 0x46300976
    4810:	ldmdavs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    4814:	ldrbtcc	pc, [pc], r0, lsr #3	; <UNPREDICTABLE>
    4818:			; <UNDEFINED> instruction: 0xf686fab6
    481c:			; <UNDEFINED> instruction: 0xe7f60976
    4820:	andeq	r2, r2, r6, lsr r6
    4824:	andeq	r0, r0, r0, lsl #4
    4828:	svcmi	0x00f0e92d
    482c:	svchi	0x00cbb08b
    4830:	ldrdls	pc, [ip, pc]!	; <UNPREDICTABLE>
    4834:	andcc	lr, r5, #3358720	; 0x334000
    4838:	blcs	15c24 <_IO_stdin_used@@Base+0x476c>
    483c:	sbchi	pc, sl, r0
    4840:	strmi	r4, [fp], r8, ror #22
    4844:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4848:	stccs	8, cr6, [r0], {28}
    484c:	bmi	19b8978 <blocksz@@Base+0x1991050>
    4850:	blmi	198dc58 <blocksz@@Base+0x1966330>
    4854:	andls	r4, r7, #2046820352	; 0x7a000000
    4858:	ldrbtmi	r4, [sl], #-2661	; 0xfffff59b
    485c:			; <UNDEFINED> instruction: 0xf8599208
    4860:			; <UNDEFINED> instruction: 0xf1058003
    4864:			; <UNDEFINED> instruction: 0xf8d8030a
    4868:			; <UNDEFINED> instruction: 0xf8dd2000
    486c:	bl	2ec8e4 <blocksz@@Base+0x2c4fbc>
    4870:	ldmdavs	lr, {r0, r1, r6, r7, r8, r9}
    4874:	and	r6, ip, pc, asr r8
    4878:	ldrdeq	lr, [r2, -r4]
    487c:	beq	140c94 <blocksz@@Base+0x11936c>
    4880:	svclt	0x0008428f
    4884:	andsle	r4, r9, r6, lsl #5
    4888:	bl	1c55350 <blocksz@@Base+0x1c2da28>
    488c:	svclt	0x00b80307
    4890:			; <UNDEFINED> instruction: 0xf8da46a2
    4894:	stccs	0, cr4, [r0], {-0}
    4898:			; <UNDEFINED> instruction: 0xf102d1ee
    489c:	andls	r0, r9, #24
    48a0:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48a4:	strmi	r9, [r4], -r9, lsl #20
    48a8:			; <UNDEFINED> instruction: 0xf0002800
    48ac:	movwcs	r8, #136	; 0x88
    48b0:	strvs	lr, [r2, -r4, asr #19]
    48b4:	movwcc	lr, #2500	; 0x9c4
    48b8:	andmi	pc, r0, sl, asr #17
    48bc:	ldrcc	r9, [r0], #-2822	; 0xfffff4fa
    48c0:	blx	9614a <blocksz@@Base+0x6e822>
    48c4:			; <UNDEFINED> instruction: 0xf7fd3105
    48c8:	blmi	12be8e8 <blocksz@@Base+0x1296fc0>
    48cc:	andge	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    48d0:	ldrdcc	pc, [r0], -sl
    48d4:	cmple	r0, r0, lsl #22
    48d8:	strcc	r9, [r1, #-2821]	; 0xfffff4fb
    48dc:	bicle	r4, r0, fp, lsr #5
    48e0:	blmi	117cad8 <blocksz@@Base+0x11551b0>
    48e4:	stmdbmi	r1, {r1, r7, r9, sl, lr}^
    48e8:			; <UNDEFINED> instruction: 0xf8594a42
    48ec:			; <UNDEFINED> instruction: 0xf8598001
    48f0:			; <UNDEFINED> instruction: 0xf8596002
    48f4:	blmi	1068908 <blocksz@@Base+0x1040fe0>
    48f8:	movwls	r4, #29819	; 0x747b
    48fc:	movweq	pc, #41220	; 0xa104	; <UNPREDICTABLE>
    4900:	bl	2de9d0 <blocksz@@Base+0x2b70a8>
    4904:	ldmdavs	sp, {r0, r1, r6, r7, r8, r9}
    4908:	bcs	1ea8c <_IO_stdin_used@@Base+0xd5d4>
    490c:			; <UNDEFINED> instruction: 0xf8d9d150
    4910:	movwcs	r2, #0
    4914:	ldrdne	pc, [r0], -r8
    4918:	blx	1e9524 <blocksz@@Base+0x1c1bfc>
    491c:	blls	1c392c <blocksz@@Base+0x19c004>
    4920:	blx	68d2a <blocksz@@Base+0x41402>
    4924:			; <UNDEFINED> instruction: 0xf1a23004
    4928:	blx	1455b0 <blocksz@@Base+0x11dc88>
    492c:	strcc	pc, [r1], #-771	; 0xfffffcfd
    4930:			; <UNDEFINED> instruction: 0x0c03ea4c
    4934:	msreq	CPSR_, #-2147483600	; 0x80000030
    4938:	vpmax.u8	d15, d3, d21
    493c:	vpmax.s8	d15, d2, d5
    4940:	movweq	lr, #14924	; 0x3a4c
    4944:			; <UNDEFINED> instruction: 0xf8da9002
    4948:			; <UNDEFINED> instruction: 0xf7fc0000
    494c:			; <UNDEFINED> instruction: 0xf8d8efbe
    4950:	movwcs	r2, #0
    4954:	svclt	0x00084299
    4958:	mulle	sl, r0, r2
    495c:	strtmi	r4, [sl], -r8, lsr #18
    4960:	andcs	r4, r1, fp, lsr r6
    4964:			; <UNDEFINED> instruction: 0xf7fd4479
    4968:	andcs	lr, r1, lr, lsl #17
    496c:	pop	{r0, r1, r3, ip, sp, pc}
    4970:	blls	168938 <blocksz@@Base+0x141010>
    4974:	bicle	r4, r1, r3, lsr #5
    4978:			; <UNDEFINED> instruction: 0x463be030
    497c:	stmdbls	r8, {r1, r4, r5, r9, sl, lr}
    4980:			; <UNDEFINED> instruction: 0xf7fd2001
    4984:			; <UNDEFINED> instruction: 0xf8dae880
    4988:	blcs	50990 <blocksz@@Base+0x29068>
    498c:	blmi	77c024 <blocksz@@Base+0x7546fc>
    4990:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4994:	blcs	1ea08 <_IO_stdin_used@@Base+0xd550>
    4998:			; <UNDEFINED> instruction: 0x4658d09e
    499c:			; <UNDEFINED> instruction: 0xf906f00b
    49a0:	addsle	r2, r9, r0, lsl #16
    49a4:			; <UNDEFINED> instruction: 0xf8d84620
    49a8:			; <UNDEFINED> instruction: 0xf0071000
    49ac:	ldr	pc, [r3, fp, lsr #29]
    49b0:	strtmi	r9, [sl], -r7, lsl #18
    49b4:	andcs	r4, r1, fp, lsr r6
    49b8:	stmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49bc:	ldmdbmi	r2, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    49c0:			; <UNDEFINED> instruction: 0x463b4632
    49c4:	ldrbtmi	r2, [r9], #-1
    49c8:	ldmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49cc:	andlt	r2, fp, r1
    49d0:	svchi	0x00f0e8bd
    49d4:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    49d8:	svc	0x00ccf7fc
    49dc:	strb	r2, [r5, r0]
    49e0:	andeq	r2, r2, r4, lsr #11
    49e4:	andeq	r0, r0, ip, ror r1
    49e8:	strdeq	r2, [r2], -ip
    49ec:	andeq	r0, r0, r4, lsr #3
    49f0:	andeq	sp, r0, r2, lsr #8
    49f4:	andeq	r0, r0, ip, asr r1
    49f8:	andeq	r0, r0, r0, lsr #3
    49fc:	muleq	r0, ip, r3
    4a00:	ldrdeq	sp, [r0], -r0
    4a04:	strdeq	r0, [r0], -r4
    4a08:	andeq	sp, r0, sl, ror #5
    4a0c:	andeq	sp, r0, lr, lsr r2
    4a10:	svcmi	0x00f0e92d
    4a14:	ldcmi	6, cr4, [pc], #524	; 4c28 <ntfs_mst_pre_write_fixup@plt+0x30d8>
    4a18:	ldmmi	pc!, {r1, r2, r3, r4, r9, sl, lr}	; <UNPREDICTABLE>
    4a1c:	ldrbtmi	fp, [ip], #-145	; 0xffffff6f
    4a20:	ldrmi	r4, [r5], -sl, lsl #13
    4a24:	ldmdavs	fp, {r0, r1, r5, fp, ip, lr}
    4a28:			; <UNDEFINED> instruction: 0xd01042b3
    4a2c:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
    4a30:			; <UNDEFINED> instruction: 0xd103429e
    4a34:	blcs	1262ae8 <blocksz@@Base+0x123b1c0>
    4a38:	rschi	pc, fp, r0
    4a3c:			; <UNDEFINED> instruction: 0x270148b7
    4a40:			; <UNDEFINED> instruction: 0xf7fc4478
    4a44:	shadd8mi	lr, r8, r8
    4a48:	pop	{r0, r4, ip, sp, pc}
    4a4c:	ldmdavc	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4a50:	mvnle	r2, r6, asr #22
    4a54:	andcc	r7, r1, #5439488	; 0x530000
    4a58:	mvnle	r2, r9, asr #22
    4a5c:	svccc	0x0001f812
    4a60:	mvnle	r2, ip, asr #22
    4a64:	blcs	1162bb8 <blocksz@@Base+0x113b290>
    4a68:	blmi	feb791f0 <blocksz@@Base+0xfeb518c8>
    4a6c:	movwls	r5, #55523	; 0xd8e3
    4a70:	cmplt	fp, #1769472	; 0x1b0000
    4a74:	stmdavs	r9, {r0, r1, r3, r5, r7, fp, sp, lr}
    4a78:			; <UNDEFINED> instruction: 0xf8da68ef
    4a7c:	bl	fecc4a94 <blocksz@@Base+0xfec9d16c>
    4a80:	bvs	ffa86a8c <blocksz@@Base+0xffa5f164>
    4a84:	stmdbeq	r0, {r0, r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    4a88:	svceq	0x0000f1b8
    4a8c:	stfeqd	f7, [r0], {121}	; 0x79
    4a90:	smlawthi	r7, r0, r2, pc	; <UNPREDICTABLE>
    4a94:	addgt	pc, ip, #14614528	; 0xdf0000
    4a98:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    4a9c:	andcs	r1, r1, r4
    4aa0:	stm	sp, {r0, r5, r7, r8, fp, lr}
    4aa4:	ldrbtmi	r1, [r9], #-136	; 0xffffff78
    4aa8:	svc	0x00ecf7fc
    4aac:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    4ab0:	vstrle	d2, [fp, #-4]
    4ab4:	strhne	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
    4ab8:			; <UNDEFINED> instruction: 0xf8da2001
    4abc:			; <UNDEFINED> instruction: 0xf8da2048
    4ac0:	tstls	r0, ip, asr #32
    4ac4:	ldrbtmi	r4, [r9], #-2457	; 0xfffff667
    4ac8:	svc	0x00dcf7fc
    4acc:			; <UNDEFINED> instruction: 0xf7ff4628
    4ad0:	blmi	fe60345c <blocksz@@Base+0xfe5dbb34>
    4ad4:	movwls	r5, #51427	; 0xc8e3
    4ad8:			; <UNDEFINED> instruction: 0x4607681b
    4adc:			; <UNDEFINED> instruction: 0xf8dab12b
    4ae0:			; <UNDEFINED> instruction: 0xf8da2000
    4ae4:	adcvs	r3, sl, r4
    4ae8:	andcs	r6, r0, #235	; 0xeb
    4aec:	stmib	sp, {r8, r9, sp}^
    4af0:	blmi	fe40d710 <blocksz@@Base+0xfe3e5de8>
    4af4:			; <UNDEFINED> instruction: 0xf8ba4990
    4af8:	stmiapl	r3!, {r1, r2, r3, r4, r5, sp}^
    4afc:	addslt	r5, r2, #6356992	; 0x610000
    4b00:			; <UNDEFINED> instruction: 0xc098f8db
    4b04:	movwcs	r9, #776	; 0x308
    4b08:	ldrd	pc, [r8], #-138	; 0xffffff76
    4b0c:	ldrdeq	pc, [ip], #-138	; 0xffffff76
    4b10:	stmdaeq	r2, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    4b14:	ldrd	pc, [r0], -r1
    4b18:	bl	102b340 <blocksz@@Base+0x1003a18>
    4b1c:	strbtmi	r0, [r1], -r3, lsl #6
    4b20:	vpmax.u8	d15, d14, d3
    4b24:			; <UNDEFINED> instruction: 0xf8d29307
    4b28:			; <UNDEFINED> instruction: 0xf1ae9000
    4b2c:	strbne	r0, [sl, r0, lsr #6]
    4b30:	andne	lr, sl, #3358720	; 0x334000
    4b34:	blx	22b358 <blocksz@@Base+0x203a30>
    4b38:	tstcs	r0, r3, lsl #6	; <UNPREDICTABLE>
    4b3c:	eoreq	pc, r0, r9, lsr #3
    4b40:	andcs	r4, r0, #1275068416	; 0x4c000000
    4b44:	andne	lr, r8, #3358720	; 0x334000
    4b48:			; <UNDEFINED> instruction: 0xf000fa0c
    4b4c:			; <UNDEFINED> instruction: 0xf1c99a0b
    4b50:	movwls	r0, #28960	; 0x7120
    4b54:	msreq	CPSR_, #-2147483597	; 0x80000033
    4b58:	vpmax.u8	d15, d3, d24
    4b5c:			; <UNDEFINED> instruction: 0xf101fa2c
    4b60:	vpmax.s8	d15, d9, d2
    4b64:	andls	r4, r9, #134217728	; 0x8000000
    4b68:	tstmi	r3, #28672	; 0x7000
    4b6c:	movwls	r9, #31241	; 0x7a09
    4b70:	vpmax.u8	d15, d14, d8
    4b74:	movwls	r4, #25354	; 0x630a
    4b78:	blx	3293a4 <blocksz@@Base+0x301a7c>
    4b7c:	andls	pc, r8, #-1879048192	; 0x90000000
    4b80:	stmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    4b84:	andne	lr, r8, #3620864	; 0x374000
    4b88:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
    4b8c:	svclt	0x0008454a
    4b90:	svclt	0x002c4541
    4b94:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4b98:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4b9c:			; <UNDEFINED> instruction: 0xf000429e
    4ba0:	svccs	0x000080b0
    4ba4:	svcge	0x004ff47f
    4ba8:			; <UNDEFINED> instruction: 0x46284631
    4bac:	svc	0x00d0f7fc
    4bb0:	stmdacs	r0, {r7, r9, sl, lr}
    4bb4:	addhi	pc, pc, r0, asr #32
    4bb8:	stmiapl	r2!, {r5, r6, r9, fp, lr}
    4bbc:	adcsmi	r6, r2, #1179648	; 0x120000
    4bc0:	ldrbmi	sp, [r1], -ip, ror #18
    4bc4:			; <UNDEFINED> instruction: 0xf7ff4658
    4bc8:	strcs	pc, [r1, -pc, lsr #23]
    4bcc:	andls	r4, r6, r3, lsl #12
    4bd0:			; <UNDEFINED> instruction: 0xf43f2800
    4bd4:			; <UNDEFINED> instruction: 0xf8baaf38
    4bd8:	strtmi	r0, [r9], -r4, asr #32
    4bdc:			; <UNDEFINED> instruction: 0x461d4632
    4be0:	subcs	lr, r0, r3, lsl #22
    4be4:	mrc	7, 3, APSR_nzcv, cr6, cr12, {7}
    4be8:	ldrbmi	r4, [r1], -sl, lsr #12
    4bec:			; <UNDEFINED> instruction: 0xf7ff4658
    4bf0:	stmdacs	r0, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    4bf4:	strbmi	fp, [sl], -ip, lsl #30
    4bf8:	strmi	r2, [r7], -r0, lsl #4
    4bfc:	bmi	14310ac <blocksz@@Base+0x1409784>
    4c00:	stmiapl	r2!, {r0, r1, r2, r6, r9, sl, lr}
    4c04:	bcs	1ec54 <_IO_stdin_used@@Base+0xd79c>
    4c08:	stmdals	r6, {r1, r4, r5, r6, ip, lr, pc}
    4c0c:	mrc	7, 2, APSR_nzcv, cr6, cr12, {7}
    4c10:	stmdavc	fp!, {r0, r3, r4, r8, r9, sl, sp, lr, pc}^
    4c14:	blcs	138bdc4 <blocksz@@Base+0x136449c>
    4c18:	svcge	0x0010f47f
    4c1c:	svccc	0x0001f812
    4c20:			; <UNDEFINED> instruction: 0xf47f2b44
    4c24:	ldmdavc	r3, {r0, r1, r3, r8, r9, sl, fp, sp, pc}^
    4c28:			; <UNDEFINED> instruction: 0xf47f2b58
    4c2c:	bmi	f30850 <blocksz@@Base+0xf08f28>
    4c30:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4c34:	stmiapl	r2!, {r1, r2, r3, r4, r5, r8, r9, fp, lr}
    4c38:	stmiapl	r3!, {r0, r2, r3, r9, ip, pc}^
    4c3c:	blls	369874 <blocksz@@Base+0x341f4c>
    4c40:	bicslt	r6, r3, fp, lsl r8
    4c44:			; <UNDEFINED> instruction: 0xf8da68aa
    4c48:	stmiavs	fp!, {ip}^
    4c4c:	ldrdeq	pc, [r4], -sl
    4c50:	smlsdls	lr, r7, sl, r1
    4c54:	streq	lr, [r0, -r3, ror #22]
    4c58:	ldmib	sp, {r0, r1, r2, r3, r8, r9, sl, ip, pc}^
    4c5c:	svccs	0x0000780e
    4c60:	smusdxeq	r0, r8, r1
    4c64:	svcmi	0x0037db41
    4c68:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    4c6c:	andcs	r1, r1, r2
    4c70:	smladxls	r0, r5, r9, r4
    4c74:			; <UNDEFINED> instruction: 0xf7fc4479
    4c78:	strtmi	lr, [r9], -r6, lsl #30
    4c7c:	eoreq	pc, r0, fp, lsl #2
    4c80:	blx	fe6c2c84 <blocksz@@Base+0xfe69b35c>
    4c84:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
    4c88:	blcs	164ac <_IO_stdin_used@@Base+0x4ff4>
    4c8c:			; <UNDEFINED> instruction: 0xf8dad089
    4c90:			; <UNDEFINED> instruction: 0xf8da2000
    4c94:	adcvs	r3, sl, r4
    4c98:	str	r6, [r2, fp, ror #1]
    4c9c:	ldrbmi	r4, [r1], -sl, lsr #12
    4ca0:			; <UNDEFINED> instruction: 0xf7ff4658
    4ca4:	stmdacs	r0, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    4ca8:	strbmi	fp, [sl], -ip, lsl #30
    4cac:	strmi	r2, [r7], -r0, lsl #4
    4cb0:			; <UNDEFINED> instruction: 0xf43f2a00
    4cb4:	bmi	8b07dc <blocksz@@Base+0x888eb4>
    4cb8:	stmiapl	r2!, {r0, r1, r2, r6, r9, sl, lr}
    4cbc:	bcs	1ed0c <_IO_stdin_used@@Base+0xd854>
    4cc0:	mcrge	4, 6, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    4cc4:	ldrbmi	r4, [r2], -fp, lsr #12
    4cc8:			; <UNDEFINED> instruction: 0x01acf10b
    4ccc:	andslt	r4, r1, r8, asr r6
    4cd0:	svcmi	0x00f0e8bd
    4cd4:	ldmdami	sp, {r1, r3, r5, r6, sl, sp, lr, pc}
    4cd8:	ldrbtmi	r2, [r8], #-1793	; 0xfffff8ff
    4cdc:	mcr	7, 2, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4ce0:			; <UNDEFINED> instruction: 0xf8dfe6b1
    4ce4:	ldrbtmi	ip, [ip], #108	; 0x6c
    4ce8:	svcmi	0x001ae6d7
    4cec:			; <UNDEFINED> instruction: 0xe7bc447f
    4cf0:	blls	196640 <blocksz@@Base+0x16ed18>
    4cf4:			; <UNDEFINED> instruction: 0x01acf10b
    4cf8:			; <UNDEFINED> instruction: 0xf7ff4658
    4cfc:			; <UNDEFINED> instruction: 0x4607fc57
    4d00:	ldmdbmi	r5, {r0, r1, r7, r8, r9, sl, sp, lr, pc}
    4d04:	strtmi	r2, [r8], -r4, lsl #4
    4d08:			; <UNDEFINED> instruction: 0xf7fc4479
    4d0c:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    4d10:			; <UNDEFINED> instruction: 0xe746d095
    4d14:			; <UNDEFINED> instruction: 0x000223be
    4d18:	andeq	r0, r0, r0, lsl #4
    4d1c:	andeq	sp, r0, r8, lsr #6
    4d20:	andeq	r0, r0, ip, asr r1
    4d24:	andeq	sp, r0, ip, lsr r2
    4d28:	andeq	sp, r0, r6, lsr r2
    4d2c:	andeq	sp, r0, r2, asr r2
    4d30:	andeq	r0, r0, r0, ror #3
    4d34:	ldrdeq	r0, [r0], -ip
    4d38:	andeq	r0, r0, r0, lsr #3
    4d3c:	andeq	r0, r0, r4, lsr #3
    4d40:	andeq	r0, r0, ip, ror r1
    4d44:	andeq	sp, r0, ip, rrx
    4d48:	strheq	sp, [r0], -ip
    4d4c:	andeq	sp, r0, r2, asr #1
    4d50:	andeq	sp, r0, sl, lsr #14
    4d54:	andeq	sp, r0, r4, lsr #14
    4d58:	andeq	ip, r0, r0, ror #27
    4d5c:	svcmi	0x00f0e92d
    4d60:	ldclmi	6, cr4, [sl, #-516]!	; 0xfffffdfc
    4d64:	ldmdami	sl!, {r3, r4, r7, r9, sl, lr}^
    4d68:	ldrbtmi	fp, [sp], #-135	; 0xffffff79
    4d6c:	ldrmi	r4, [r6], -ip, lsl #12
    4d70:	ldmdavs	fp!, {r0, r1, r2, r3, r5, fp, ip, lr}
    4d74:			; <UNDEFINED> instruction: 0xdc352b01
    4d78:	ldrhge	pc, [r0], #-129	; 0xffffff7f	; <UNPREDICTABLE>
    4d7c:			; <UNDEFINED> instruction: 0xf8da4492
    4d80:	ldrmi	r3, [r8], -r0
    4d84:			; <UNDEFINED> instruction: 0xff9cf7fe
    4d88:	strcs	fp, [r1, #-2336]	; 0xfffff6e0
    4d8c:	andlt	r4, r7, r8, lsr #12
    4d90:	svchi	0x00f0e8bd
    4d94:	ldrdcs	pc, [r0], -r8
    4d98:	mvnsle	r4, #805306377	; 0x30000009
    4d9c:	smmlaeq	fp, r1, fp, r9
    4da0:	blmi	1b39574 <blocksz@@Base+0x1b11c4c>
    4da4:			; <UNDEFINED> instruction: 0x2110e9dd
    4da8:	bl	9b15c <blocksz@@Base+0x73834>
    4dac:	movwls	r0, #23041	; 0x5a01
    4db0:	ldrmi	r6, [sl, #2075]	; 0x81b
    4db4:	stmiale	r8!, {r2, r8, r9, ip, pc}^
    4db8:	bleq	bf9d8 <blocksz@@Base+0x980b0>
    4dbc:	strbmi	r4, [r1], -sl, lsl #12
    4dc0:			; <UNDEFINED> instruction: 0xf7fc4658
    4dc4:	blls	14041c <blocksz@@Base+0x118af4>
    4dc8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4dcc:	ldmdavs	fp!, {r2, r3, r4, r5, r6, r8, ip, lr, pc}
    4dd0:	vldrle	d18, [fp, #4]
    4dd4:	ldrbtmi	r4, [sl], #-2656	; 0xfffff5a0
    4dd8:	andcs	r4, r1, r0, ror #18
    4ddc:			; <UNDEFINED> instruction: 0xf7fc4479
    4de0:			; <UNDEFINED> instruction: 0xe7d3ee52
    4de4:	andcs	r4, r1, lr, asr r9
    4de8:	ldrsblt	pc, [r8, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    4dec:	ldrsbge	pc, [r8], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    4df0:			; <UNDEFINED> instruction: 0xf8d45869
    4df4:			; <UNDEFINED> instruction: 0xf8d1e05c
    4df8:			; <UNDEFINED> instruction: 0xf855c000
    4dfc:	blx	388e30 <blocksz@@Base+0x361508>
    4e00:			; <UNDEFINED> instruction: 0xf1acf30c
    4e04:	blx	28868c <blocksz@@Base+0x260d64>
    4e08:	blx	2c4648 <blocksz@@Base+0x29cd20>
    4e0c:	tstls	r4, ip, lsl #4	; <UNPREDICTABLE>
    4e10:	movweq	lr, #59971	; 0xea43
    4e14:			; <UNDEFINED> instruction: 0xf1cc9911
    4e18:	blx	a886a0 <blocksz@@Base+0xa60d78>
    4e1c:	b	110465c <blocksz@@Base+0x10dcd34>
    4e20:	tstls	r3, lr, lsl #6
    4e24:			; <UNDEFINED> instruction: 0xf8b49904
    4e28:	stmdavs	r9, {r2, r4, r6, sp, lr, pc}
    4e2c:	vmlscs.f32	s29, s28, s30
    4e30:	stfeqd	f7, [r0], #-772	; 0xfffffcfc
    4e34:	beq	3bfa84 <blocksz@@Base+0x39815c>
    4e38:			; <UNDEFINED> instruction: 0xf1439104
    4e3c:	ldmdbls	r0, {r8, r9, fp}
    4e40:	blx	2eba58 <blocksz@@Base+0x2c4130>
    4e44:	tstls	r2, ip, lsl #24	; <UNPREDICTABLE>
    4e48:	vpmax.s8	d15, d3, d26
    4e4c:	b	10a06d8 <blocksz@@Base+0x1078db0>
    4e50:			; <UNDEFINED> instruction: 0xf8d4020c
    4e54:			; <UNDEFINED> instruction: 0xf1a3e064
    4e58:	blx	ac7ee0 <blocksz@@Base+0xaa05b8>
    4e5c:	blx	b03e94 <blocksz@@Base+0xadc56c>
    4e60:	b	10c1a74 <blocksz@@Base+0x109a14c>
    4e64:	stmib	sp, {r2, r3, r9}^
    4e68:	ldmdbmi	pc!, {r9, sl, fp, ip}	; <UNPREDICTABLE>
    4e6c:			; <UNDEFINED> instruction: 0xf7fc4479
    4e70:	ldmdavs	fp!, {r1, r3, r9, sl, fp, sp, lr, pc}
    4e74:	ldrhge	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    4e78:	ldrtmi	r2, [r2], #2817	; 0xb01
    4e7c:	svcge	0x007ff77f
    4e80:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
    4e84:	ldcl	7, cr15, [r6, #-1008]!	; 0xfffffc10
    4e88:			; <UNDEFINED> instruction: 0x3110e9dd
    4e8c:			; <UNDEFINED> instruction: 0xf00718f0
    4e90:			; <UNDEFINED> instruction: 0xf8dafc39
    4e94:			; <UNDEFINED> instruction: 0xf8d80000
    4e98:	addsmi	r3, r8, #0
    4e9c:			; <UNDEFINED> instruction: 0xf7fed309
    4ea0:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    4ea4:	svcge	0x0071f43f
    4ea8:	smmlaeq	fp, r1, fp, r9
    4eac:	svcge	0x006df47f
    4eb0:	stmdami	pc!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    4eb4:			; <UNDEFINED> instruction: 0xf7fc4478
    4eb8:	blmi	9c0438 <blocksz@@Base+0x998b10>
    4ebc:	stmiapl	fp!, {r4, r5, r9, sl, lr}^
    4ec0:			; <UNDEFINED> instruction: 0xf0076819
    4ec4:	smmul	sl, pc, ip	; <UNPREDICTABLE>
    4ec8:			; <UNDEFINED> instruction: 0x46599a11
    4ecc:	andeq	lr, sl, r6, lsl #22
    4ed0:	blls	40b940 <blocksz@@Base+0x3e4018>
    4ed4:			; <UNDEFINED> instruction: 0xf7fc1ad2
    4ed8:	bls	480270 <blocksz@@Base+0x458948>
    4edc:	ldrbmi	r4, [r8], -r1, asr #12
    4ee0:	ldcl	7, cr15, [r8], #1008	; 0x3f0
    4ee4:	strhcc	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    4ee8:	ldmdbls	r1, {r1, r4, r5, r7, r8, fp, sp, lr}
    4eec:	strmi	r2, [sl], #-2821	; 0xfffff4fb
    4ef0:			; <UNDEFINED> instruction: 0xd10661b2
    4ef4:			; <UNDEFINED> instruction: 0x300ef8b8
    4ef8:	addmi	r8, fp, #3136	; 0xc40
    4efc:	movwcc	fp, #7940	; 0x1f04
    4f00:			; <UNDEFINED> instruction: 0xf8d88533
    4f04:	blcs	c10f0c <blocksz@@Base+0xbe95e4>
    4f08:	bhi	1cf4b18 <blocksz@@Base+0x1ccd1f0>
    4f0c:	rsbshi	r3, r3, #67108864	; 0x4000000
    4f10:	blcs	5f004 <blocksz@@Base+0x376dc>
    4f14:	ldmdbmi	r7, {r0, r3, r8, sl, fp, ip, lr, pc}
    4f18:	ldrbtmi	r2, [r9], #-1
    4f1c:	ldc	7, cr15, [r2, #1008]!	; 0x3f0
    4f20:			; <UNDEFINED> instruction: 0x46589b11
    4f24:			; <UNDEFINED> instruction: 0xf0070059
    4f28:	blls	183ee4 <blocksz@@Base+0x15c5bc>
    4f2c:			; <UNDEFINED> instruction: 0xf1044632
    4f30:			; <UNDEFINED> instruction: 0x46480110
    4f34:			; <UNDEFINED> instruction: 0xf7ff681b
    4f38:	ldmdavs	fp!, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    4f3c:	strmi	r2, [r5], -r1, lsl #22
    4f40:	svcge	0x0024f77f
    4f44:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
    4f48:	svclt	0x0000e746
    4f4c:	andeq	r2, r2, r2, ror r0
    4f50:	andeq	r0, r0, ip, asr r1
    4f54:	andeq	r0, r0, r0, lsl #4
    4f58:	andeq	ip, r0, lr, ror #31
    4f5c:	andeq	sp, r0, ip, lsl #1
    4f60:	andeq	r0, r0, r0, lsr #3
    4f64:	ldrdeq	r0, [r0], -ip
    4f68:	andeq	ip, r0, r4, ror #30
    4f6c:	andeq	ip, r0, lr, ror pc
    4f70:	andeq	ip, r0, r0, ror #30
    4f74:	andeq	ip, r0, r2, lsr #30
    4f78:	andeq	ip, r0, r2, ror lr
    4f7c:	svcmi	0x00f0e92d
    4f80:			; <UNDEFINED> instruction: 0xf8dfb089
    4f84:	strmi	r9, [ip], -r0, asr #4
    4f88:	ldrmi	r9, [r7], -r5
    4f8c:	ldrbtmi	r4, [r9], #2190	; 0x88e
    4f90:	ldcls	3, cr9, [r3, #-16]
    4f94:	andhi	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    4f98:	ldrdcc	pc, [r0], -r8
    4f9c:			; <UNDEFINED> instruction: 0xdc602b01
    4fa0:	ldrhvs	pc, [r0], #-129	; 0xffffff7f	; <UNPREDICTABLE>
    4fa4:			; <UNDEFINED> instruction: 0x076b4416
    4fa8:	blmi	fe2393d8 <blocksz@@Base+0xfe211ab0>
    4fac:			; <UNDEFINED> instruction: 0xf8599a12
    4fb0:	bl	90fc4 <blocksz@@Base+0x6969c>
    4fb4:			; <UNDEFINED> instruction: 0xf8d30a05
    4fb8:	movwls	r9, #24576	; 0x6000
    4fbc:	stmdble	r4, {r1, r3, r6, r7, r8, sl, lr}
    4fc0:	strtmi	r2, [r0], -r1, lsl #8
    4fc4:	pop	{r0, r3, ip, sp, pc}
    4fc8:	ldmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4fcc:	blcs	fe00b2bc <blocksz@@Base+0xfdfe3994>
    4fd0:	movwls	r4, #30355	; 0x7693
    4fd4:	addshi	pc, r8, r0
    4fd8:	stmdbls	r4, {r1, r3, r5, r9, sl, lr}
    4fdc:			; <UNDEFINED> instruction: 0xf7fc4658
    4fe0:	blls	200200 <blocksz@@Base+0x1d88d8>
    4fe4:			; <UNDEFINED> instruction: 0xf0402800
    4fe8:	blcs	c25250 <blocksz@@Base+0xbfd928>
    4fec:	bhi	1ef93fc <blocksz@@Base+0x1ed1ad4>
    4ff0:	rsbshi	r3, fp, #1024	; 0x400
    4ff4:	strhcc	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    4ff8:			; <UNDEFINED> instruction: 0xf0002b05
    4ffc:	blls	4a5368 <blocksz@@Base+0x47da40>
    5000:	andeq	lr, r5, #173056	; 0x2a400
    5004:	tsteq	sl, r7, lsl #22
    5008:	bne	ff496970 <blocksz@@Base+0xff46f048>
    500c:	mcrr	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    5010:	ldrdcc	pc, [r0], -r8
    5014:	blcs	5f704 <blocksz@@Base+0x37ddc>
    5018:	andeq	lr, r5, #165888	; 0x28800
    501c:	stfles	f6, [r8, #-744]	; 0xfffffd18
    5020:	andcs	r4, r1, fp, ror #18
    5024:			; <UNDEFINED> instruction: 0xf7fc4479
    5028:	strtmi	lr, [r9], -lr, lsr #26
    502c:			; <UNDEFINED> instruction: 0xf0074658
    5030:	blls	1c3ddc <blocksz@@Base+0x19c4b4>
    5034:	tsteq	r0, r4, lsl #2	; <UNPREDICTABLE>
    5038:	stmdals	r5, {r1, r3, r4, r5, r9, sl, lr}
    503c:			; <UNDEFINED> instruction: 0xf7ff681b
    5040:			; <UNDEFINED> instruction: 0xf8d8fce7
    5044:	blcs	5104c <blocksz@@Base+0x29724>
    5048:	ldcle	6, cr4, [sl, #16]!
    504c:	ldrbtmi	r4, [sl], #-2657	; 0xfffff59f
    5050:	andcs	r4, r1, r1, ror #18
    5054:			; <UNDEFINED> instruction: 0xf7fc4479
    5058:			; <UNDEFINED> instruction: 0x4620ed16
    505c:	pop	{r0, r3, ip, sp, pc}
    5060:	ldmdbmi	lr, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    5064:			; <UNDEFINED> instruction: 0xf8d42001
    5068:			; <UNDEFINED> instruction: 0xf8d4c05c
    506c:			; <UNDEFINED> instruction: 0xf859e058
    5070:			; <UNDEFINED> instruction: 0xf8df1001
    5074:	stmdavs	lr, {r2, r3, r5, r6, r8, sp, pc}
    5078:	andne	pc, sl, r9, asr r8	; <UNPREDICTABLE>
    507c:	vpmax.u8	d15, d6, d12
    5080:	stfeqd	f7, [r0], #-664	; 0xfffffd68
    5084:	stc2	10, cr15, [ip], {14}	; <UNPREDICTABLE>
    5088:	b	10ea49c <blocksz@@Base+0x10c2b74>
    508c:			; <UNDEFINED> instruction: 0xf1c6030c
    5090:	blx	b88118 <blocksz@@Base+0xb607f0>
    5094:	blx	3c40cc <blocksz@@Base+0x39c7a4>
    5098:	b	11018b8 <blocksz@@Base+0x10d9f90>
    509c:			; <UNDEFINED> instruction: 0xf8b4030c
    50a0:	mrcls	0, 0, ip, cr2, cr4, {2}
    50a4:	b	13df0d0 <blocksz@@Base+0x13b77a8>
    50a8:	bl	4901e0 <blocksz@@Base+0x4688b8>
    50ac:	strls	r0, [r2], -ip, lsl #20
    50b0:	bleq	415c4 <blocksz@@Base+0x19c9c>
    50b4:	abseqdm	f7, f1
    50b8:	ldrdgt	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    50bc:	vpmax.s8	d15, d1, d26
    50c0:			; <UNDEFINED> instruction: 0xf1a1465b
    50c4:	sbcmi	r0, fp, r0, lsr #12
    50c8:	blx	2e0954 <blocksz@@Base+0x2b902c>
    50cc:	blx	b0490c <blocksz@@Base+0xadcfe4>
    50d0:	b	10c28f0 <blocksz@@Base+0x109afc8>
    50d4:	stmib	sp, {r1, r2, r3, r9}^
    50d8:	teqmi	r2, #0, 24
    50dc:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    50e0:	ldcl	7, cr15, [r0], {252}	; 0xfc
    50e4:	ldrdcc	pc, [r0], -r8
    50e8:	ldrhvs	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    50ec:	ldrtmi	r2, [lr], #-2817	; 0xfffff4ff
    50f0:	svcge	0x0059f77f
    50f4:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    50f8:	ldc	7, cr15, [ip], #-1008	; 0xfffffc10
    50fc:			; <UNDEFINED> instruction: 0x46299b12
    5100:			; <UNDEFINED> instruction: 0xf00718f8
    5104:			; <UNDEFINED> instruction: 0xe74efaff
    5108:			; <UNDEFINED> instruction: 0x46588ab2
    510c:			; <UNDEFINED> instruction: 0xf7fc9904
    5110:	blls	2000d0 <blocksz@@Base+0x1d87a8>
    5114:			; <UNDEFINED> instruction: 0xf43f2800
    5118:			; <UNDEFINED> instruction: 0xf8d8af6d
    511c:	stmdblt	sl, {sp}
    5120:	strb	r2, [lr, -r0, lsl #8]
    5124:			; <UNDEFINED> instruction: 0x20188ab1
    5128:	andls	r4, r0, sl, lsl r6
    512c:	andcs	r2, r1, r0, lsl #7
    5130:	stmdbmi	lr!, {r0, r8, ip, pc}
    5134:			; <UNDEFINED> instruction: 0xf7fc4479
    5138:	stccs	12, cr14, [r0, #-664]	; 0xfffffd68
    513c:	blls	4b9244 <blocksz@@Base+0x49191c>
    5140:			; <UNDEFINED> instruction: 0x5cfa9904
    5144:			; <UNDEFINED> instruction: 0xf811465f
    5148:			; <UNDEFINED> instruction: 0x1c7b0b01
    514c:	teqle	r7, r0	; <illegal shifter operand>
    5150:	andcs	r4, r0, #788529152	; 0x2f000000
    5154:			; <UNDEFINED> instruction: 0xb010f8dd
    5158:			; <UNDEFINED> instruction: 0xe00546ba
    515c:	blvc	831b0 <blocksz@@Base+0x5b888>
    5160:	bleq	831ac <blocksz@@Base+0x5b884>
    5164:	smlabble	r3, r7, r2, r4
    5168:			; <UNDEFINED> instruction: 0xf102459a
    516c:	mvnsle	r0, r1, lsl #4
    5170:	andslt	pc, r0, sp, asr #17
    5174:			; <UNDEFINED> instruction: 0x462b491e
    5178:	ldrbtmi	r2, [r9], #-1
    517c:	stc	7, cr15, [r2], {252}	; 0xfc
    5180:	stmdals	r4, {r0, r3, r5, r9, sl, lr}
    5184:	blx	fefc11a8 <blocksz@@Base+0xfef99880>
    5188:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    518c:	bl	ffcc3184 <blocksz@@Base+0xffc9b85c>
    5190:			; <UNDEFINED> instruction: 0xf8b49a06
    5194:			; <UNDEFINED> instruction: 0x46303050
    5198:	bne	ff25f1e4 <blocksz@@Base+0xff2378bc>
    519c:	blx	fecc11c0 <blocksz@@Base+0xfec99898>
    51a0:	ldrdcc	pc, [r0], -r8
    51a4:			; <UNDEFINED> instruction: 0xddbb2b01
    51a8:	strcs	r4, [r0], #-2579	; 0xfffff5ed
    51ac:	smlsldx	r4, pc, sl, r4	; <UNPREDICTABLE>
    51b0:	ldmibhi	r2!, {r0, r1, r3, r4, r5, r8, sl, fp, pc}^
    51b4:	addslt	r3, fp, #1024	; 0x400
    51b8:	svclt	0x00084293
    51bc:			; <UNDEFINED> instruction: 0xe71e853b
    51c0:	ldrb	r2, [r7, r0, lsl #4]
    51c4:	andeq	r1, r2, lr, asr #28
    51c8:	andeq	r0, r0, ip, asr r1
    51cc:	andeq	r0, r0, r0, lsl #4
    51d0:			; <UNDEFINED> instruction: 0x0000cebc
    51d4:	andeq	ip, r0, lr, lsr #28
    51d8:	andeq	ip, r0, r4, lsl lr
    51dc:	andeq	r0, r0, r0, lsr #3
    51e0:	ldrdeq	r0, [r0], -ip
    51e4:	strdeq	ip, [r0], -r2
    51e8:	andeq	ip, r0, sl, lsl #26
    51ec:	andeq	ip, r0, r4, asr sp
    51f0:	andeq	ip, r0, lr, lsr #26
    51f4:	andeq	ip, r0, sl, asr #26
    51f8:	andeq	ip, r0, r8, lsl ip
    51fc:	svcmi	0x00f0e92d
    5200:	ldcmi	6, cr4, [pc], #-28	; 51ec <ntfs_mst_pre_write_fixup@plt+0x369c>
    5204:	ldmdami	pc!, {r3, r4, r7, r9, sl, lr}	; <UNPREDICTABLE>
    5208:	ldrbtmi	fp, [ip], #-131	; 0xffffff7d
    520c:	ldrmi	r4, [r6], -sp, lsl #12
    5210:	andge	pc, r0, r4, asr r8	; <UNPREDICTABLE>
    5214:	stcls	6, cr4, [ip], {35}	; 0x23
    5218:	ldrdcc	pc, [r0], -sl
    521c:			; <UNDEFINED> instruction: 0xdc122b01
    5220:	ldrhls	pc, [r0], #-129	; 0xffffff7f	; <UNPREDICTABLE>
    5224:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
    5228:			; <UNDEFINED> instruction: 0xf8d94491
    522c:			; <UNDEFINED> instruction: 0xf6442000
    5230:			; <UNDEFINED> instruction: 0xf6c56349
    5234:	addsmi	r0, sl, #68, 6	; 0x10000001
    5238:			; <UNDEFINED> instruction: 0xf04fd028
    523c:	strbmi	r0, [r8], -r1, lsl #18
    5240:	pop	{r0, r1, ip, sp, pc}
    5244:	blls	36920c <blocksz@@Base+0x3418e4>
    5248:	strls	r2, [r0], #-1
    524c:	ldmib	r1, {r0, r8, r9, ip, pc}^
    5250:	pushmi	{r3, r4, r8, r9, sp}
    5254:			; <UNDEFINED> instruction: 0xf7fc4479
    5258:			; <UNDEFINED> instruction: 0xf8daec16
    525c:			; <UNDEFINED> instruction: 0xf8b53000
    5260:	blcs	693a8 <blocksz@@Base+0x41a80>
    5264:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
    5268:	cfldrdle	mvd4, [lr, #708]	; 0x2c4
    526c:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    5270:	bl	fe043268 <blocksz@@Base+0xfe01b940>
    5274:	ldmdbne	r0!, {r0, r2, r3, r8, fp, ip, pc}
    5278:	blx	114129c <blocksz@@Base+0x1119974>
    527c:	ldrdcs	pc, [r0], -r9
    5280:	movtvs	pc, #38468	; 0x9644	; <UNPREDICTABLE>
    5284:	movteq	pc, #18117	; 0x46c5	; <UNPREDICTABLE>
    5288:			; <UNDEFINED> instruction: 0xd1d6429a
    528c:	ldrbeq	r9, [sl, -sp, lsl #22]
    5290:	stmiane	r3!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}^
    5294:	ldmle	r0, {r0, r1, r3, r4, r6, r8, sl, lr}^
    5298:	bls	356370 <blocksz@@Base+0x32ea48>
    529c:	strtmi	r4, [r0], -r1, asr #12
    52a0:	bl	943298 <blocksz@@Base+0x91b970>
    52a4:	ldmdblt	r8, {r0, r7, r9, sl, lr}^
    52a8:	ldrdcc	pc, [r0], -sl
    52ac:	vstrle	d18, [r6, #4]
    52b0:	ldrbtmi	r4, [sl], #-2583	; 0xfffff5e9
    52b4:	andcs	r4, r1, r7, lsl r9
    52b8:			; <UNDEFINED> instruction: 0xf7fc4479
    52bc:	ldr	lr, [lr, r4, ror #23]!
    52c0:	bls	356bcc <blocksz@@Base+0x32f2a4>
    52c4:			; <UNDEFINED> instruction: 0xf7fc4620
    52c8:			; <UNDEFINED> instruction: 0xf8daeb06
    52cc:	blcs	512d4 <blocksz@@Base+0x299ac>
    52d0:	ldmdami	r1, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
    52d4:			; <UNDEFINED> instruction: 0xf7fc4478
    52d8:	stmdbls	sp, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
    52dc:			; <UNDEFINED> instruction: 0xf0074620
    52e0:			; <UNDEFINED> instruction: 0x465bfa11
    52e4:			; <UNDEFINED> instruction: 0xf1054632
    52e8:			; <UNDEFINED> instruction: 0x46380110
    52ec:	blx	fe4432f2 <blocksz@@Base+0xfe41b9ca>
    52f0:	ldrdcc	pc, [r0], -sl
    52f4:	strmi	r2, [r1], r1, lsl #22
    52f8:	bmi	23c984 <blocksz@@Base+0x21505c>
    52fc:			; <UNDEFINED> instruction: 0xe7d9447a
    5300:	ldrdeq	r1, [r2], -r2
    5304:	andeq	r0, r0, ip, asr r1
    5308:	andeq	ip, r0, ip, asr #25
    530c:	ldrdeq	ip, [r0], -sl
    5310:	andeq	ip, r0, r2, lsl fp
    5314:			; <UNDEFINED> instruction: 0x0000ccb4
    5318:	andeq	ip, r0, r8, lsl #25
    531c:	andeq	ip, r0, ip, lsl ip
    5320:	svcmi	0x00f0e92d
    5324:	ldrmi	r4, [r7], -ip, lsl #12
    5328:	strhne	pc, [sl], #-129	; 0xffffff7f	; <UNPREDICTABLE>
    532c:	strhcs	pc, [r6], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    5330:	stclmi	0, cr11, [fp, #-540]!	; 0xfffffde4
    5334:	addsmi	r4, r1, #160432128	; 0x9900000
    5338:	ldrbtmi	r9, [sp], #-5
    533c:	andle	r9, r3, r1, lsl lr
    5340:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
    5344:	bl	5c333c <blocksz@@Base+0x59ba14>
    5348:			; <UNDEFINED> instruction: 0xf8554b67
    534c:			; <UNDEFINED> instruction: 0xf8d88003
    5350:	blcs	51358 <blocksz@@Base+0x29a30>
    5354:			; <UNDEFINED> instruction: 0xf8b4dc34
    5358:	bl	1cd4a0 <blocksz@@Base+0x1a5b78>
    535c:			; <UNDEFINED> instruction: 0xf8db0b02
    5360:	ldmdbls	r0, {r2, ip, sp}
    5364:	ldrtmi	r4, [r1], #-1043	; 0xfffffbed
    5368:	vqsub.s8	d4, d16, d9
    536c:	ldrbeq	r8, [r2, -sp, lsl #1]!
    5370:			; <UNDEFINED> instruction: 0xf04fd005
    5374:	ldrbmi	r0, [r8], -r1, lsl #22
    5378:	pop	{r0, r1, r2, ip, sp, pc}
    537c:	bmi	16e9344 <blocksz@@Base+0x16c1a1c>
    5380:	stmdavs	sl!, {r0, r2, r3, r5, r7, fp, ip, lr}
    5384:	mvnsle	r4, #-1610612727	; 0xa0000009
    5388:			; <UNDEFINED> instruction: 0xf7fe4638
    538c:	stmdacs	r0, {r0, r1, r9, sl, fp, ip, sp, lr, pc}
    5390:	blls	439b54 <blocksz@@Base+0x41222c>
    5394:			; <UNDEFINED> instruction: 0x46494632
    5398:	beq	fffbc <blocksz@@Base+0xd8694>
    539c:			; <UNDEFINED> instruction: 0xf7fc4650
    53a0:	strmi	lr, [r3], r6, lsr #21
    53a4:	cmnle	r9, r0, lsl #16
    53a8:	ldrdcs	pc, [r0], -r8
    53ac:			; <UNDEFINED> instruction: 0xdde22a01
    53b0:	ldrbtmi	r4, [sl], #-2639	; 0xfffff5b1
    53b4:	andcs	r4, r1, pc, asr #18
    53b8:			; <UNDEFINED> instruction: 0xf7fc4479
    53bc:	ldrb	lr, [sl, r4, ror #22]
    53c0:	andcs	r4, r1, sp, asr #22
    53c4:	ldrsbgt	pc, [ip], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    53c8:	stmiapl	sl!, {r0, r5, r7, r8, sl, fp, sp, lr}^
    53cc:	ldmdavs	r2, {r0, r1, r3, r6, r8, r9, fp, lr}
    53d0:	blx	31b784 <blocksz@@Base+0x2f3e5c>
    53d4:			; <UNDEFINED> instruction: 0xf1a2fb02
    53d8:	blx	48460 <blocksz@@Base+0x20b38>
    53dc:	strls	pc, [r3], -ip, lsl #24
    53e0:	bleq	33fd14 <blocksz@@Base+0x3183ec>
    53e4:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    53e8:	stc2	10, cr15, [ip], {33}	; 0x21	; <UNPREDICTABLE>
    53ec:	blx	c3bf8 <blocksz@@Base+0x9c2d0>
    53f0:	bleq	33fd24 <blocksz@@Base+0x3183fc>
    53f4:	ldrhgt	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    53f8:	ldmdavs	fp, {r4, r9, fp, ip, pc}
    53fc:	mcrrcs	10, 4, lr, ip, cr15
    5400:	tsteq	ip, sl, lsl fp
    5404:			; <UNDEFINED> instruction: 0xf14b9202
    5408:			; <UNDEFINED> instruction: 0xf1c30200
    540c:	sbcsmi	r0, r9, r0, lsr #28
    5410:	ldrdgt	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    5414:	blx	2d6e68 <blocksz@@Base+0x2af540>
    5418:	ldrbmi	pc, [sl], -lr, lsl #28	; <UNPREDICTABLE>
    541c:	tsteq	lr, r1, asr #20
    5420:			; <UNDEFINED> instruction: 0xf1a340da
    5424:	blx	ac8cac <blocksz@@Base+0xaa1384>
    5428:	ldrmi	pc, [r3], -lr, lsl #28
    542c:	andeq	lr, lr, #266240	; 0x41000
    5430:	stmib	sp, {r0, r5, r9, sl, fp, sp, lr}^
    5434:	ldmdbmi	r2!, {sl, fp, ip}
    5438:			; <UNDEFINED> instruction: 0xf7fc4479
    543c:			; <UNDEFINED> instruction: 0xf8d8eb24
    5440:			; <UNDEFINED> instruction: 0xf8b41000
    5444:	stmdbcs	r1, {r4, r6, sp}
    5448:	bleq	c006c <blocksz@@Base+0x98744>
    544c:	stmdami	sp!, {r0, r1, r2, r7, r8, sl, fp, ip, lr, pc}
    5450:			; <UNDEFINED> instruction: 0xf7fc4478
    5454:	blls	43fe9c <blocksz@@Base+0x418574>
    5458:	ldmne	r8!, {r0, r4, r5, r9, sl, lr}^
    545c:			; <UNDEFINED> instruction: 0xf952f007
    5460:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    5464:	b	fe1c345c <blocksz@@Base+0xfe19bb34>
    5468:	ldrtmi	r4, [r8], -r0, lsr #20
    546c:	ldmdavs	r1, {r1, r3, r5, r7, fp, ip, lr}
    5470:			; <UNDEFINED> instruction: 0xf948f007
    5474:	ldrhcs	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    5478:	ldrdcc	pc, [r4], -fp
    547c:	ldrmi	r9, [r3], #-2320	; 0xfffff6f0
    5480:	addsmi	r4, r9, #822083584	; 0x31000000
    5484:	svcge	0x0073f67f
    5488:			; <UNDEFINED> instruction: 0xf04f4820
    548c:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    5490:	b	1c43488 <blocksz@@Base+0x1c1bb60>
    5494:	andlt	r4, r7, r8, asr r6
    5498:	svchi	0x00f0e8bd
    549c:	ldrtmi	r4, [r2], -r9, asr #12
    54a0:			; <UNDEFINED> instruction: 0xf7fc4650
    54a4:			; <UNDEFINED> instruction: 0xf8d8ea18
    54a8:	blcs	514b0 <blocksz@@Base+0x29b88>
    54ac:	ldmdami	r8, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
    54b0:			; <UNDEFINED> instruction: 0xf7fc4478
    54b4:	ldrtmi	lr, [r1], -r0, ror #20
    54b8:			; <UNDEFINED> instruction: 0xf0074650
    54bc:	ldrtmi	pc, [sl], -r3, lsr #18	; <UNPREDICTABLE>
    54c0:			; <UNDEFINED> instruction: 0xf104682b
    54c4:	stmdals	r5, {r4, r8}
    54c8:	blx	fe8c34cc <blocksz@@Base+0xfe89bba4>
    54cc:	ldrdcs	pc, [r0], -r8
    54d0:	strmi	r2, [r3], r1, lsl #20
    54d4:	svcge	0x004ff77f
    54d8:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
    54dc:	svclt	0x0000e76a
    54e0:	andeq	r1, r2, r2, lsr #21
    54e4:	andeq	ip, r0, lr, lsr ip
    54e8:	andeq	r0, r0, ip, asr r1
    54ec:	andeq	r0, r0, r0, lsl #4
    54f0:	andeq	ip, r0, r2, lsl sl
    54f4:			; <UNDEFINED> instruction: 0x0000cab0
    54f8:	andeq	r0, r0, r0, lsr #3
    54fc:	ldrdeq	r0, [r0], -ip
    5500:	muleq	r0, r8, r9
    5504:	andeq	ip, r0, r8, asr fp
    5508:	andeq	ip, r0, lr, asr fp
    550c:	andeq	ip, r0, sl, asr #22
    5510:	andeq	ip, r0, r4, asr fp
    5514:	andeq	ip, r0, lr, lsr sl
    5518:	svcmi	0x00f0e92d
    551c:			; <UNDEFINED> instruction: 0xf8dfb08b
    5520:			; <UNDEFINED> instruction: 0x460e8214
    5524:	ldrmi	r9, [r7], -r6
    5528:	ldrbtmi	r4, [r8], #2179	; 0x883
    552c:	ldcls	3, cr9, [r5], {5}
    5530:	andlt	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    5534:	ldrdcc	pc, [r0], -fp
    5538:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    553c:			; <UNDEFINED> instruction: 0xf8b1808b
    5540:	ldrmi	r5, [r5], #-80	; 0xffffffb0
    5544:	bls	518340 <blocksz@@Base+0x4f0a18>
    5548:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    554c:			; <UNDEFINED> instruction: 0xf8d34422
    5550:	movwls	sl, #28672	; 0x7000
    5554:	svclt	0x00884552
    5558:	ldmdale	r7!, {r0, sl, sp}^
    555c:			; <UNDEFINED> instruction: 0xf1049b16
    5560:	bvc	1a93964 <blocksz@@Base+0x1a6c03c>
    5564:			; <UNDEFINED> instruction: 0xf1036929
    5568:	andcc	r3, ip, #4177920	; 0x3fc000
    556c:	blne	22c188 <blocksz@@Base+0x204860>
    5570:			; <UNDEFINED> instruction: 0xf080fab0
    5574:	b	13d017c <blocksz@@Base+0x13a8854>
    5578:	ldrmi	r0, [r0], #578	; 0x242
    557c:	subsne	lr, r0, pc, asr #20
    5580:			; <UNDEFINED> instruction: 0xf048444a
    5584:			; <UNDEFINED> instruction: 0xf0420807
    5588:	svclt	0x00080907
    558c:	bl	fea0d594 <blocksz@@Base+0xfe9e5c6c>
    5590:	stmdacs	r0, {r0, r3, r8, r9}
    5594:	movwls	sp, #36938	; 0x904a
    5598:	suble	r2, r9, r0, lsl #24
    559c:	stmdbls	r5, {r2, r4, r9, fp, ip, pc}
    55a0:	andls	r1, r8, #12189696	; 0xba0000
    55a4:			; <UNDEFINED> instruction: 0x46224610
    55a8:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    55ac:	stmdacs	r0, {r0, r3, r8, r9, fp, ip, pc}
    55b0:	bls	5396b0 <blocksz@@Base+0x511d88>
    55b4:	bl	feaaba0c <blocksz@@Base+0xfea840e4>
    55b8:	movwls	r0, #37378	; 0x9202
    55bc:	strbmi	r1, [sl], #-2136	; 0xfffff7a8
    55c0:	bl	fe8966a8 <blocksz@@Base+0xfe86ed80>
    55c4:	stmdbls	r8, {r3, r9}
    55c8:	stmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55cc:	stmdbls	r5, {r0, r3, r8, r9, fp, ip, pc}
    55d0:	stmdals	r8, {r1, r5, r9, sl, lr}
    55d4:			; <UNDEFINED> instruction: 0xf7fc9309
    55d8:	blls	27fbd8 <blocksz@@Base+0x2582b0>
    55dc:	stmdbvs	r8!, {r1, r2, r4, r9, fp, ip, pc}
    55e0:	stmdavs	sl!, {r0, r5, r7, r9, fp, ip}^
    55e4:			; <UNDEFINED> instruction: 0x61294401
    55e8:	rsbvs	r4, sl, sl, lsl r4
    55ec:	ldmibvs	sl!, {r0, r1, r2, r4, r8, ip, sp, pc}
    55f0:			; <UNDEFINED> instruction: 0x61bb4413
    55f4:	ldrdcc	pc, [r0], -fp
    55f8:	vstrle	d2, [r7, #-4]
    55fc:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    5600:	ldmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5604:	stmdals	r8, {r0, r5, r9, sl, lr}
    5608:			; <UNDEFINED> instruction: 0xf87cf007
    560c:	ldrtmi	r9, [sl], -r7, lsl #22
    5610:	tsteq	r0, r6, lsl #2	; <UNPREDICTABLE>
    5614:	ldmdavs	fp, {r1, r2, fp, ip, pc}
    5618:			; <UNDEFINED> instruction: 0xf9faf7ff
    561c:	ldrdcc	pc, [r0], -fp
    5620:	strmi	r2, [r4], -r1, lsl #22
    5624:	bmi	11fca74 <blocksz@@Base+0x11d514c>
    5628:	and	r4, sl, sl, ror r4
    562c:	cmnle	r4, r1, lsr #5
    5630:	ldrdcc	pc, [r0], -fp
    5634:	svclt	0x00d82b01
    5638:	cfstrsle	mvf2, [r7, #-0]
    563c:	strcs	r4, [r0], #-2626	; 0xfffff5be
    5640:	stmdbmi	r2, {r1, r3, r4, r5, r6, sl, lr}^
    5644:	ldrbtmi	r2, [r9], #-1
    5648:	b	743640 <blocksz@@Base+0x71bd18>
    564c:	andlt	r4, fp, r0, lsr #12
    5650:	svchi	0x00f0e8bd
    5654:	andcs	r4, r1, lr, lsr r9
    5658:	ldrsbgt	pc, [ip], #-134	; 0xffffff7a	; <UNPREDICTABLE>
    565c:	ldrsb	pc, [r8], #-134	; 0xffffff7a	; <UNPREDICTABLE>
    5660:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    5664:	ldrdls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    5668:			; <UNDEFINED> instruction: 0xf858680d
    566c:	blx	309698 <blocksz@@Base+0x2e1d70>
    5670:			; <UNDEFINED> instruction: 0xf1a5f305
    5674:	blx	3886fc <blocksz@@Base+0x360dd4>
    5678:	strls	pc, [r3], #-3084	; 0xfffff3f4
    567c:	movweq	lr, #51779	; 0xca43
    5680:	stfeqd	f7, [r0], #-788	; 0xfffffcec
    5684:	stc2	10, cr15, [ip], {46}	; 0x2e	; <UNPREDICTABLE>
    5688:	vpmax.s8	d15, d5, d14
    568c:	movweq	lr, #51779	; 0xca43
    5690:	ldrhgt	pc, [r4], #-134	; 0xffffff7a	; <UNPREDICTABLE>
    5694:	stmdavs	r9, {r2, r4, r8, sl, fp, ip, pc}
    5698:	mcrrcs	10, 4, lr, ip, cr15
    569c:	stmdbeq	ip, {r1, r4, r8, r9, fp, sp, lr, pc}
    56a0:			; <UNDEFINED> instruction: 0xf1439502
    56a4:			; <UNDEFINED> instruction: 0xf1c10a00
    56a8:			; <UNDEFINED> instruction: 0xf8d60e20
    56ac:	blx	a75844 <blocksz@@Base+0xa4df1c>
    56b0:	blx	ac1ebc <blocksz@@Base+0xa9a594>
    56b4:			; <UNDEFINED> instruction: 0xf1a1f301
    56b8:	cfabs64vs	mvdx0, mvdx1
    56bc:	vseleq.f32	s30, s28, s20
    56c0:	andeq	lr, lr, #270336	; 0x42000
    56c4:			; <UNDEFINED> instruction: 0xf505fa2a
    56c8:	stmib	sp, {r1, r3, r5, r8, r9, lr}^
    56cc:	stmdbmi	r2!, {sl, fp, ip}
    56d0:			; <UNDEFINED> instruction: 0xf7fc4479
    56d4:			; <UNDEFINED> instruction: 0xf8dbe9d8
    56d8:			; <UNDEFINED> instruction: 0xf8b63000
    56dc:	blcs	59824 <blocksz@@Base+0x31efc>
    56e0:			; <UNDEFINED> instruction: 0xf77f443d
    56e4:	ldmdami	sp, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp, pc}
    56e8:			; <UNDEFINED> instruction: 0xf7fc4478
    56ec:	blls	53fc04 <blocksz@@Base+0x5182dc>
    56f0:	ldmne	r8!, {r0, r5, r9, sl, lr}^
    56f4:			; <UNDEFINED> instruction: 0xf806f007
    56f8:	bls	53f390 <blocksz@@Base+0x517a68>
    56fc:	ldmdbls	r4, {r2, r4, fp, ip, pc}
    5700:	andeq	lr, r2, #174080	; 0x2a800
    5704:	strbmi	r1, [sl], #-2072	; 0xfffff7e8
    5708:	bl	fe88b8f4 <blocksz@@Base+0xfe863fcc>
    570c:	ldrtmi	r0, [r8], #-520	; 0xfffffdf8
    5710:	tstls	r8, r9, lsl #6
    5714:	stmia	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5718:	blls	26bf34 <blocksz@@Base+0x24460c>
    571c:			; <UNDEFINED> instruction: 0xf47f2a00
    5720:	stmdbls	r5, {r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}
    5724:	stmdals	r8, {r1, r5, r9, sl, lr}
    5728:			; <UNDEFINED> instruction: 0xf7fc9309
    572c:	blls	27fd44 <blocksz@@Base+0x25841c>
    5730:	svclt	0x0000e754
    5734:			; <UNDEFINED> instruction: 0x000218b2
    5738:	andeq	r0, r0, ip, asr r1
    573c:	andeq	r0, r0, r0, lsl #4
    5740:	andeq	ip, r0, r6, lsr #20
    5744:	muleq	r0, r0, r7
    5748:	andeq	ip, r0, r4, lsl #15
    574c:	andeq	ip, r0, r2, lsr #16
    5750:	andeq	r0, r0, r0, lsr #3
    5754:	ldrdeq	r0, [r0], -ip
    5758:	andeq	ip, r0, r0, lsl #14
    575c:	andeq	ip, r0, ip, lsr #18
    5760:	svcmi	0x00f0e92d
    5764:			; <UNDEFINED> instruction: 0xf8dfb08d
    5768:			; <UNDEFINED> instruction: 0x460c8258
    576c:	ldrmi	r9, [r6], -r6
    5770:	ldrbtmi	r4, [r8], #2196	; 0x894
    5774:			; <UNDEFINED> instruction: 0xf8dd9305
    5778:			; <UNDEFINED> instruction: 0xf858b05c
    577c:	ldmdavs	fp!, {ip, sp, lr}
    5780:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    5784:			; <UNDEFINED> instruction: 0xf8b4808b
    5788:	ldrtmi	r5, [r5], #-80	; 0xffffffb0
    578c:	ldrmi	r9, [fp, #2840]	; 0xb18
    5790:	blmi	fe379fc4 <blocksz@@Base+0xfe35269c>
    5794:	ldmdbls	r8, {r1, r2, r4, r9, fp, ip, pc}
    5798:	andls	r4, r8, #167772160	; 0xa000000
    579c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    57a0:	ldmdavs	fp, {r1, r3, r4, r7, r9, sl, lr}
    57a4:	movwls	r4, #29338	; 0x729a
    57a8:			; <UNDEFINED> instruction: 0xf04fd905
    57ac:	strbmi	r0, [r8], -r1, lsl #18
    57b0:	pop	{r0, r2, r3, ip, sp, pc}
    57b4:			; <UNDEFINED> instruction: 0xf1018ff0
    57b8:	bvc	1a93bbc <blocksz@@Base+0x1a6c294>
    57bc:	tsteq	r0, fp, lsl r1	; <UNPREDICTABLE>
    57c0:	ldmibcc	pc!, {r0, r1, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    57c4:	andeq	pc, ip, #-2147483648	; 0x80000000
    57c8:	tstcs	r1, r8, lsl pc
    57cc:	stmdbls	r5, {r0, r1, r3, r9, sl, lr}
    57d0:	stmdbcs	r0, {r1, r4, r6}
    57d4:	movwcs	fp, #3848	; 0xf08
    57d8:	ldrmi	r4, [r0], #1169	; 0x491
    57dc:			; <UNDEFINED> instruction: 0xf0499916
    57e0:			; <UNDEFINED> instruction: 0xf0480907
    57e4:	ldmdane	r0!, {r0, r1, r2, fp}^
    57e8:	andeq	lr, r8, #173056	; 0x2a400
    57ec:	andls	r9, r9, fp, lsl #6
    57f0:	blcs	2a020 <blocksz@@Base+0x26f8>
    57f4:	adcshi	pc, r0, r0
    57f8:	stmdbls	r5, {r1, r3, r4, r6, r9, sl, lr}
    57fc:	ldmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5800:			; <UNDEFINED> instruction: 0xf1b09b07
    5804:	svclt	0x000c0900
    5808:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    580c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5810:	bls	6398e0 <blocksz@@Base+0x611fb8>
    5814:	blls	58c284 <blocksz@@Base+0x56495c>
    5818:	bl	cc368 <blocksz@@Base+0xa4a40>
    581c:	blls	205850 <blocksz@@Base+0x1ddf28>
    5820:	ldrtmi	r4, [r3], #-1072	; 0xfffffbd0
    5824:			; <UNDEFINED> instruction: 0xf7fc4619
    5828:			; <UNDEFINED> instruction: 0x465ae83c
    582c:	stmdals	r9, {r0, r2, r8, fp, ip, pc}
    5830:	ldmda	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5834:	stmdbvs	r9!, {r3, r4, r8, r9, fp, ip, pc}
    5838:	andeq	lr, r3, #175104	; 0x2ac00
    583c:	strmi	r6, [sl], #-2155	; 0xfffff795
    5840:	bls	29dcf0 <blocksz@@Base+0x2763c8>
    5844:	rsbvs	r4, fp, r3, lsl r4
    5848:	ldmibvs	r3!, {r1, r2, r4, r8, ip, sp, pc}
    584c:			; <UNDEFINED> instruction: 0x61b34413
    5850:	blcs	5f944 <blocksz@@Base+0x3801c>
    5854:	ldmdami	sp, {r0, r1, r2, r8, sl, fp, ip, lr, pc}^
    5858:			; <UNDEFINED> instruction: 0xf7fc4478
    585c:	ldrbmi	lr, [r9], -ip, lsl #17
    5860:			; <UNDEFINED> instruction: 0xf0069809
    5864:			; <UNDEFINED> instruction: 0xf8daff4f
    5868:	ldrtmi	r3, [r2], -r0
    586c:	tsteq	r0, r4, lsl #2	; <UNPREDICTABLE>
    5870:			; <UNDEFINED> instruction: 0xf7ff9806
    5874:	strmi	pc, [r1], sp, asr #17
    5878:	blcs	5f96c <blocksz@@Base+0x38044>
    587c:			; <UNDEFINED> instruction: 0xf1b8dd97
    5880:			; <UNDEFINED> instruction: 0xf0400f00
    5884:	bmi	14a5af4 <blocksz@@Base+0x147e1cc>
    5888:	ldmdbmi	r2, {r1, r3, r4, r5, r6, sl, lr}^
    588c:	ldrbtmi	r2, [r9], #-1
    5890:	ldm	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5894:	andlt	r4, sp, r8, asr #12
    5898:	svchi	0x00f0e8bd
    589c:	andcs	r4, r1, lr, asr #20
    58a0:	ldrbtmi	r4, [sl], #-2382	; 0xfffff6b2
    58a4:			; <UNDEFINED> instruction: 0xf7fc4479
    58a8:	ldmdavs	fp!, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
    58ac:			; <UNDEFINED> instruction: 0xf77f2b01
    58b0:	stmdbmi	fp, {r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    58b4:			; <UNDEFINED> instruction: 0xf8d42001
    58b8:			; <UNDEFINED> instruction: 0xf8d4c05c
    58bc:			; <UNDEFINED> instruction: 0xf858e058
    58c0:			; <UNDEFINED> instruction: 0xf8df1001
    58c4:	stmdavs	sp, {r5, r8, ip, pc}
    58c8:	andne	pc, r9, r8, asr r8	; <UNPREDICTABLE>
    58cc:	vpmax.u8	d15, d5, d12
    58d0:	stfeqd	f7, [r0], #-660	; 0xfffffd6c
    58d4:	stc2	10, cr15, [ip], {14}	; <UNPREDICTABLE>
    58d8:	andlt	pc, ip, sp, asr #17
    58dc:	movweq	lr, #51779	; 0xca43
    58e0:	stfeqd	f7, [r0], #-788	; 0xfffffcec
    58e4:	stc2	10, cr15, [ip], {46}	; 0x2e	; <UNPREDICTABLE>
    58e8:	vpmax.s8	d15, d5, d14
    58ec:	movweq	lr, #51779	; 0xca43
    58f0:	ldrhgt	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    58f4:	stmdavs	r9, {r1, r2, r4, r8, sl, fp, ip, pc}
    58f8:	mcrrcs	10, 4, lr, ip, cr15
    58fc:	stmdbeq	ip, {r1, r4, r8, r9, fp, sp, lr, pc}
    5900:			; <UNDEFINED> instruction: 0xf1439502
    5904:			; <UNDEFINED> instruction: 0xf1c10a00
    5908:			; <UNDEFINED> instruction: 0xf8d40e20
    590c:	blx	a75aa4 <blocksz@@Base+0xa4e17c>
    5910:	ldrbmi	pc, [r3], -r1, lsl #4	; <UNPREDICTABLE>
    5914:	streq	pc, [r0, #-417]!	; 0xfffffe5f
    5918:	cdpvs	0, 2, cr4, cr1, cr11, {6}
    591c:	vseleq.f32	s30, s28, s20
    5920:			; <UNDEFINED> instruction: 0xf505fa2a
    5924:	andeq	lr, lr, #270336	; 0x42000
    5928:			; <UNDEFINED> instruction: 0x1c00e9cd
    592c:	stmdbmi	lr!, {r1, r3, r5, r8, r9, lr}
    5930:			; <UNDEFINED> instruction: 0xf7fc4479
    5934:	ldmdavs	fp!, {r3, r5, r7, fp, sp, lr, pc}
    5938:	ldrhpl	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    593c:	ldrtmi	r2, [r5], #-2817	; 0xfffff4ff
    5940:	svcge	0x0024f77f
    5944:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    5948:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    594c:			; <UNDEFINED> instruction: 0x46599b16
    5950:			; <UNDEFINED> instruction: 0xf00618f0
    5954:			; <UNDEFINED> instruction: 0xe719fed7
    5958:	andcs	r9, r1, r8, lsl fp
    595c:	movwls	r4, #2340	; 0x924
    5960:			; <UNDEFINED> instruction: 0x465b4479
    5964:			; <UNDEFINED> instruction: 0xf7fc692a
    5968:			; <UNDEFINED> instruction: 0xf8dae88e
    596c:	blls	58d974 <blocksz@@Base+0x56604c>
    5970:	svceq	0x0000f1bb
    5974:	bl	f99cc <blocksz@@Base+0xd20a4>
    5978:	blls	2059ac <blocksz@@Base+0x1de084>
    597c:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    5980:	ldrtmi	r4, [r3], #-1072	; 0xfffffbd0
    5984:	blls	6171f0 <blocksz@@Base+0x5ef8c8>
    5988:	bne	ff4974b0 <blocksz@@Base+0xff46fb88>
    598c:	bne	ff4ac5ec <blocksz@@Base+0xff484cc4>
    5990:	svc	0x0086f7fb
    5994:			; <UNDEFINED> instruction: 0x4649465a
    5998:			; <UNDEFINED> instruction: 0xf7fc9809
    599c:	strb	lr, [r9, -ip, asr #16]
    59a0:	tsteq	r3, r8, lsl #22
    59a4:	blls	28c4f4 <blocksz@@Base+0x264bcc>
    59a8:	smlatbeq	r9, r1, fp, lr
    59ac:	ldrtmi	r9, [r1], #-2057	; 0xfffff7f7
    59b0:			; <UNDEFINED> instruction: 0x46d8441a
    59b4:	svc	0x0074f7fb
    59b8:	bmi	3bf6b0 <blocksz@@Base+0x397d88>
    59bc:			; <UNDEFINED> instruction: 0xe764447a
    59c0:	andeq	r1, r2, sl, ror #12
    59c4:	andeq	r0, r0, ip, asr r1
    59c8:	andeq	r0, r0, r0, lsl #4
    59cc:	andeq	ip, r0, ip, asr #15
    59d0:	strdeq	ip, [r0], -r4
    59d4:	ldrdeq	ip, [r0], -sl
    59d8:	andeq	fp, r0, r6, lsl ip
    59dc:	muleq	r0, ip, r7
    59e0:	andeq	r0, r0, r0, lsr #3
    59e4:	ldrdeq	r0, [r0], -ip
    59e8:	andeq	ip, r0, r0, lsr #9
    59ec:	andeq	ip, r0, lr, asr #13
    59f0:	andeq	ip, r0, ip, ror #13
    59f4:	andeq	ip, r0, r8, lsl #8
    59f8:	svcmi	0x00f0e92d
    59fc:	svcmi	0x0063b089
    5a00:	mulls	r5, r9, r6
    5a04:	stmdami	r2!, {r0, r2, r3, r9, sl, lr}^
    5a08:			; <UNDEFINED> instruction: 0x4690447f
    5a0c:	ldmdapl	lr!, {r0, r1, r4, sl, fp, ip, pc}
    5a10:	blcs	5fae4 <blocksz@@Base+0x381bc>
    5a14:	blls	53ca3c <blocksz@@Base+0x515114>
    5a18:	ldrbeq	r4, [fp, -r3, lsr #6]
    5a1c:	smlsdcs	r1, r4, r0, sp
    5a20:	andlt	r4, r9, r8, lsr r6
    5a24:	svchi	0x00f0e8bd
    5a28:	andcs	r4, r1, sl, asr fp
    5a2c:	ldrsbgt	pc, [ip], #-129	; 0xffffff7f	; <UNPREDICTABLE>
    5a30:	ldmpl	sl!, {r0, r3, r7, r8, sl, fp, sp, lr}^
    5a34:	ldmdavs	r2, {r3, r4, r6, r8, r9, fp, lr}
    5a38:	blx	31be2c <blocksz@@Base+0x2f4504>
    5a3c:			; <UNDEFINED> instruction: 0xf1a2fb02
    5a40:	blx	48ac8 <blocksz@@Base+0x211a0>
    5a44:	strls	pc, [r3], #-3084	; 0xfffff3f4
    5a48:	bleq	34037c <blocksz@@Base+0x318a54>
    5a4c:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    5a50:	stc2	10, cr15, [ip], {33}	; 0x21	; <UNPREDICTABLE>
    5a54:	blx	c4260 <blocksz@@Base+0x9c938>
    5a58:	bleq	34038c <blocksz@@Base+0x318a64>
    5a5c:	ldrhgt	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    5a60:	ldmdavs	fp, {r1, r4, r9, fp, ip, pc}
    5a64:	mcrrcs	10, 4, lr, ip, cr15
    5a68:	tsteq	ip, sl, lsl fp
    5a6c:			; <UNDEFINED> instruction: 0xf14b9202
    5a70:			; <UNDEFINED> instruction: 0xf1c30200
    5a74:	sbcsmi	r0, r9, r0, lsr #28
    5a78:	ldrdgt	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    5a7c:	blx	2d74d0 <blocksz@@Base+0x2afba8>
    5a80:	ldrbmi	pc, [sl], -lr, lsl #28	; <UNPREDICTABLE>
    5a84:	tsteq	lr, r1, asr #20
    5a88:			; <UNDEFINED> instruction: 0xf1a340da
    5a8c:	blx	ac9314 <blocksz@@Base+0xaa19ec>
    5a90:	ldrmi	pc, [r3], -lr, lsl #28
    5a94:	andeq	lr, lr, #266240	; 0x41000
    5a98:	stmib	sp, {r0, r3, r5, r9, sl, fp, sp, lr}^
    5a9c:	ldmdbmi	pc!, {sl, fp, ip}	; <UNPREDICTABLE>
    5aa0:			; <UNDEFINED> instruction: 0xf7fb4479
    5aa4:	ldmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5aa8:			; <UNDEFINED> instruction: 0xddb42b01
    5aac:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    5ab0:	svc	0x0060f7fb
    5ab4:			; <UNDEFINED> instruction: 0x46219b12
    5ab8:	andeq	lr, r3, r8, lsl #22
    5abc:	cdp2	0, 2, cr15, cr2, cr6, {0}
    5ac0:			; <UNDEFINED> instruction: 0x43239b14
    5ac4:			; <UNDEFINED> instruction: 0xd1aa075b
    5ac8:	bls	4987a8 <blocksz@@Base+0x470e80>
    5acc:	strtmi	r5, [r2], #-2299	; 0xfffff705
    5ad0:	ldmdavs	fp, {r1, r2, r8, r9, ip, pc}
    5ad4:	movwls	r4, #29338	; 0x729a
    5ad8:			; <UNDEFINED> instruction: 0xf1b9d8a1
    5adc:	svclt	0x00180f00
    5ae0:	suble	r2, r4, r0, lsl #24
    5ae4:			; <UNDEFINED> instruction: 0x46229b12
    5ae8:	bl	217414 <blocksz@@Base+0x1efaec>
    5aec:	ldrbmi	r0, [r8], -r3, lsl #22
    5af0:	mrc	7, 7, APSR_nzcv, cr12, cr11, {7}
    5af4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5af8:	blls	539c04 <blocksz@@Base+0x5122dc>
    5afc:			; <UNDEFINED> instruction: 0x461a4659
    5b00:	bne	fe9ec724 <blocksz@@Base+0xfe9c4dfc>
    5b04:	blne	696b58 <blocksz@@Base+0x66f230>
    5b08:	ldmibne	r8, {r1, r4, r8, r9, fp, ip, pc}^
    5b0c:	strbmi	r1, [r0], #-2770	; 0xfffff52e
    5b10:	mcr	7, 6, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    5b14:	strbmi	r4, [r9], -r2, lsr #12
    5b18:			; <UNDEFINED> instruction: 0xf7fb4658
    5b1c:			; <UNDEFINED> instruction: 0xf1b8eedc
    5b20:	andle	r0, r4, r0, lsl #30
    5b24:			; <UNDEFINED> instruction: 0x3018f8d8
    5b28:			; <UNDEFINED> instruction: 0xf8c8441f
    5b2c:	ldmdavs	r3!, {r3, r4, ip, sp, lr}
    5b30:	vstrle	d2, [r7, #-4]
    5b34:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    5b38:	svc	0x001cf7fb
    5b3c:	ldrbmi	r4, [r8], -r1, lsr #12
    5b40:	stc2l	0, cr15, [r0, #24]!
    5b44:	strbmi	r9, [r2], -r6, lsl #22
    5b48:	tsteq	r0, r5, lsl #2	; <UNPREDICTABLE>
    5b4c:	ldmdavs	fp, {r0, r2, fp, ip, pc}
    5b50:			; <UNDEFINED> instruction: 0xff5ef7fe
    5b54:	blcs	5fc28 <blocksz@@Base+0x38300>
    5b58:			; <UNDEFINED> instruction: 0xf77f4607
    5b5c:	bmi	4f18e8 <blocksz@@Base+0x4c9fc0>
    5b60:	ldmdbmi	r3, {r1, r3, r4, r5, r6, sl, lr}
    5b64:	ldrbtmi	r2, [r9], #-1
    5b68:	svc	0x008cf7fb
    5b6c:	ldmdavs	r3!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}
    5b70:			; <UNDEFINED> instruction: 0xf77f2b01
    5b74:	bmi	3f18cc <blocksz@@Base+0x3c9fa4>
    5b78:	ldrbtmi	r2, [sl], #-1793	; 0xfffff8ff
    5b7c:	ldmdavs	r3!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5b80:			; <UNDEFINED> instruction: 0xf77f2b01
    5b84:	bmi	3318c0 <blocksz@@Base+0x309f98>
    5b88:			; <UNDEFINED> instruction: 0xe7ea447a
    5b8c:	ldrdeq	r1, [r2], -r4
    5b90:	andeq	r0, r0, ip, asr r1
    5b94:	andeq	r0, r0, r0, lsr #3
    5b98:	ldrdeq	r0, [r0], -ip
    5b9c:	andeq	ip, r0, r0, lsr r3
    5ba0:	andeq	ip, r0, r6, ror #10
    5ba4:	andeq	r0, r0, r0, lsl #4
    5ba8:	andeq	ip, r0, lr, ror #9
    5bac:	andeq	ip, r0, r8, asr r2
    5bb0:	andeq	ip, r0, r2, lsl #6
    5bb4:	andeq	ip, r0, sl, asr #4
    5bb8:	andeq	ip, r0, ip, lsr r2
    5bbc:	svcmi	0x00f0e92d
    5bc0:	svcmi	0x006b4681
    5bc4:	stmdami	fp!, {r0, r1, r2, r7, ip, sp, pc}^
    5bc8:	ldrbtmi	r4, [pc], #-1688	; 5bd0 <ntfs_mst_pre_write_fixup@plt+0x4080>
    5bcc:	strmi	r9, [ip], -r5, lsl #4
    5bd0:	stmdavs	fp!, {r0, r2, r3, r4, r5, fp, ip, lr}
    5bd4:			; <UNDEFINED> instruction: 0xdc0a2b01
    5bd8:	andscc	lr, r1, #3620864	; 0x374000
    5bdc:	smmlaeq	fp, r3, r3, r4
    5be0:			; <UNDEFINED> instruction: 0xf04fd065
    5be4:	strbmi	r0, [r0], -r1, lsl #16
    5be8:	pop	{r0, r1, r2, ip, sp, pc}
    5bec:	bmi	18a9bb4 <blocksz@@Base+0x188228c>
    5bf0:	stmdbmi	r2!, {r0, sp}^
    5bf4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    5bf8:			; <UNDEFINED> instruction: 0xf7fb3210
    5bfc:	stmdavs	fp!, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    5c00:			; <UNDEFINED> instruction: 0xdde92b01
    5c04:	andcs	r4, r1, lr, asr r9
    5c08:	ldrsb	pc, [ip], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    5c0c:	ldrsbge	pc, [r8], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    5c10:	mrcls	8, 0, r5, cr1, cr9, {3}
    5c14:	ldrdlt	pc, [ip, #-143]!	; 0xffffff71
    5c18:	ldrdgt	pc, [r0], -r1
    5c1c:	vpmax.u8	d15, d12, d14
    5c20:	abseqdp	f7, #4.0
    5c24:	vseleq.f32	s30, s28, s20
    5c28:	andne	pc, fp, r7, asr r8	; <UNPREDICTABLE>
    5c2c:	movweq	lr, #59971	; 0xea43
    5c30:	abseqdm	f7, #4.0
    5c34:	vseleq.f32	s30, s28, s21
    5c38:	b	10eb44c <blocksz@@Base+0x10c3b24>
    5c3c:			; <UNDEFINED> instruction: 0xf8b4030e
    5c40:	blx	2bdd98 <blocksz@@Base+0x296470>
    5c44:	stmdavs	r9, {r2, r3, r9, ip, sp, lr, pc}
    5c48:	b	13ed490 <blocksz@@Base+0x13c5b68>
    5c4c:			; <UNDEFINED> instruction: 0xf1c12e4e
    5c50:	bl	488cd8 <blocksz@@Base+0x4613b0>
    5c54:			; <UNDEFINED> instruction: 0xf1430a0e
    5c58:	strls	r0, [r2], -r0, lsl #22
    5c5c:	vpmax.s8	d15, d1, d26
    5c60:	ldrd	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    5c64:	stc2	10, cr15, [ip], {11}	; <UNPREDICTABLE>
    5c68:	vpmax.u8	d15, d1, d27
    5c6c:	andeq	lr, ip, #270336	; 0x42000
    5c70:	stfeqd	f7, [r0], #-644	; 0xfffffd7c
    5c74:	blx	ae1500 <blocksz@@Base+0xab9bd8>
    5c78:	b	10c4cb0 <blocksz@@Base+0x109d388>
    5c7c:	stmib	sp, {r2, r3, r9}^
    5c80:	stmdbmi	r1, {r9, sl, fp, ip}^
    5c84:			; <UNDEFINED> instruction: 0xf7fb4479
    5c88:	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    5c8c:			; <UNDEFINED> instruction: 0xdda32b01
    5c90:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    5c94:	mcr	7, 3, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    5c98:			; <UNDEFINED> instruction: 0x3110e9dd
    5c9c:	ldmne	r0, {r0, r2, r9, fp, ip, pc}^
    5ca0:	ldc2	0, cr15, [r0, #-24]!	; 0xffffffe8
    5ca4:	andscc	lr, r1, #3620864	; 0x374000
    5ca8:	smmlaeq	fp, r3, r3, r4
    5cac:	blmi	e3a318 <blocksz@@Base+0xe129f0>
    5cb0:	ldmdbls	r2, {r4, r9, fp, ip, pc}
    5cb4:	strmi	r5, [sl], #-2299	; 0xfffff705
    5cb8:			; <UNDEFINED> instruction: 0x461e681f
    5cbc:	ldmle	r0, {r1, r3, r4, r5, r7, r9, lr}
    5cc0:			; <UNDEFINED> instruction: 0xf1b89b11
    5cc4:	svclt	0x00180f00
    5cc8:	suble	r2, r1, r0, lsl #22
    5ccc:	stmdbls	r5, {r4, r8, r9, fp, ip, pc}
    5cd0:	bl	6c51c <blocksz@@Base+0x44bf4>
    5cd4:	strbmi	r0, [r1], -r3, lsl #20
    5cd8:			; <UNDEFINED> instruction: 0xf7fb4650
    5cdc:	strmi	lr, [r0], r8, lsl #28
    5ce0:	eorsle	r2, lr, r0, lsl #16
    5ce4:	andscc	lr, r1, #3620864	; 0x374000
    5ce8:	bl	fe8d7630 <blocksz@@Base+0xfe8afd08>
    5cec:	ldmib	sp, {r1, fp}^
    5cf0:	bne	fe652538 <blocksz@@Base+0xfe62ac10>
    5cf4:	bl	22c944 <blocksz@@Base+0x20501c>
    5cf8:	svcls	0x00050207
    5cfc:	blls	416d68 <blocksz@@Base+0x3ef440>
    5d00:	bne	ff496dec <blocksz@@Base+0xff46f4c4>
    5d04:	stcl	7, cr15, [ip, #1004]	; 0x3ec
    5d08:	ldmibvs	fp!, {r0, r1, r2, r3, r4, r8, ip, sp, pc}
    5d0c:			; <UNDEFINED> instruction: 0xf8c74498
    5d10:	stmdavs	fp!, {r3, r4, pc}
    5d14:	vstrle	d2, [r7, #-4]
    5d18:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    5d1c:	mcr	7, 1, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    5d20:			; <UNDEFINED> instruction: 0x46509911
    5d24:	stc2l	0, cr15, [lr], #24
    5d28:			; <UNDEFINED> instruction: 0xf1046833
    5d2c:	bls	146174 <blocksz@@Base+0x11e84c>
    5d30:			; <UNDEFINED> instruction: 0xf7fe4648
    5d34:	stmdavs	fp!, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    5d38:	strmi	r2, [r0], r1, lsl #22
    5d3c:	svcge	0x0053f77f
    5d40:	ldrbtmi	r4, [sl], #-2581	; 0xfffff5eb
    5d44:	andcs	r4, r1, r5, lsl r9
    5d48:			; <UNDEFINED> instruction: 0xf7fb4479
    5d4c:			; <UNDEFINED> instruction: 0xe74aee9c
    5d50:	blcs	5fe04 <blocksz@@Base+0x384dc>
    5d54:	svcge	0x0045f77f
    5d58:			; <UNDEFINED> instruction: 0xf04f4a11
    5d5c:	ldrbtmi	r0, [sl], #-2049	; 0xfffff7ff
    5d60:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5d64:			; <UNDEFINED> instruction: 0xf77f2b01
    5d68:	bmi	3b1a68 <blocksz@@Base+0x38a140>
    5d6c:			; <UNDEFINED> instruction: 0xe7e9447a
    5d70:	andeq	r1, r2, r2, lsl r2
    5d74:	andeq	r0, r0, ip, asr r1
    5d78:	andeq	fp, r0, r4, asr #17
    5d7c:	andeq	ip, r0, sl, asr #8
    5d80:	andeq	r0, r0, r0, lsr #3
    5d84:	ldrdeq	r0, [r0], -ip
    5d88:	andeq	ip, r0, ip, asr #2
    5d8c:	andeq	ip, r0, r2, lsl #7
    5d90:	andeq	r0, r0, r0, lsl #4
    5d94:	andeq	ip, r0, sl, lsl #6
    5d98:	andeq	ip, r0, sl, lsr r1
    5d9c:	andeq	ip, r0, r0, lsr #2
    5da0:	andeq	ip, r0, lr, lsl r1
    5da4:	andeq	ip, r0, r8, asr r0
    5da8:	svcmi	0x00f0e92d
    5dac:	ldrmi	r4, [r7], -ip, lsl #12
    5db0:	strhne	pc, [sl], #-129	; 0xffffff7f	; <UNPREDICTABLE>
    5db4:	strhcs	pc, [r6], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    5db8:	ldclmi	0, cr11, [pc, #-540]	; 5ba4 <ntfs_mst_pre_write_fixup@plt+0x4054>
    5dbc:	addsmi	r4, r1, #128, 12	; 0x8000000
    5dc0:	ldrbtmi	r4, [sp], #-1689	; 0xfffff967
    5dc4:	ldmdami	sp, {r0, r1, ip, lr, pc}^
    5dc8:			; <UNDEFINED> instruction: 0xf7fb4478
    5dcc:	blmi	1741524 <blocksz@@Base+0x1719bfc>
    5dd0:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    5dd4:			; <UNDEFINED> instruction: 0xdc0c2b01
    5dd8:	ldrhge	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    5ddc:			; <UNDEFINED> instruction: 0xf8da44ba
    5de0:	blcs	fe411de8 <blocksz@@Base+0xfe3ea4c0>
    5de4:			; <UNDEFINED> instruction: 0xf04fd068
    5de8:	ldrbmi	r0, [r0], -r1, lsl #20
    5dec:	pop	{r0, r1, r2, ip, sp, pc}
    5df0:	ldmdbmi	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    5df4:			; <UNDEFINED> instruction: 0xf8df2001
    5df8:			; <UNDEFINED> instruction: 0xf8d4b150
    5dfc:	stmdapl	r9!, {r3, r4, r6, sp, pc}^
    5e00:	ldrsb	pc, [ip], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    5e04:	ldrdgt	pc, [r0], -r1
    5e08:	andne	pc, fp, r5, asr r8	; <UNPREDICTABLE>
    5e0c:	vpmax.u8	d15, d12, d14
    5e10:	abseqdp	f7, #4.0
    5e14:	vseleq.f32	s30, s28, s20
    5e18:	vpmax.s8	d15, d12, d10
    5e1c:	b	10ea238 <blocksz@@Base+0x10c2910>
    5e20:	ldmdbls	r2, {r1, r2, r3, r8, r9}
    5e24:	abseqdm	f7, #4.0
    5e28:	vseleq.f32	s30, s28, s21
    5e2c:	movweq	lr, #59971	; 0xea43
    5e30:	stmdbls	r5, {r0, r1, r8, ip, pc}
    5e34:	ldrh	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    5e38:	b	13dfe64 <blocksz@@Base+0x13b853c>
    5e3c:			; <UNDEFINED> instruction: 0xf1c12e4e
    5e40:	bl	488ec8 <blocksz@@Base+0x4615a0>
    5e44:	tstls	r5, lr, lsl #20
    5e48:	bleq	4235c <blocksz@@Base+0x1aa34>
    5e4c:	blls	16c298 <blocksz@@Base+0x144970>
    5e50:	stc2	10, cr15, [ip], {11}	; <UNPREDICTABLE>
    5e54:	blx	aaa264 <blocksz@@Base+0xa8293c>
    5e58:	cdpvs	2, 2, cr15, cr1, cr3, {0}
    5e5c:	andeq	lr, ip, #270336	; 0x42000
    5e60:	ldrd	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    5e64:	stfeqd	f7, [r0], #-652	; 0xfffffd74
    5e68:	stc2	10, cr15, [ip], {43}	; 0x2b	; <UNPREDICTABLE>
    5e6c:	vpmax.u8	d15, d3, d27
    5e70:	andeq	lr, ip, #270336	; 0x42000
    5e74:	vmlsne.f16	s28, s1, s26	; <UNPREDICTABLE>
    5e78:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
    5e7c:	mcr	7, 0, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    5e80:			; <UNDEFINED> instruction: 0xf8b46833
    5e84:	blcs	6dfcc <blocksz@@Base+0x466a4>
    5e88:	cfstrsle	mvf4, [r8, #744]!	; 0x2e8
    5e8c:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
    5e90:	ldcl	7, cr15, [r0, #-1004]!	; 0xfffffc14
    5e94:			; <UNDEFINED> instruction: 0x3111e9dd
    5e98:			; <UNDEFINED> instruction: 0xf00618f8
    5e9c:	stmdami	sp!, {r0, r1, r4, r5, sl, fp, ip, sp, lr, pc}
    5ea0:			; <UNDEFINED> instruction: 0xf7fb4478
    5ea4:			; <UNDEFINED> instruction: 0xf8daed68
    5ea8:	ldrbmi	r1, [r0], -r4
    5eac:	stc2	0, cr15, [sl], #-24	; 0xffffffe8
    5eb0:	ldrdcc	pc, [r0], -sl
    5eb4:			; <UNDEFINED> instruction: 0xd1962b90
    5eb8:			; <UNDEFINED> instruction: 0xf0139b12
    5ebc:	orrsle	r0, r2, r7, lsl #20
    5ec0:	ldmib	sp, {r0, r2, r5, r8, r9, fp, lr}^
    5ec4:	stmiapl	sp!, {r0, r4, r8, sp}^
    5ec8:	stmdavs	fp!, {r1, r3, sl, lr}
    5ecc:	stmle	sl, {r1, r3, r4, r7, r9, lr}
    5ed0:			; <UNDEFINED> instruction: 0x460a9b11
    5ed4:	bl	1ec31c <blocksz@@Base+0x1c49f4>
    5ed8:	ldrbmi	r0, [r8], -r3, lsl #22
    5edc:	stc	7, cr15, [r6, #-1004]	; 0xfffffc14
    5ee0:	ldmdavs	r3!, {r4, r6, r8, ip, sp, pc}
    5ee4:	vstrle	d2, [r0, #4]
    5ee8:	ldrbtmi	r4, [sl], #-2588	; 0xfffff5e4
    5eec:	andcs	r4, r1, ip, lsl r9
    5ef0:			; <UNDEFINED> instruction: 0xf7fb4479
    5ef4:	ldrb	lr, [r8, -r8, asr #27]!
    5ef8:	bls	497824 <blocksz@@Base+0x46fefc>
    5efc:			; <UNDEFINED> instruction: 0xf7fb4658
    5f00:	ldmdavs	r3!, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    5f04:	vstrle	d2, [r7, #-4]
    5f08:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    5f0c:	ldc	7, cr15, [r2, #-1004]!	; 0xfffffc14
    5f10:			; <UNDEFINED> instruction: 0x46589912
    5f14:	blx	ffdc1f36 <blocksz@@Base+0xffd9a60e>
    5f18:	ldrtmi	r6, [sl], -fp, lsr #16
    5f1c:	tsteq	r0, r4, lsl #2	; <UNPREDICTABLE>
    5f20:			; <UNDEFINED> instruction: 0xf7fe4640
    5f24:	ldmdavs	r3!, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    5f28:	strmi	r2, [r2], r1, lsl #22
    5f2c:	svcge	0x005df77f
    5f30:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
    5f34:	svclt	0x0000e7da
    5f38:	andeq	r1, r2, sl, lsl r0
    5f3c:			; <UNDEFINED> instruction: 0x0000c1b8
    5f40:	andeq	r0, r0, ip, asr r1
    5f44:	andeq	r0, r0, r0, lsr #3
    5f48:	ldrdeq	r0, [r0], -ip
    5f4c:	andeq	fp, r0, r6, asr pc
    5f50:	andeq	ip, r0, sl, lsl r1
    5f54:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    5f58:	andeq	r0, r0, r0, lsl #4
    5f5c:	ldrdeq	fp, [r0], -sl
    5f60:	andeq	fp, r0, r8, ror pc
    5f64:	strdeq	ip, [r0], -sl
    5f68:	andeq	fp, r0, r6, ror #31
    5f6c:	push	{r0, r4, r5, r8, r9, fp, lr}
    5f70:			; <UNDEFINED> instruction: 0x46814ff0
    5f74:	ldrbtmi	r4, [fp], #-2096	; 0xfffff7d0
    5f78:	strmi	fp, [fp], r5, lsl #1
    5f7c:			; <UNDEFINED> instruction: 0xf8534617
    5f80:			; <UNDEFINED> instruction: 0xf8daa000
    5f84:	blcs	51f8c <blocksz@@Base+0x2a664>
    5f88:	bmi	b3d3ac <blocksz@@Base+0xb15a84>
    5f8c:	stmdbmi	ip!, {r0, sp}
    5f90:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    5f94:			; <UNDEFINED> instruction: 0xf7fb3220
    5f98:			; <UNDEFINED> instruction: 0xf10bed76
    5f9c:			; <UNDEFINED> instruction: 0x46400810
    5fa0:	blx	41fc4 <blocksz@@Base+0x1a69c>
    5fa4:	strhvs	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    5fa8:	ldrdcc	pc, [r0], -sl
    5fac:	ldreq	pc, [r5], -r6, lsr #3
    5fb0:			; <UNDEFINED> instruction: 0xf686fab6
    5fb4:	b	13d0bc0 <blocksz@@Base+0x13a9298>
    5fb8:	bl	20b918 <blocksz@@Base+0x1e3ff0>
    5fbc:			; <UNDEFINED> instruction: 0xf8580200
    5fc0:	ldmdavs	r5, {lr}^
    5fc4:	cmplt	sp, r9, lsl ip
    5fc8:	strtmi	r4, [r2], -r5, lsr #8
    5fcc:	movwcs	r9, #1536	; 0x600
    5fd0:	ldrtmi	r3, [r8], -r1, lsl #8
    5fd4:	stc	7, cr15, [r6, #1004]	; 0x3ec
    5fd8:	mvnsle	r4, r5, lsr #5
    5fdc:			; <UNDEFINED> instruction: 0x4641463a
    5fe0:			; <UNDEFINED> instruction: 0xf7fe4648
    5fe4:	strmi	pc, [r4], -r1, lsr #24
    5fe8:			; <UNDEFINED> instruction: 0xf8dab9d0
    5fec:	blcs	51ff4 <blocksz@@Base+0x2a6cc>
    5ff0:	strtmi	sp, [r0], -lr, lsl #24
    5ff4:	pop	{r0, r2, ip, sp, pc}
    5ff8:	ldmdbmi	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5ffc:	strls	r2, [r2], -r1
    6000:	strmi	lr, [r0, #-2509]	; 0xfffff633
    6004:	ldmib	fp, {r0, r3, r4, r5, r6, sl, lr}^
    6008:			; <UNDEFINED> instruction: 0xf7fb2318
    600c:			; <UNDEFINED> instruction: 0xe7daed3c
    6010:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    6014:	stc	7, cr15, [lr], #1004	; 0x3ec
    6018:	andlt	r4, r5, r0, lsr #12
    601c:	svchi	0x00f0e8bd
    6020:	strcs	r4, [r1], #-2058	; 0xfffff7f6
    6024:			; <UNDEFINED> instruction: 0xf7fb4478
    6028:	strtmi	lr, [r0], -r6, lsr #25
    602c:	pop	{r0, r2, ip, sp, pc}
    6030:	svclt	0x00008ff0
    6034:	andeq	r0, r2, r6, ror #28
    6038:	andeq	r0, r0, ip, asr r1
    603c:	andeq	fp, r0, r8, lsr #10
    6040:	andeq	ip, r0, lr, lsr #1
    6044:	andeq	ip, r0, ip, lsr #1
    6048:	andeq	ip, r0, sl, ror #1
    604c:	strheq	ip, [r0], -ip	; <UNPREDICTABLE>
    6050:	push	{r0, r1, r2, r3, r5, r8, r9, fp, lr}
    6054:			; <UNDEFINED> instruction: 0x46814ff0
    6058:	ldrbtmi	r4, [fp], #-2094	; 0xfffff7d2
    605c:	strmi	fp, [fp], r5, lsl #1
    6060:			; <UNDEFINED> instruction: 0xf8534617
    6064:			; <UNDEFINED> instruction: 0xf8daa000
    6068:	blcs	52070 <blocksz@@Base+0x2a748>
    606c:	bmi	abd490 <blocksz@@Base+0xa95b68>
    6070:	stmdbmi	sl!, {r0, sp}
    6074:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    6078:			; <UNDEFINED> instruction: 0xf7fb3230
    607c:			; <UNDEFINED> instruction: 0xf10bed04
    6080:			; <UNDEFINED> instruction: 0x46400810
    6084:			; <UNDEFINED> instruction: 0xf98ef007
    6088:	strhvs	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    608c:	ldrdcc	pc, [r0], -sl
    6090:	svclt	0x00183e15
    6094:	blcs	4f8a0 <blocksz@@Base+0x27f78>
    6098:	andeq	lr, r0, #8, 22	; 0x2000
    609c:	andmi	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    60a0:	ldcle	8, cr6, [r9], {85}	; 0x55
    60a4:	strtmi	fp, [r5], #-333	; 0xfffffeb3
    60a8:	strls	r4, [r0], -r2, lsr #12
    60ac:	strcc	r2, [r1], #-768	; 0xfffffd00
    60b0:			; <UNDEFINED> instruction: 0xf7fb4638
    60b4:	adcmi	lr, r5, #24, 26	; 0x600
    60b8:			; <UNDEFINED> instruction: 0x463ad1f6
    60bc:	strbmi	r4, [r8], -r1, asr #12
    60c0:	blx	fecc40c2 <blocksz@@Base+0xfec9c79a>
    60c4:	ldmiblt	r0, {r2, r9, sl, lr}^
    60c8:	ldrdcc	pc, [r0], -sl
    60cc:			; <UNDEFINED> instruction: 0xdc0e2b01
    60d0:	andlt	r4, r5, r0, lsr #12
    60d4:	svchi	0x00f0e8bd
    60d8:	andcs	r4, r1, r1, lsl r9
    60dc:	stmib	sp, {r1, r9, sl, ip, pc}^
    60e0:	ldrbtmi	r4, [r9], #-1280	; 0xfffffb00
    60e4:	tstcs	r8, #3588096	; 0x36c000
    60e8:	stcl	7, cr15, [ip], {251}	; 0xfb
    60ec:	stmdami	sp, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    60f0:			; <UNDEFINED> instruction: 0xf7fb4478
    60f4:	strtmi	lr, [r0], -r0, asr #24
    60f8:	pop	{r0, r2, ip, sp, pc}
    60fc:	stmdami	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6100:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    6104:	ldc	7, cr15, [r6], #-1004	; 0xfffffc14
    6108:	andlt	r4, r5, r0, lsr #12
    610c:	svchi	0x00f0e8bd
    6110:	andeq	r0, r2, r2, lsl #27
    6114:	andeq	r0, r0, ip, asr r1
    6118:	andeq	fp, r0, r4, asr #8
    611c:	andeq	fp, r0, sl, asr #31
    6120:	andeq	fp, r0, lr, asr #31
    6124:	andeq	ip, r0, ip
    6128:	ldrdeq	fp, [r0], -lr
    612c:	ldrblt	r4, [r0, #2843]	; 0xb1b
    6130:	addlt	r4, r2, fp, ror r4
    6134:	bmi	6b2d7c <blocksz@@Base+0x68b454>
    6138:	ldmpl	sl, {r2, r9, sl, lr}
    613c:	cmnlt	sl, r2, lsl r8
    6140:	ldmib	r0, {r3, r4, r8, fp, lr}^
    6144:	ldmdapl	fp, {r1, r8, r9, sl, sp, lr}^
    6148:	bllt	6e01bc <blocksz@@Base+0x6b8894>
    614c:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    6150:			; <UNDEFINED> instruction: 0x46324916
    6154:	andcs	r9, r1, r0, lsl #6
    6158:	ldrbtmi	r4, [r9], #-1595	; 0xfffff9c5
    615c:	ldc	7, cr15, [r2], {251}	; 0xfb
    6160:	tstlt	r8, r0, lsr #16
    6164:			; <UNDEFINED> instruction: 0xffe2f7ff
    6168:	tstlt	r8, r0, ror #16
    616c:			; <UNDEFINED> instruction: 0xffdef7ff
    6170:	andlt	r4, r2, r0, lsr #12
    6174:	ldrhmi	lr, [r0], #141	; 0x8d
    6178:	bllt	fe7c416c <blocksz@@Base+0xfe79c844>
    617c:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    6180:	tstlt	r8, r8, lsl r8
    6184:			; <UNDEFINED> instruction: 0xffd2f7ff
    6188:	andcs	r4, r0, #10240	; 0x2800
    618c:	andsvs	r4, sl, fp, ror r4
    6190:	ldcllt	0, cr11, [r0, #8]
    6194:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    6198:	svclt	0x0000e7da
    619c:	andeq	r0, r2, ip, lsr #25
    61a0:	andeq	r0, r0, ip, asr r1
    61a4:	andeq	r0, r0, ip, ror r1
    61a8:	andeq	fp, r0, lr, asr #31
    61ac:	andeq	fp, r0, r6, asr #31
    61b0:	ldrdeq	r0, [r2], -r2
    61b4:	andeq	r0, r2, r4, asr #29
    61b8:	andeq	fp, r0, sl, ror pc
    61bc:	bmi	698e28 <blocksz@@Base+0x671500>
    61c0:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    61c4:	cmplt	sl, r2, lsl r8
    61c8:	push	{r3, r4, r9, fp, lr}
    61cc:	ldmpl	sp, {r4, r5, r6, r7, r8, lr}
    61d0:	movwcs	lr, #2517	; 0x9d5
    61d4:	tstle	r2, r3, lsl r3
    61d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    61dc:	ldmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    61e0:	strtmi	r2, [r0], r0, lsl #8
    61e4:			; <UNDEFINED> instruction: 0xf7fb4478
    61e8:	and	lr, r2, r6, asr #23
    61ec:	cfstrdcs	mvd3, [r0], {1}
    61f0:	stmdavs	r8!, {r1, r4, r5, r6, r7, ip, lr, pc}^
    61f4:	smlawteq	r0, r4, r1, pc	; <UNPREDICTABLE>
    61f8:			; <UNDEFINED> instruction: 0xf1a4682b
    61fc:	strbmi	r0, [r7], -r0, lsr #4
    6200:			; <UNDEFINED> instruction: 0xf101fa00
    6204:	vpmax.s8	d15, d2, d16
    6208:	movwmi	r4, #45283	; 0xb0e3
    620c:			; <UNDEFINED> instruction: 0xf0034313
    6210:	b	1587a1c <blocksz@@Base+0x15600f4>
    6214:	rscle	r0, r9, r7, lsl #6
    6218:			; <UNDEFINED> instruction: 0xf0064620
    621c:			; <UNDEFINED> instruction: 0xf7fbfecf
    6220:	strb	lr, [r3, sl, lsr #23]!
    6224:	andeq	r0, r2, ip, lsl ip
    6228:	andeq	r0, r0, ip, asr r1
    622c:	andeq	r0, r0, r8, lsl #3
    6230:	andeq	fp, r0, ip, asr pc
    6234:	svcmi	0x00f0e92d
    6238:			; <UNDEFINED> instruction: 0xf8dfb0bb
    623c:			; <UNDEFINED> instruction: 0x460d8bbc
    6240:	blcs	fee445c4 <blocksz@@Base+0xfee1cc9c>
    6244:	cmpvs	r9, r4, asr #12	; <UNPREDICTABLE>
    6248:			; <UNDEFINED> instruction: 0xf8df44f8
    624c:			; <UNDEFINED> instruction: 0x90053bb4
    6250:	smlalbteq	pc, r4, r5, r6	; <UNPREDICTABLE>
    6254:	tstls	ip, fp, ror r4
    6258:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    625c:	mvnsvc	pc, #12582912	; 0xc00000
    6260:			; <UNDEFINED> instruction: 0xf04f930f
    6264:			; <UNDEFINED> instruction: 0xf8df0b00
    6268:			; <UNDEFINED> instruction: 0xf6443b9c
    626c:	andls	r1, r8, #70	; 0x46
    6270:	subpl	pc, ip, r4, asr #5
    6274:	movwls	r4, #38011	; 0x947b
    6278:			; <UNDEFINED> instruction: 0xf8df6813
    627c:	andls	r2, sp, ip, lsl #23
    6280:	teqls	r9, #2046820352	; 0x7a000000
    6284:	blx	feeeaac4 <blocksz@@Base+0xfeec319c>
    6288:	ldmdbeq	fp, {r0, r1, r3, r7, r8, r9, ip, sp, lr, pc}^
    628c:	svclt	0x00082d00
    6290:	blcs	ee98 <ntfs_mst_pre_write_fixup@plt+0xd348>
    6294:			; <UNDEFINED> instruction: 0xf8dfd03b
    6298:			; <UNDEFINED> instruction: 0xf8583b74
    629c:	ldmdavs	fp, {r0, r1, ip, sp}
    62a0:	stmiavs	fp!, {r0, r1, r4, r5, r8, fp, ip, sp, pc}^
    62a4:	strle	r0, [ip], #-2014	; 0xfffff822
    62a8:			; <UNDEFINED> instruction: 0xf04f682d
    62ac:	strb	r0, [sl, r0, lsl #22]!
    62b0:	andseq	pc, r0, r5, lsl #2
    62b4:	ldc2l	0, cr15, [sl], #-36	; 0xffffffdc
    62b8:	rscsle	r2, r5, r0, lsl #16
    62bc:	ldrbeq	r6, [lr, fp, ror #17]
    62c0:			; <UNDEFINED> instruction: 0xf8dfd5f2
    62c4:			; <UNDEFINED> instruction: 0xf8b53b4c
    62c8:			; <UNDEFINED> instruction: 0xf8b54040
    62cc:			; <UNDEFINED> instruction: 0xf8589042
    62d0:	ldmib	r5, {r0, r1, ip, sp, lr}^
    62d4:	strtmi	fp, [r2], r4, lsl #6
    62d8:	ldmdavs	fp!, {r1, r2, r8, r9, ip, pc}
    62dc:			; <UNDEFINED> instruction: 0x2c25bb0b
    62e0:	adchi	pc, lr, r0, lsl #4
    62e4:			; <UNDEFINED> instruction: 0xf004e8df
    62e8:	blvs	1af69f4 <blocksz@@Base+0x1acf0cc>
    62ec:	blvs	1ae10a0 <blocksz@@Base+0x1ab9778>
    62f0:	blvs	feb211b4 <blocksz@@Base+0xfeaf988c>
    62f4:	blmi	12e10a8 <blocksz@@Base+0x12b9780>
    62f8:	blvs	12e102c <blocksz@@Base+0x12b9704>
    62fc:			; <UNDEFINED> instruction: 0xac99994b
    6300:			; <UNDEFINED> instruction: 0xc1acacac
    6304:	bicgt	ip, r1, r1, asr #3
    6308:	stcge	12, cr10, [ip], #772	; 0x304
    630c:	blls	2211c4 <blocksz@@Base+0x1f989c>
    6310:	bls	e57c78 <blocksz@@Base+0xe30350>
    6314:	addsmi	r6, sl, #1769472	; 0x1b0000
    6318:	cmnhi	r4, r2, asr #32	; <UNPREDICTABLE>
    631c:	pop	{r0, r1, r3, r4, r5, ip, sp, pc}
    6320:	qsub8mi	r8, r0, r0
    6324:	ldrdge	pc, [r8], -r5
    6328:	cdp2	0, 4, cr15, cr8, cr6, {0}
    632c:	strbmi	r9, [r8], -sl
    6330:	cdp2	0, 4, cr15, cr4, cr6, {0}
    6334:			; <UNDEFINED> instruction: 0xc014f8d5
    6338:	ldrbmi	r6, [r2], -lr, lsr #18
    633c:	bne	ff5446c0 <blocksz@@Base+0xff51cd98>
    6340:	ldrbtmi	r9, [r9], #-2826	; 0xfffff4f6
    6344:			; <UNDEFINED> instruction: 0x6c02e9cd
    6348:	andcs	r9, r1, r0
    634c:	bl	fe6c4340 <blocksz@@Base+0xfe69ca18>
    6350:	ldmdale	r2!, {r0, r2, r5, sl, fp, sp}^
    6354:			; <UNDEFINED> instruction: 0xf004e8df
    6358:	teqcc	r3, #536870920	; 0x20000008
    635c:	teqcc	r3, #-872415232	; 0xcc000000
    6360:	cmncc	r1, #-603979775	; 0xdc000001
    6364:	tstne	r3, #-872415232	; 0xcc000000
    6368:	tstcc	r3, #1275068416	; 0x4c000000
    636c:	cmnvc	r1, r3, lsl r1
    6370:	rsbshi	r7, r1, #1073741852	; 0x4000001c
    6374:	addhi	r8, r2, #536870920	; 0x20000008
    6378:	cmnvc	r1, r2, lsl #3
    637c:	blls	153148 <blocksz@@Base+0x12b820>
    6380:			; <UNDEFINED> instruction: 0xf1052c08
    6384:			; <UNDEFINED> instruction: 0xf8d30110
    6388:			; <UNDEFINED> instruction: 0xf000a020
    638c:			; <UNDEFINED> instruction: 0x465280bb
    6390:	stmdals	r5, {r0, r8, r9, sp}
    6394:			; <UNDEFINED> instruction: 0xf8b4f7fe
    6398:			; <UNDEFINED> instruction: 0xb1204606
    639c:	bls	3203b0 <blocksz@@Base+0x2f8a88>
    63a0:			; <UNDEFINED> instruction: 0xf0004293
    63a4:	strtmi	r8, [r0], -r4, asr #1
    63a8:	cdp2	0, 0, cr15, cr8, cr6, {0}
    63ac:	bne	1a44730 <blocksz@@Base+0x1a1ce08>
    63b0:	ldrbtmi	r6, [r9], #-2219	; 0xfffff755
    63b4:	andcs	r4, r1, r2, lsl #12
    63b8:	bl	19443ac <blocksz@@Base+0x191ca84>
    63bc:	stccs	0, cr14, [r2], {31}
    63c0:	tsteq	r0, r5, lsl #2	; <UNPREDICTABLE>
    63c4:	rschi	pc, fp, r0
    63c8:	bcs	144474c <blocksz@@Base+0x141ce24>
    63cc:	stmdals	r5, {r0, r8, r9, sp}
    63d0:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    63d4:			; <UNDEFINED> instruction: 0xf7fe6812
    63d8:			; <UNDEFINED> instruction: 0x4606f893
    63dc:	stmdavs	r3, {r5, r8, ip, sp, pc}
    63e0:	addsmi	r9, r3, #53248	; 0xd000
    63e4:	rscshi	pc, r5, r0
    63e8:			; <UNDEFINED> instruction: 0xf0064620
    63ec:			; <UNDEFINED> instruction: 0xf8dffde7
    63f0:	stmiavs	fp!, {r4, r5, r9, fp, ip}
    63f4:			; <UNDEFINED> instruction: 0x46024479
    63f8:			; <UNDEFINED> instruction: 0xf7fb2001
    63fc:	ldmdavs	fp!, {r2, r6, r8, r9, fp, sp, lr, pc}
    6400:	bleq	82544 <blocksz@@Base+0x5ac1c>
    6404:	cmnle	sp, r0, lsl #22
    6408:			; <UNDEFINED> instruction: 0x4630b116
    640c:	b	15c4400 <blocksz@@Base+0x159cad8>
    6410:	svceq	0x0000f1bb
    6414:	svcge	0x0037f47f
    6418:			; <UNDEFINED> instruction: 0xf8b5e746
    641c:			; <UNDEFINED> instruction: 0xf0033056
    6420:	blcs	7050 <ntfs_mst_pre_write_fixup@plt+0x5500>
    6424:	strtmi	sp, [r0], -sp, asr #32
    6428:	stc2l	0, cr15, [r8, #24]
    642c:	ldmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6430:			; <UNDEFINED> instruction: 0x46024479
    6434:			; <UNDEFINED> instruction: 0xf7fb2001
    6438:	ldmdavs	fp!, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    643c:	cmple	lr, r0, lsl #22
    6440:	bleq	82584 <blocksz@@Base+0x5ac5c>
    6444:			; <UNDEFINED> instruction: 0x4628e71f
    6448:	mrc2	7, 6, pc, cr6, cr13, {7}
    644c:	rscsle	r2, r4, r0, lsl #16
    6450:	addsle	r2, r4, r2, lsl #16
    6454:	rscle	r2, r0, r3, lsl #16
    6458:	adcsle	r2, r0, r1, lsl #16
    645c:	strhmi	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6460:			; <UNDEFINED> instruction: 0xf8b52600
    6464:	strtmi	r9, [r2], r2, asr #32
    6468:	strcs	lr, [r0], -r0
    646c:			; <UNDEFINED> instruction: 0xf2002c25
    6470:	ldm	pc, {r0, r2, r3, r5, r7, r9, pc}^	; <UNPREDICTABLE>
    6474:	sbcseq	pc, fp, r4, lsl r0	; <UNPREDICTABLE>
    6478:	strdeq	r0, [sl, -fp]
    647c:			; <UNDEFINED> instruction: 0x012a0161
    6480:	tsteq	r9, r6, lsl #3
    6484:	teqeq	r9, r1, ror r1
    6488:	adceq	r0, fp, #-1073741786	; 0xc0000026
    648c:	eorseq	r0, sl, #-2147483606	; 0x8000002a
    6490:	addeq	r0, r7, #248, 2	; 0x3e
    6494:	subseq	r0, lr, #212, 2	; 0x35
    6498:	addseq	r0, r6, #28, 4	; 0xc0000001
    649c:	subeq	r0, r9, #-1073741777	; 0xc000002f
    64a0:	rsbseq	r0, r3, #-805306368	; 0xd0000000
    64a4:	adceq	r0, fp, #-1342177270	; 0xb000000a
    64a8:	adceq	r0, fp, #-1342177270	; 0xb000000a
    64ac:	ldrdeq	r0, [r9, #11]!
    64b0:	ldrsbeq	r0, [fp], #11
    64b4:	adceq	r0, fp, #219	; 0xdb
    64b8:	adceq	r0, fp, #-1342177270	; 0xb000000a
    64bc:	adceq	r0, fp, #-1342177270	; 0xb000000a
    64c0:			; <UNDEFINED> instruction: 0xf105022b
    64c4:	stmdals	r5, {r4, r8}
    64c8:			; <UNDEFINED> instruction: 0xff2ef7fd
    64cc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    64d0:			; <UNDEFINED> instruction: 0xf8b5d0b3
    64d4:			; <UNDEFINED> instruction: 0xf8b54040
    64d8:	strtmi	r9, [r2], r2, asr #32
    64dc:	strcs	lr, [r0], -r6, asr #15
    64e0:	bleq	82624 <blocksz@@Base+0x5acfc>
    64e4:	stmiavs	ip!, {r5, r9, sl, lr}
    64e8:	stc2l	0, cr15, [r8, #-24]!	; 0xffffffe8
    64ec:	strbmi	r4, [r8], -r7, lsl #12
    64f0:	stc2l	0, cr15, [r4, #-24]!	; 0xffffffe8
    64f4:			; <UNDEFINED> instruction: 0x4622463b
    64f8:	andls	r9, r0, r9, lsl #18
    64fc:			; <UNDEFINED> instruction: 0xf7fb2001
    6500:	str	lr, [r1, r2, asr #21]
    6504:	tstls	sl, r8, lsr #12
    6508:			; <UNDEFINED> instruction: 0xf91cf7fe
    650c:	ldrbmi	r9, [r2], -sl, lsl #18
    6510:			; <UNDEFINED> instruction: 0xf380fab0
    6514:	stmdals	r5, {r3, r5, ip, pc}
    6518:			; <UNDEFINED> instruction: 0xf7fd095b
    651c:			; <UNDEFINED> instruction: 0x4606fff1
    6520:			; <UNDEFINED> instruction: 0xf0002800
    6524:	stmdavs	r3, {r0, r1, r7, r9, pc}
    6528:	addsmi	r9, r3, #12, 20	; 0xc000
    652c:	ldmvs	r3!, {r2, r4, r5, r6, r8, ip, lr, pc}
    6530:	bl	fece0900 <blocksz@@Base+0xfecb8fd8>
    6534:	tstls	r2, fp, lsl #2
    6538:	bl	18ac958 <blocksz@@Base+0x1885030>
    653c:	tstls	r3, r1, lsl #2
    6540:			; <UNDEFINED> instruction: 0x0112e9dd
    6544:			; <UNDEFINED> instruction: 0xf1712800
    6548:	blle	ff086950 <blocksz@@Base+0xff05f028>
    654c:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6550:	andeq	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    6554:	ldrdne	lr, [r0], -r0
    6558:	tstls	r6, #372736	; 0x5b000
    655c:	movweq	lr, #2914	; 0xb62
    6560:	ldmib	sp, {r0, r1, r2, r4, r8, r9, ip, pc}^
    6564:	bcs	4f1c4 <blocksz@@Base+0x2789c>
    6568:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    656c:	stmiavs	r8!, {r0, r4, r5, r7, r9, fp, ip, lr, pc}
    6570:	blx	94259e <blocksz@@Base+0x91ac76>
    6574:			; <UNDEFINED> instruction: 0xf080fab0
    6578:	stmdacs	r0, {r6, r8, fp}
    657c:			; <UNDEFINED> instruction: 0xf8dfd0a9
    6580:			; <UNDEFINED> instruction: 0xf85838ac
    6584:	ldmdavs	fp, {r0, r1, ip, sp}
    6588:	adcle	r2, r2, r0, lsl #22
    658c:	ldrdlt	pc, [r0], -r7
    6590:	svceq	0x0000f1bb
    6594:	svcge	0x0039f43f
    6598:	bleq	426dc <blocksz@@Base+0x1adb4>
    659c:	strtmi	lr, [r8], -r2, lsr #15
    65a0:			; <UNDEFINED> instruction: 0xf7fe910a
    65a4:			; <UNDEFINED> instruction: 0xf8dff8f7
    65a8:	stmdbls	sl, {r2, r4, r5, r6, fp, ip, sp}
    65ac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    65b0:	ldmdavs	sl, {r1, r3, r8, r9, ip, pc}
    65b4:			; <UNDEFINED> instruction: 0xf380fab0
    65b8:	stmdals	r5, {r1, r7, r9, sl, lr}
    65bc:			; <UNDEFINED> instruction: 0xf7fd095b
    65c0:			; <UNDEFINED> instruction: 0x4606ff9f
    65c4:			; <UNDEFINED> instruction: 0xf0002800
    65c8:	stmdavs	r3, {r0, r1, r5, r9, pc}
    65cc:	addsmi	r9, r3, #53248	; 0xd000
    65d0:	ldmvs	r3!, {r0, r1, r2, r5, r8, ip, lr, pc}
    65d4:	bl	fece09a4 <blocksz@@Base+0xfecb907c>
    65d8:	tstls	r0, fp, lsl #2
    65dc:	bl	18ac9fc <blocksz@@Base+0x18850d4>
    65e0:	tstls	r1, r1, lsl #2
    65e4:			; <UNDEFINED> instruction: 0x0110e9dd
    65e8:			; <UNDEFINED> instruction: 0xf1712800
    65ec:			; <UNDEFINED> instruction: 0xf6ff0100
    65f0:			; <UNDEFINED> instruction: 0xf8dfaf70
    65f4:			; <UNDEFINED> instruction: 0xf8581834
    65f8:	ldmib	r0, {r0}^
    65fc:	bne	16ca604 <blocksz@@Base+0x16a2cdc>
    6600:	bl	18ab258 <blocksz@@Base+0x1883930>
    6604:	tstls	r5, #0, 6
    6608:	tstcs	r4, #3620864	; 0x374000
    660c:			; <UNDEFINED> instruction: 0xf1732a01
    6610:			; <UNDEFINED> instruction: 0xf6bf0300
    6614:	sbfx	sl, lr, #30, #11
    6618:	blcs	2d2c0 <blocksz@@Base+0x5998>
    661c:	svcge	0x0059f47f
    6620:			; <UNDEFINED> instruction: 0xf1bae6c1
    6624:			; <UNDEFINED> instruction: 0xf47f0f00
    6628:			; <UNDEFINED> instruction: 0xe6ddaf54
    662c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6630:			; <UNDEFINED> instruction: 0xf1aa2001
    6634:			; <UNDEFINED> instruction: 0xf1ca0320
    6638:	blx	6ac0 <ntfs_mst_pre_write_fixup@plt+0x4f70>
    663c:	blx	843250 <blocksz@@Base+0x81b928>
    6640:			; <UNDEFINED> instruction: 0xf858f101
    6644:	blx	e654 <ntfs_mst_pre_write_fixup@plt+0xcb04>
    6648:	movwmi	pc, #46090	; 0xb40a	; <UNPREDICTABLE>
    664c:	bleq	42790 <blocksz@@Base+0x1ae68>
    6650:	ldrdeq	lr, [r0, -r2]
    6654:	movwmi	r4, #45856	; 0xb320
    6658:	subsvs	r6, r3, r0, lsl r0
    665c:			; <UNDEFINED> instruction: 0x37d4f8df
    6660:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6664:	movwcc	r6, #6163	; 0x1813
    6668:			; <UNDEFINED> instruction: 0xe6cd6013
    666c:	svceq	0x0000f1b9
    6670:	adcshi	pc, fp, #0
    6674:	sbfxcc	pc, pc, #17, #25
    6678:	bleq	427bc <blocksz@@Base+0x1ae94>
    667c:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6680:			; <UNDEFINED> instruction: 0xf0436813
    6684:	andsvs	r0, r3, r2, lsl #6
    6688:			; <UNDEFINED> instruction: 0xf1b9e7e8
    668c:			; <UNDEFINED> instruction: 0xf0000f00
    6690:			; <UNDEFINED> instruction: 0xf8df84e7
    6694:			; <UNDEFINED> instruction: 0xf04f379c
    6698:			; <UNDEFINED> instruction: 0xf8580b00
    669c:	ldmdavs	r3, {r0, r1, sp}
    66a0:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    66a4:	bfi	r6, r3, #0, #26
    66a8:	andeq	pc, r4, r9, lsr #32
    66ac:	stmdacs	r1, {r7, r9, ip, sp, pc}
    66b0:	ldrbhi	pc, [ip]	; <UNPREDICTABLE>
    66b4:			; <UNDEFINED> instruction: 0x3778f8df
    66b8:	bleq	427fc <blocksz@@Base+0x1aed4>
    66bc:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    66c0:			; <UNDEFINED> instruction: 0xf0436813
    66c4:	andsvs	r0, r3, r0, asr #6
    66c8:			; <UNDEFINED> instruction: 0xf1b9e7c8
    66cc:			; <UNDEFINED> instruction: 0xf0000f04
    66d0:			; <UNDEFINED> instruction: 0xf8df86a3
    66d4:			; <UNDEFINED> instruction: 0xf04f375c
    66d8:			; <UNDEFINED> instruction: 0xf8580b00
    66dc:	ldmdavs	r3, {r0, r1, sp}
    66e0:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    66e4:			; <UNDEFINED> instruction: 0xe7b96013
    66e8:			; <UNDEFINED> instruction: 0xf7fd4628
    66ec:	stmdacs	r2, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}
    66f0:	bicshi	pc, r0, #0
    66f4:			; <UNDEFINED> instruction: 0xf0002803
    66f8:			; <UNDEFINED> instruction: 0xf8df830f
    66fc:			; <UNDEFINED> instruction: 0xf04f073c
    6700:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    6704:	ldmdb	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6708:			; <UNDEFINED> instruction: 0x3724f8df
    670c:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6710:	vst2.8	{d22-d23}, [r3 :64], r3
    6714:	andsvs	r7, r3, r0, lsl #7
    6718:	stmiavs	ip!, {r4, r6, r9, sl, lr}
    671c:	mcrr2	0, 0, pc, lr, cr6	; <UNPREDICTABLE>
    6720:	strbmi	r4, [r8], -r7, lsl #12
    6724:	mcrr2	0, 0, pc, sl, cr6	; <UNPREDICTABLE>
    6728:			; <UNDEFINED> instruction: 0x4622463b
    672c:	andls	r9, r0, lr, lsl #18
    6730:			; <UNDEFINED> instruction: 0xf7fb2001
    6734:	ldr	lr, [r1, r8, lsr #19]
    6738:	mvnscc	pc, #1073741826	; 0x40000002
    673c:	vqdmulh.s<illegal width 8>	d18, d0, d1
    6740:			; <UNDEFINED> instruction: 0xf8df85fe
    6744:			; <UNDEFINED> instruction: 0xf04f36ec
    6748:			; <UNDEFINED> instruction: 0xf8580b00
    674c:	ldmdavs	r3, {r0, r1, sp}
    6750:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    6754:	usada8	r1, r3, r0, r6
    6758:	svceq	0x0001f1b9
    675c:			; <UNDEFINED> instruction: 0xf1b9bf18
    6760:	svclt	0x000c0f07
    6764:	bleq	828a8 <blocksz@@Base+0x5af80>
    6768:	bleq	428ac <blocksz@@Base+0x1af84>
    676c:	strhi	pc, [r7, #0]!
    6770:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    6774:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6778:			; <UNDEFINED> instruction: 0xf0436813
    677c:	andsvs	r0, r3, r0, lsl #7
    6780:			; <UNDEFINED> instruction: 0xf1b9e76c
    6784:	svclt	0x00180f01
    6788:	svceq	0x0006f1b9
    678c:			; <UNDEFINED> instruction: 0xf04fbf0c
    6790:			; <UNDEFINED> instruction: 0xf04f0b01
    6794:			; <UNDEFINED> instruction: 0xf0000b00
    6798:			; <UNDEFINED> instruction: 0xf8df84af
    679c:			; <UNDEFINED> instruction: 0xf8583694
    67a0:	ldmdavs	r3, {r0, r1, sp}
    67a4:	nopeq	{67}	; 0x43
    67a8:	smmla	r7, r3, r0, r6
    67ac:	svceq	0x0009f1b9
    67b0:	strbthi	pc, [lr], r0	; <UNPREDICTABLE>
    67b4:			; <UNDEFINED> instruction: 0x3678f8df
    67b8:	bleq	428fc <blocksz@@Base+0x1afd4>
    67bc:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    67c0:	vst2.8	{d22-d23}, [r3 :64], r3
    67c4:	andsvs	r7, r3, r0, lsl #6
    67c8:			; <UNDEFINED> instruction: 0xf1b9e748
    67cc:	svclt	0x00180f01
    67d0:	svceq	0x000bf1b9
    67d4:			; <UNDEFINED> instruction: 0xf04fbf0c
    67d8:			; <UNDEFINED> instruction: 0xf04f0b01
    67dc:			; <UNDEFINED> instruction: 0xf0000b00
    67e0:			; <UNDEFINED> instruction: 0xf8df83ad
    67e4:			; <UNDEFINED> instruction: 0xf858364c
    67e8:	ldmdavs	r3, {r0, r1, sp}
    67ec:	movwvs	pc, #1091	; 0x443	; <UNPREDICTABLE>
    67f0:			; <UNDEFINED> instruction: 0xe7336013
    67f4:	svceq	0x0001f1b9
    67f8:			; <UNDEFINED> instruction: 0xf1b9bf18
    67fc:	svclt	0x000c0f13
    6800:	bleq	82944 <blocksz@@Base+0x5b01c>
    6804:	bleq	42948 <blocksz@@Base+0x1b020>
    6808:	teqhi	sp, r0	; <UNPREDICTABLE>
    680c:			; <UNDEFINED> instruction: 0x3620f8df
    6810:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6814:	vst2.8	{d22-d23}, [r3 :64], r3
    6818:	andsvs	r2, r3, r0, lsl #6
    681c:			; <UNDEFINED> instruction: 0xf1b9e71e
    6820:	svclt	0x00180f01
    6824:	svceq	0x000ef1b9
    6828:			; <UNDEFINED> instruction: 0xf04fbf0c
    682c:			; <UNDEFINED> instruction: 0xf04f0b01
    6830:			; <UNDEFINED> instruction: 0xf0000b00
    6834:			; <UNDEFINED> instruction: 0xf8df8489
    6838:			; <UNDEFINED> instruction: 0xf85835f8
    683c:	ldmdavs	r3, {r0, r1, sp}
    6840:	movwmi	pc, #1091	; 0x443	; <UNPREDICTABLE>
    6844:	smlad	r9, r3, r0, r6
    6848:	svceq	0x0000f1b9
    684c:	msrhi	SPSR_fsx, r0
    6850:	ldrbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    6854:	bleq	42998 <blocksz@@Base+0x1b070>
    6858:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    685c:			; <UNDEFINED> instruction: 0xf0436813
    6860:	andsvs	r5, r3, r0, lsl #7
    6864:			; <UNDEFINED> instruction: 0xf1b9e6fa
    6868:	svclt	0x00180f01
    686c:	svceq	0x000cf1b9
    6870:			; <UNDEFINED> instruction: 0xf04fbf0c
    6874:			; <UNDEFINED> instruction: 0xf04f0b01
    6878:			; <UNDEFINED> instruction: 0xf0000b00
    687c:			; <UNDEFINED> instruction: 0xf8df8384
    6880:			; <UNDEFINED> instruction: 0xf85835b0
    6884:	ldmdavs	r3, {r0, r1, sp}
    6888:	movwpl	pc, #1091	; 0x443	; <UNPREDICTABLE>
    688c:	usat	r6, #5, r3
    6890:	svceq	0x0016f1b9
    6894:	sbcshi	pc, r7, r0
    6898:	ldrcc	pc, [r4, #2271]	; 0x8df
    689c:	bleq	429e0 <blocksz@@Base+0x1b0b8>
    68a0:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    68a4:	vst2.8	{d22-d23}, [r3 :64], r3
    68a8:	andsvs	r1, r3, r0, lsl #6
    68ac:			; <UNDEFINED> instruction: 0xf1b9e6d6
    68b0:			; <UNDEFINED> instruction: 0xf0000f11
    68b4:			; <UNDEFINED> instruction: 0xf8df8645
    68b8:			; <UNDEFINED> instruction: 0xf04f3578
    68bc:			; <UNDEFINED> instruction: 0xf8580b00
    68c0:	ldmdavs	r3, {r0, r1, sp}
    68c4:	movwcc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    68c8:			; <UNDEFINED> instruction: 0xe6c76013
    68cc:	svceq	0x0000f1b9
    68d0:			; <UNDEFINED> instruction: 0x81b9f000
    68d4:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    68d8:	bleq	42a1c <blocksz@@Base+0x1b0f4>
    68dc:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    68e0:			; <UNDEFINED> instruction: 0xf0436853
    68e4:	subsvs	r0, r3, r0, lsr #6
    68e8:			; <UNDEFINED> instruction: 0xf1b9e6b8
    68ec:			; <UNDEFINED> instruction: 0xf0000f0d
    68f0:			; <UNDEFINED> instruction: 0xf8df868c
    68f4:			; <UNDEFINED> instruction: 0xf04f353c
    68f8:			; <UNDEFINED> instruction: 0xf8580b00
    68fc:	ldmdavs	r3, {r0, r1, sp}
    6900:	orrpl	pc, r0, #1124073472	; 0x43000000
    6904:	ssat	r6, #10, r3
    6908:	svceq	0x0001f1b9
    690c:			; <UNDEFINED> instruction: 0xf1b9bf18
    6910:	svclt	0x000c0f14
    6914:	bleq	82a58 <blocksz@@Base+0x5b130>
    6918:	bleq	42a5c <blocksz@@Base+0x1b134>
    691c:	rschi	pc, r3, r0
    6920:	strcc	pc, [ip, #-2271]	; 0xfffff721
    6924:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6928:	vst2.8	{d22-d23}, [r3 :64], r3
    692c:	andsvs	r1, r3, r0, lsl #7
    6930:			; <UNDEFINED> instruction: 0xf1b9e694
    6934:	svclt	0x00180f01
    6938:	svceq	0x0010f1b9
    693c:			; <UNDEFINED> instruction: 0xf04fbf0c
    6940:			; <UNDEFINED> instruction: 0xf04f0b01
    6944:			; <UNDEFINED> instruction: 0xf0000b00
    6948:			; <UNDEFINED> instruction: 0xf8df8357
    694c:			; <UNDEFINED> instruction: 0xf85834e4
    6950:	ldmdavs	r3, {r0, r1, sp}
    6954:	orrcc	pc, r0, #1124073472	; 0x43000000
    6958:			; <UNDEFINED> instruction: 0xe67f6013
    695c:	svceq	0x0001f1b9
    6960:			; <UNDEFINED> instruction: 0xf1b9bf18
    6964:	svclt	0x000c0f15
    6968:	bleq	82aac <blocksz@@Base+0x5b184>
    696c:	bleq	42ab0 <blocksz@@Base+0x1b188>
    6970:			; <UNDEFINED> instruction: 0xf8dfd069
    6974:			; <UNDEFINED> instruction: 0xf85834bc
    6978:	ldmdavs	r3, {r0, r1, sp}
    697c:	orreq	pc, r0, #1124073472	; 0x43000000
    6980:			; <UNDEFINED> instruction: 0xe66b6013
    6984:	svceq	0x000ff1b9
    6988:	strhi	pc, [r6]
    698c:	strtcc	pc, [r0], #2271	; 0x8df
    6990:	bleq	42ad4 <blocksz@@Base+0x1b1ac>
    6994:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6998:	vst2.8	{d22-d23}, [r3 :64], r3
    699c:	andsvs	r4, r3, r0, lsl #7
    69a0:			; <UNDEFINED> instruction: 0xf1b9e65c
    69a4:	svclt	0x00180f01
    69a8:	svceq	0x0012f1b9
    69ac:			; <UNDEFINED> instruction: 0xf04fbf0c
    69b0:			; <UNDEFINED> instruction: 0xf04f0b01
    69b4:			; <UNDEFINED> instruction: 0xf0000b00
    69b8:			; <UNDEFINED> instruction: 0xf8df8435
    69bc:			; <UNDEFINED> instruction: 0xf8583474
    69c0:	ldmdavs	r3, {r0, r1, sp}
    69c4:	orrcs	pc, r0, #1124073472	; 0x43000000
    69c8:			; <UNDEFINED> instruction: 0xe6476013
    69cc:			; <UNDEFINED> instruction: 0xf04f4650
    69d0:			; <UNDEFINED> instruction: 0xf0060b01
    69d4:			; <UNDEFINED> instruction: 0xf8dffaf3
    69d8:	blx	2cbb70 <blocksz@@Base+0x2a4248>
    69dc:	ldrbtmi	pc, [r9], #-1034	; 0xfffffbf6	; <UNPREDICTABLE>
    69e0:	andcs	r4, r1, r2, lsl #12
    69e4:	stmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    69e8:	strbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    69ec:	msreq	CPSR_, #-2147483606	; 0x8000002a
    69f0:	smlawteq	r0, sl, r1, pc	; <UNPREDICTABLE>
    69f4:	vpmax.u8	d15, d3, d11
    69f8:			; <UNDEFINED> instruction: 0xf101fa2b
    69fc:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    6a00:	ldmib	r2, {r0, r1, r3, r8, r9, lr}^
    6a04:	nopmi	{0}	; <UNPREDICTABLE>
    6a08:	andsvs	r4, r0, fp, lsl #6
    6a0c:	pkhtb	r6, r3, r3, asr #32
    6a10:	svceq	0x0000f1ba
    6a14:	cfstrdge	mvd15, [r8], #252	; 0xfc
    6a18:	andcs	r9, r1, sl, lsl #22
    6a1c:			; <UNDEFINED> instruction: 0xf7fa6819
    6a20:			; <UNDEFINED> instruction: 0x4606ef16
    6a24:			; <UNDEFINED> instruction: 0xf43f2800
    6a28:	ldrb	sl, [r2, #-3336]	; 0xfffff2f8
    6a2c:	blcs	2d6d4 <blocksz@@Base+0x5dac>
    6a30:	cfldrsge	mvf15, [r9], #252	; 0xfc
    6a34:	andcs	r4, r1, r1, asr r6
    6a38:	svc	0x0008f7fa
    6a3c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6a40:	cfldrdge	mvd15, [fp], #252	; 0xfc
    6a44:	ldrtmi	lr, [r2], -r5, asr #10
    6a48:	stmdals	r5, {r0, r3, r5, r9, sl, lr}
    6a4c:	blx	fe3c4a50 <blocksz@@Base+0xfe39d128>
    6a50:	bmi	ffdd8464 <blocksz@@Base+0xffdb0b3c>
    6a54:			; <UNDEFINED> instruction: 0xf1aa2001
    6a58:			; <UNDEFINED> instruction: 0xf1ca0320
    6a5c:	blx	6ee4 <ntfs_mst_pre_write_fixup@plt+0x5394>
    6a60:	blx	843674 <blocksz@@Base+0x81bd4c>
    6a64:			; <UNDEFINED> instruction: 0xf858f101
    6a68:	blx	ea78 <ntfs_mst_pre_write_fixup@plt+0xcf28>
    6a6c:	movwmi	pc, #46090	; 0xb40a	; <UNPREDICTABLE>
    6a70:	ldrdeq	lr, [r0, -r2]
    6a74:	movwmi	r4, #45856	; 0xb320
    6a78:	subsvs	r6, r3, r0, lsl r0
    6a7c:	svceq	0x0000f1bb
    6a80:	mcrge	4, 2, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    6a84:	ldmdavs	fp!, {r1, r3, r5, r6, r7, r8, sl, sp, lr, pc}
    6a88:	vstrle	d2, [r8, #-4]
    6a8c:	andcs	r4, r1, ip, ror #21
    6a90:	ldrbtmi	r4, [sl], #-2540	; 0xfffff614
    6a94:			; <UNDEFINED> instruction: 0xf5024479
    6a98:			; <UNDEFINED> instruction: 0xf7fa72aa
    6a9c:			; <UNDEFINED> instruction: 0xf105eff4
    6aa0:			; <UNDEFINED> instruction: 0x46200410
    6aa4:	ldc2l	0, cr15, [lr], #-24	; 0xffffffe8
    6aa8:	strtmi	r1, [r0], -r7, lsr #16
    6aac:	ldc2l	0, cr15, [r2], #-24	; 0xffffffe8
    6ab0:	strhne	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6ab4:	strhcc	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6ab8:	ldrhcs	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6abc:			; <UNDEFINED> instruction: 0xf8b52901
    6ac0:			; <UNDEFINED> instruction: 0xf1c3e052
    6ac4:	ldrbtmi	r0, [r2], #-3152	; 0xfffff3b0
    6ac8:			; <UNDEFINED> instruction: 0xf0004462
    6acc:	strmi	r8, [r4], #-1622	; 0xfffff9aa
    6ad0:	andls	r9, r1, #134217728	; 0x8000000
    6ad4:	strls	r4, [r0], #-1595	; 0xfffff9c5
    6ad8:			; <UNDEFINED> instruction: 0x46294632
    6adc:			; <UNDEFINED> instruction: 0xf7ff9805
    6ae0:	strmi	pc, [r3], r3, ror #18
    6ae4:	ldmdavs	fp!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    6ae8:	vstrle	d2, [r8, #-4]
    6aec:	ldrdcs	r4, [r1], -r6
    6af0:	ldrbtmi	r4, [sl], #-2518	; 0xfffff62a
    6af4:			; <UNDEFINED> instruction: 0xf5024479
    6af8:			; <UNDEFINED> instruction: 0xf7fa72a0
    6afc:			; <UNDEFINED> instruction: 0xf105efc4
    6b00:			; <UNDEFINED> instruction: 0x46380710
    6b04:	mcrr2	0, 0, pc, lr, cr6	; <UNPREDICTABLE>
    6b08:	strhcc	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6b0c:			; <UNDEFINED> instruction: 0x46294632
    6b10:			; <UNDEFINED> instruction: 0xf8b59301
    6b14:			; <UNDEFINED> instruction: 0xf8b53052
    6b18:	ldrmi	r4, [ip], #-80	; 0xffffffb0
    6b1c:	strls	r3, [r0], #-1048	; 0xfffffbe8
    6b20:	stmdals	r5, {r0, r1, r3, r4, r5, fp, ip}
    6b24:	blx	1ac4b26 <blocksz@@Base+0x1a9d1fe>
    6b28:	ldr	r4, [r2, r3, lsl #13]
    6b2c:	blcs	60c20 <blocksz@@Base+0x392f8>
    6b30:	bmi	ff1fdf54 <blocksz@@Base+0xff1d662c>
    6b34:	stmibmi	r7, {r0, sp}^
    6b38:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    6b3c:			; <UNDEFINED> instruction: 0xf7fa32f8
    6b40:			; <UNDEFINED> instruction: 0xf105efa2
    6b44:			; <UNDEFINED> instruction: 0x93280310
    6b48:			; <UNDEFINED> instruction: 0x461c4618
    6b4c:	stc2	0, cr15, [sl], #-24	; 0xffffffe8
    6b50:	strhcc	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6b54:	eorls	r9, sl, sl, lsl #6
    6b58:			; <UNDEFINED> instruction: 0xf0064620
    6b5c:			; <UNDEFINED> instruction: 0xf8b5fc2b
    6b60:	strmi	r3, [r1], -sl, asr #32
    6b64:			; <UNDEFINED> instruction: 0xf0402b00
    6b68:	bmi	feee8974 <blocksz@@Base+0xfeec104c>
    6b6c:	ldrbtmi	r9, [sl], #-774	; 0xfffffcfa
    6b70:	tstcs	r0, r9, lsr #4
    6b74:	strheq	pc, [ip], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6b78:	ldc2l	0, cr15, [ip], #20
    6b7c:	stmdacs	r0, {r2, r9, sl, lr}
    6b80:	adchi	pc, r4, r1
    6b84:	bls	aad82c <blocksz@@Base+0xa85f04>
    6b88:	ldrdlt	pc, [r0], -r7
    6b8c:			; <UNDEFINED> instruction: 0x461f4413
    6b90:	svceq	0x0000f1bb
    6b94:	movwhi	pc, #12289	; 0x3001	; <UNPREDICTABLE>
    6b98:	blcs	a2d7c8 <blocksz@@Base+0xa05ea0>
    6b9c:	sbcshi	pc, r1, #1
    6ba0:	tstle	r4, ip, lsr #22
    6ba4:			; <UNDEFINED> instruction: 0xf10d4639
    6ba8:			; <UNDEFINED> instruction: 0xf8510cd8
    6bac:	ldmib	r4, {r4, r8, r9, sl, fp}^
    6bb0:	stmdavs	r9, {r8, r9, sp}^
    6bb4:	stmia	ip!, {r4, r5, ip, pc}
    6bb8:			; <UNDEFINED> instruction: 0xf8bd0003
    6bbc:	ldrsbls	r1, [r1, -ip]!
    6bc0:	teqeq	r0, sp	; <illegal shifter operand>
    6bc4:	svclt	0x00084299
    6bc8:			; <UNDEFINED> instruction: 0xf0014290
    6bcc:			; <UNDEFINED> instruction: 0xf1bb84bd
    6bd0:	vpmax.f32	d16, d0, d1
    6bd4:	bmi	fe868984 <blocksz@@Base+0xfe84105c>
    6bd8:	bleq	82d1c <blocksz@@Base+0x5b3f4>
    6bdc:	stmibmi	r0!, {r1, r3, r4, r5, r6, sl, lr}
    6be0:	ldrbtmi	r2, [r9], #-1
    6be4:	svc	0x004ef7fa
    6be8:	ldmdavs	fp!, {r0, r1, r4, r5, r8, r9, sl, sp, lr, pc}
    6bec:	vstrle	d2, [r7, #-4]
    6bf0:	mulcs	r1, ip, sl
    6bf4:	ldrbtmi	r4, [sl], #-2460	; 0xfffff664
    6bf8:	rsbcc	r4, r4, #2030043136	; 0x79000000
    6bfc:	svc	0x0042f7fa
    6c00:	stmdbvs	pc!, {r1, r3, r4, r7, r9, fp, lr}	; <UNPREDICTABLE>
    6c04:			; <UNDEFINED> instruction: 0xf8584b8a
    6c08:			; <UNDEFINED> instruction: 0xf8d52002
    6c0c:			; <UNDEFINED> instruction: 0xf858e014
    6c10:	ldmib	r2, {r0, r1, ip, sp}^
    6c14:	bne	e0701c <blocksz@@Base+0xddf6f4>
    6c18:	bl	1baacd8 <blocksz@@Base+0x1b833b0>
    6c1c:			; <UNDEFINED> instruction: 0x912f0101
    6c20:			; <UNDEFINED> instruction: 0xbc2ee9dd
    6c24:			; <UNDEFINED> instruction: 0xf1bb6818
    6c28:	ldmdavs	ip, {r0, r8, r9, sl, fp}^
    6c2c:	tsteq	r0, ip, ror r1	; <UNPREDICTABLE>
    6c30:	orrhi	pc, r9, #268435468	; 0x1000000c
    6c34:	andeq	pc, r2, r0, asr #32
    6c38:	andsvs	r6, r8, r7, lsl r0
    6c3c:	bleq	42d80 <blocksz@@Base+0x1b458>
    6c40:	and	pc, r4, r2, asr #17
    6c44:	ldmdavs	fp!, {r1, r3, r8, sl, sp, lr, pc}
    6c48:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    6c4c:			; <UNDEFINED> instruction: 0xf8b58752
    6c50:			; <UNDEFINED> instruction: 0xf8b54052
    6c54:			; <UNDEFINED> instruction: 0xf8b53050
    6c58:	ldrmi	sl, [ip], #-70	; 0xffffffba
    6c5c:	bl	299a20 <blocksz@@Base+0x2720f8>
    6c60:			; <UNDEFINED> instruction: 0xf8580904
    6c64:	movwls	r3, #40963	; 0xa003
    6c68:	ldrmi	r6, [r9, #2075]	; 0x81b
    6c6c:	strhi	pc, [r8, -r0]!
    6c70:	andcs	r4, r1, pc, ror fp
    6c74:	ldrsb	pc, [ip], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6c78:	ldrsbgt	pc, [r8], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6c7c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6c80:	ldrsblt	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
    6c84:	ldrhne	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6c88:			; <UNDEFINED> instruction: 0xf858681a
    6c8c:	blx	392cc0 <blocksz@@Base+0x36b398>
    6c90:			; <UNDEFINED> instruction: 0xf1a2f702
    6c94:	blx	30a51c <blocksz@@Base+0x2e2bf4>
    6c98:	subeq	pc, r9, #14, 28	; 0xe0
    6c9c:	streq	lr, [lr, -r7, asr #20]
    6ca0:	abseqdm	f7, f2
    6ca4:	vseleq.f32	s30, s28, s25
    6ca8:	vpmax.s8	d15, d2, d12
    6cac:	streq	lr, [lr, -r7, asr #20]
    6cb0:	strls	r9, [r5, -r4, lsr #4]!
    6cb4:			; <UNDEFINED> instruction: 0xbc24e9dd
    6cb8:	bl	6e0d2c <blocksz@@Base+0x6b9404>
    6cbc:			; <UNDEFINED> instruction: 0xf14c0b01
    6cc0:			; <UNDEFINED> instruction: 0xf1c30c00
    6cc4:	blx	aca54c <blocksz@@Base+0xaa2c24>
    6cc8:			; <UNDEFINED> instruction: 0xf1a3f103
    6ccc:	blx	307554 <blocksz@@Base+0x2dfc2c>
    6cd0:	blx	b46510 <blocksz@@Base+0xb1ebe8>
    6cd4:	b	10834e4 <blocksz@@Base+0x105bbbc>
    6cd8:	blx	b07118 <blocksz@@Base+0xadf7f0>
    6cdc:	movwmi	pc, #41731	; 0xa303	; <UNPREDICTABLE>
    6ce0:			; <UNDEFINED> instruction: 0xf04f4965
    6ce4:	ldrbtmi	r0, [r9], #-2816	; 0xfffff500
    6ce8:	mcr	7, 6, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    6cec:	ldrbmi	r4, [r3], -r3, ror #18
    6cf0:	andls	pc, r0, sp, asr #17
    6cf4:			; <UNDEFINED> instruction: 0x46224479
    6cf8:			; <UNDEFINED> instruction: 0xf7fa2001
    6cfc:	blls	2c2814 <blocksz@@Base+0x29aeec>
    6d00:	ldmdavs	r9, {r4, r5, r9, sl, lr}
    6d04:	ldc2l	0, cr15, [lr], #20
    6d08:			; <UNDEFINED> instruction: 0xf8584b49
    6d0c:	ldmdavs	r3, {r0, r1, sp}^
    6d10:	nopeq	{67}	; 0x43
    6d14:	strt	r6, [r1], #83	; 0x53
    6d18:	blcs	60e0c <blocksz@@Base+0x394e4>
    6d1c:	bmi	163e144 <blocksz@@Base+0x161681c>
    6d20:	ldmdbmi	r8, {r0, sp}^
    6d24:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    6d28:	sbcvc	pc, ip, #8388608	; 0x800000
    6d2c:	mcr	7, 5, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    6d30:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    6d34:	strhmi	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6d38:	ldrmi	r9, [r8], -r8, lsr #6
    6d3c:			; <UNDEFINED> instruction: 0xf006469b
    6d40:	bvs	feb05a0c <blocksz@@Base+0xfeade0e4>
    6d44:	ldrhne	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6d48:	stmdane	r2!, {r4, r5, r8, r9, ip, sp}
    6d4c:			; <UNDEFINED> instruction: 0xf8b54293
    6d50:	svclt	0x002a2050
    6d54:	movwcs	r4, #1627	; 0x65b
    6d58:	movwls	r1, #43035	; 0xa81b
    6d5c:	bl	a0e50 <blocksz@@Base+0x79528>
    6d60:			; <UNDEFINED> instruction: 0xf8b50b01
    6d64:	blcs	4eea4 <blocksz@@Base+0x2757c>
    6d68:	vhsub.u8	d9, d0, d6
    6d6c:	bmi	1028088 <blocksz@@Base+0x1000760>
    6d70:	movweq	lr, #47876	; 0xbb04
    6d74:			; <UNDEFINED> instruction: 0xf8589906
    6d78:	ldmdavs	r2, {r1, sp}
    6d7c:	addmi	r4, fp, #145	; 0x91
    6d80:	blls	2bce48 <blocksz@@Base+0x295520>
    6d84:			; <UNDEFINED> instruction: 0xf0012b00
    6d88:	bl	1a6f8c <blocksz@@Base+0x17f664>
    6d8c:	strtmi	r0, [r2], -fp, lsl #6
    6d90:	ldrmi	r9, [r8], -sl, lsl #18
    6d94:			; <UNDEFINED> instruction: 0xf7fa9306
    6d98:	stmdacs	r0, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    6d9c:	addhi	pc, r9, r1
    6da0:	strtmi	r9, [r2], -sl, lsl #18
    6da4:			; <UNDEFINED> instruction: 0xf7fa9806
    6da8:	ldmdavs	fp!, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
    6dac:	vstrle	d2, [r7, #-4]
    6db0:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    6db4:	ldcl	7, cr15, [lr, #1000]	; 0x3e8
    6db8:	stmdals	r6, {r0, r5, r9, sl, lr}
    6dbc:	stc2	0, cr15, [r2], #20
    6dc0:	ldrtmi	r9, [r2], -r8, lsr #18
    6dc4:			; <UNDEFINED> instruction: 0xf7fd9805
    6dc8:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    6dcc:	strmi	r2, [r3], r1, lsl #22
    6dd0:	mrcge	7, 1, APSR_nzcv, cr15, cr15, {3}
    6dd4:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
    6dd8:	andcs	r4, r1, sp, lsr #18
    6ddc:			; <UNDEFINED> instruction: 0xf7fa4479
    6de0:			; <UNDEFINED> instruction: 0xe636ee52
    6de4:			; <UNDEFINED> instruction: 0xf04f4b12
    6de8:			; <UNDEFINED> instruction: 0xf8580b01
    6dec:	ldmdavs	r3, {r0, r1, sp}
    6df0:	orrvc	pc, r0, #1124073472	; 0x43000000
    6df4:	str	r6, [pc], #19	; 6dfc <ntfs_mst_pre_write_fixup@plt+0x52ac>
    6df8:	muleq	r2, r4, fp
    6dfc:	andeq	r0, r0, r0, asr r1
    6e00:	andeq	fp, r0, r4, ror #4
    6e04:	andeq	ip, r0, r8, ror r1
    6e08:	andeq	ip, r0, r8, asr #2
    6e0c:	strdeq	r0, [r0], -r4
    6e10:	andeq	r0, r0, ip, asr r1
    6e14:	andeq	fp, r0, lr, asr #28
    6e18:	andeq	fp, r0, r6, lsr #28
    6e1c:	andeq	r0, r0, r0, lsl #4
    6e20:			; <UNDEFINED> instruction: 0x0000bdbc
    6e24:	ldrdeq	fp, [r0], -r0
    6e28:	andeq	r0, r0, r4, asr #3
    6e2c:	andeq	r0, r0, r0, ror #3
    6e30:	andeq	r0, r0, r8, lsl #3
    6e34:	andeq	r0, r0, r4, lsl #3
    6e38:	andeq	fp, r0, sl, lsl #24
    6e3c:	ldrdeq	fp, [r0], -r2
    6e40:	andeq	sl, r0, r6, lsr #20
    6e44:	andeq	fp, r0, ip, lsr #11
    6e48:	andeq	sl, r0, r6, asr #19
    6e4c:	andeq	fp, r0, ip, asr #10
    6e50:	andeq	sl, r0, r0, lsl #19
    6e54:	andeq	fp, r0, r6, lsl #10
    6e58:	muleq	r0, lr, r6
    6e5c:	muleq	r0, ip, r5
    6e60:	andeq	fp, r0, lr, lsr #13
    6e64:	andeq	sl, r0, r2, asr #17
    6e68:	andeq	fp, r0, r8, asr #8
    6e6c:	andeq	r0, r0, ip, lsl r1
    6e70:	andeq	r0, r0, r0, lsr #3
    6e74:	ldrdeq	r0, [r0], -ip
    6e78:	andeq	fp, r0, r6, asr r6
    6e7c:	andeq	fp, r0, r0, ror r6
    6e80:	muleq	r0, r4, r7
    6e84:	andeq	fp, r0, sl, lsl r3
    6e88:	andeq	fp, r0, r2, asr r2
    6e8c:	andeq	fp, r0, r2, asr #2
    6e90:	andeq	fp, r0, ip, lsl r5
    6e94:	blcs	60f88 <blocksz@@Base+0x39660>
    6e98:			; <UNDEFINED> instruction: 0xf8dfdd0a
    6e9c:	ldrdcs	r2, [r1], -ip
    6ea0:	ldclne	8, cr15, [r8], {223}	; 0xdf
    6ea4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    6ea8:	sbcvc	pc, r0, #8388608	; 0x800000
    6eac:	stcl	7, cr15, [sl, #1000]!	; 0x3e8
    6eb0:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    6eb4:	ldrmi	r9, [r8], -r8, lsr #6
    6eb8:	blx	1d42ed8 <blocksz@@Base+0x1d1b5b0>
    6ebc:	ldrhcs	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6ec0:	ldrhmi	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6ec4:	ldrmi	r6, [r4], #-2107	; 0xfffff7c5
    6ec8:	strhne	pc, [lr], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6ecc:	strhcs	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6ed0:	strls	r2, [sl], #-2817	; 0xfffff4ff
    6ed4:	ldrmi	r9, [r4], -fp, lsr #2
    6ed8:	strmi	r9, [r3], r6, lsl #4
    6edc:	mvnhi	pc, #0, 6
    6ee0:	bvs	6edafc <blocksz@@Base+0x6c61d4>
    6ee4:			; <UNDEFINED> instruction: 0xf8df9329
    6ee8:	stmdbls	sl, {r3, r4, r7, sl, fp, ip, sp}
    6eec:			; <UNDEFINED> instruction: 0xf8589a06
    6ef0:	strmi	r3, [sl], #-3
    6ef4:	ldmdavs	fp, {r0, r1, r3, r5, r8, fp, ip, pc}
    6ef8:	addmi	r4, sl, #153	; 0x99
    6efc:	svcge	0x0072f63f
    6f00:	blls	a2d730 <blocksz@@Base+0xa05e08>
    6f04:	ldrbmi	r4, [fp], #-1074	; 0xfffffbce
    6f08:	ldrmi	r9, [r4], -sl, lsl #6
    6f0c:	ldrmi	r9, [r9], -r6, lsl #20
    6f10:			; <UNDEFINED> instruction: 0xf7fa4620
    6f14:	blls	2c22cc <blocksz@@Base+0x29a9a4>
    6f18:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    6f1c:	rschi	pc, r3, r1, asr #32
    6f20:	blcs	61014 <blocksz@@Base+0x396ec>
    6f24:	sbcshi	pc, r4, r1, lsl #6
    6f28:	mrrccc	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    6f2c:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6f30:	vst2.8	{d22-d23}, [r3 :64], r3
    6f34:	andsvs	r7, r3, r0, lsl #7
    6f38:	bllt	fe444f3c <blocksz@@Base+0xfe41d614>
    6f3c:	blcs	61030 <blocksz@@Base+0x39708>
    6f40:			; <UNDEFINED> instruction: 0xf8dfdd0a
    6f44:	andcs	r2, r1, r4, asr #24
    6f48:	mcrrne	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    6f4c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    6f50:	addsvc	pc, sl, #8388608	; 0x800000
    6f54:	ldc	7, cr15, [r6, #1000]	; 0x3e8
    6f58:	ldreq	pc, [r0, -r5, lsl #2]
    6f5c:			; <UNDEFINED> instruction: 0xf0064638
    6f60:			; <UNDEFINED> instruction: 0xf8b5fa21
    6f64:	ldrtmi	r3, [r2], -r6, asr #32
    6f68:	movwls	r4, #5673	; 0x1629
    6f6c:	ldrhcc	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6f70:	ldrhmi	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6f74:	strtcc	r4, [r8], #-1052	; 0xfffffbe4
    6f78:	ldmdane	fp!, {sl, ip, pc}
    6f7c:			; <UNDEFINED> instruction: 0xf7fe9805
    6f80:	strmi	pc, [r3], pc, asr #19
    6f84:	ldmdavs	fp!, {r0, r2, r5, r6, r8, sl, sp, lr, pc}
    6f88:	vstrle	d2, [r9, #-4]
    6f8c:	stccs	8, cr15, [r0], {223}	; 0xdf
    6f90:			; <UNDEFINED> instruction: 0xf8df2001
    6f94:	ldrbtmi	r1, [sl], #-3072	; 0xfffff400
    6f98:	sbccc	r4, ip, #2030043136	; 0x79000000
    6f9c:	ldcl	7, cr15, [r2, #-1000]!	; 0xfffffc18
    6fa0:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    6fa4:	ldrmi	r9, [r8], -r8, lsr #6
    6fa8:			; <UNDEFINED> instruction: 0xf9f4f006
    6fac:			; <UNDEFINED> instruction: 0xf8b5683b
    6fb0:			; <UNDEFINED> instruction: 0xf8b54050
    6fb4:	blcs	4f104 <blocksz@@Base+0x277dc>
    6fb8:	strhlt	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    6fbc:	andls	r4, r6, #570425344	; 0x22000000
    6fc0:	vhadd.u8	d9, d0, d28
    6fc4:	ldrtmi	r8, [r4], #-1130	; 0xfffffb96
    6fc8:	stmiane	r3!, {r0, r1, r5, r7, r9, fp, pc}^
    6fcc:	stmdavs	r3!, {r0, r3, r5, r8, r9, ip, pc}
    6fd0:			; <UNDEFINED> instruction: 0xf0002b90
    6fd4:			; <UNDEFINED> instruction: 0xf8df83fe
    6fd8:			; <UNDEFINED> instruction: 0xf04f2bac
    6fdc:			; <UNDEFINED> instruction: 0xf1aa0b01
    6fe0:			; <UNDEFINED> instruction: 0xf1ca0320
    6fe4:	blx	2c746c <blocksz@@Base+0x29fb44>
    6fe8:	blx	304018 <blocksz@@Base+0x2dc6f0>
    6fec:			; <UNDEFINED> instruction: 0xf858f303
    6ff0:	blx	acf000 <blocksz@@Base+0xaa76d8>
    6ff4:	str	pc, [r3, #-257]	; 0xfffffeff
    6ff8:	blcs	610ec <blocksz@@Base+0x397c4>
    6ffc:			; <UNDEFINED> instruction: 0xf8dfdd06
    7000:	mulcs	r1, r8, fp
    7004:	ldrbtmi	r9, [r9], #-2575	; 0xfffff5f1
    7008:	ldc	7, cr15, [ip, #-1000]!	; 0xfffffc18
    700c:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    7010:	ldrmi	r9, [r8], -r8, lsr #6
    7014:			; <UNDEFINED> instruction: 0xf9c6f006
    7018:			; <UNDEFINED> instruction: 0xf8b5683a
    701c:			; <UNDEFINED> instruction: 0xf8b51046
    7020:	bcs	53168 <blocksz@@Base+0x2b840>
    7024:	ldrhmi	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7028:	ldrmi	r9, [ip], #-262	; 0xfffffefa
    702c:	vmax.u8	d4, d16, d3
    7030:	bls	168630 <blocksz@@Base+0x140d08>
    7034:	andls	r6, sl, #73728	; 0x12000
    7038:			; <UNDEFINED> instruction: 0xf0402b00
    703c:	ldmdavs	r3!, {r1, r3, r7, r8, sl, pc}
    7040:	addsmi	r9, r3, #12, 20	; 0xc000
    7044:	cmnhi	r2, #0	; <UNPREDICTABLE>
    7048:	blcc	e453cc <blocksz@@Base+0xe1daa4>
    704c:	bleq	83190 <blocksz@@Base+0x5b868>
    7050:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7054:	vst2.8	{d22-d23}, [r3 :64], r3
    7058:	andsvs	r3, r3, r0, lsl #7
    705c:	bllt	1745060 <blocksz@@Base+0x171d738>
    7060:	blcs	61154 <blocksz@@Base+0x3982c>
    7064:			; <UNDEFINED> instruction: 0xf8dfdd09
    7068:	andcs	r2, r1, r4, lsr fp
    706c:	blne	c453f0 <blocksz@@Base+0xc1dac8>
    7070:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7074:			; <UNDEFINED> instruction: 0xf7fa32e4
    7078:			; <UNDEFINED> instruction: 0xf105ed06
    707c:			; <UNDEFINED> instruction: 0x93280310
    7080:			; <UNDEFINED> instruction: 0xf0064618
    7084:	ldmdavs	fp!, {r0, r1, r2, r3, r7, r8, fp, ip, sp, lr, pc}
    7088:	ldrhcs	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    708c:	ldrhmi	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7090:			; <UNDEFINED> instruction: 0xf8b52b01
    7094:	strtmi	fp, [r2], #-70	; 0xffffffba
    7098:	eorls	r9, sl, r9, lsr #4
    709c:	strhi	pc, [r8], #768	; 0x300
    70a0:	blcc	45424 <blocksz@@Base+0x1dafc>
    70a4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    70a8:	blls	2abcd8 <blocksz@@Base+0x2843b0>
    70ac:	ldmdavs	fp, {r0, r3, r5, fp, ip, pc}
    70b0:	andeq	lr, r0, #11264	; 0x2c00
    70b4:	stmle	lr, {r1, r3, r4, r7, r9, lr}
    70b8:	ldrtmi	r9, [r0], #-2856	; 0xfffff4d8
    70bc:	ldrbmi	r9, [sl], -sl, lsr #18
    70c0:	ldrmi	r9, [r9], #-41	; 0xffffffd7
    70c4:			; <UNDEFINED> instruction: 0xf7fa9106
    70c8:			; <UNDEFINED> instruction: 0x4604ec12
    70cc:			; <UNDEFINED> instruction: 0xf0402800
    70d0:	bhi	ffce81ec <blocksz@@Base+0xffcc08c4>
    70d4:			; <UNDEFINED> instruction: 0xf14007d9
    70d8:	ldmdavs	fp!, {r0, r6, sl, pc}
    70dc:			; <UNDEFINED> instruction: 0xf77f2b01
    70e0:			; <UNDEFINED> instruction: 0xf8dfaad8
    70e4:	strtmi	r2, [r3], r4, asr #21
    70e8:			; <UNDEFINED> instruction: 0xf8df447a
    70ec:	andcs	r1, r1, r0, asr #21
    70f0:			; <UNDEFINED> instruction: 0xf7fa4479
    70f4:	strt	lr, [ip], #3272	; 0xcc8
    70f8:	blcs	611ec <blocksz@@Base+0x398c4>
    70fc:			; <UNDEFINED> instruction: 0xf8dfdd09
    7100:			; <UNDEFINED> instruction: 0x20012ab0
    7104:	bne	feb45488 <blocksz@@Base+0xfeb1db60>
    7108:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    710c:			; <UNDEFINED> instruction: 0xf7fa3274
    7110:			; <UNDEFINED> instruction: 0xf105ecba
    7114:			; <UNDEFINED> instruction: 0x46200410
    7118:			; <UNDEFINED> instruction: 0xf944f006
    711c:	strhcc	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7120:			; <UNDEFINED> instruction: 0xf47f2b00
    7124:			; <UNDEFINED> instruction: 0xf8b5af58
    7128:	stmdane	r3!, {r1, r2, r6, ip, sp, lr}
    712c:			; <UNDEFINED> instruction: 0x46294632
    7130:	strls	r9, [r1, -r5, lsl #16]
    7134:	ldrhmi	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7138:	ldrhvc	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    713c:	strls	r4, [r0], #-1084	; 0xfffffbc4
    7140:	mcr2	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    7144:	str	r4, [r4], #1667	; 0x683
    7148:	blcs	6123c <blocksz@@Base+0x39914>
    714c:			; <UNDEFINED> instruction: 0xf8dfdd09
    7150:	andcs	r2, r1, r8, ror #20
    7154:	bne	19454d8 <blocksz@@Base+0x191dbb0>
    7158:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    715c:			; <UNDEFINED> instruction: 0xf7fa32b8
    7160:			; <UNDEFINED> instruction: 0xf105ec92
    7164:	movwls	r0, #41744	; 0xa310
    7168:			; <UNDEFINED> instruction: 0xf0064618
    716c:	ldmdavs	fp!, {r0, r1, r4, r8, fp, ip, sp, lr, pc}
    7170:	strhne	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7174:	ldrhcs	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7178:			; <UNDEFINED> instruction: 0xf8b52b01
    717c:	qsubls	r4, r2, r8
    7180:	strtls	r4, [r9], #-1044	; 0xfffffbec
    7184:	eorls	r4, fp, ip, lsl #12
    7188:	movwhi	pc, #8960	; 0x2300	; <UNPREDICTABLE>
    718c:	bl	1adda8 <blocksz@@Base+0x186480>
    7190:	bvs	6c9da0 <blocksz@@Base+0x6a2478>
    7194:			; <UNDEFINED> instruction: 0xf8db9306
    7198:	bls	3131a0 <blocksz@@Base+0x2eb878>
    719c:			; <UNDEFINED> instruction: 0xf47f4293
    71a0:	blls	a32e10 <blocksz@@Base+0xa0b4e8>
    71a4:	andeq	pc, r7, #19
    71a8:	ldrmi	r9, [r8], -sl, lsr #4
    71ac:	strhi	pc, [r4, r0, asr #32]
    71b0:	bls	1ad65c <blocksz@@Base+0x185d34>
    71b4:	addsmi	r4, r3, #184549376	; 0xb000000
    71b8:	svcge	0x000df63f
    71bc:	strhcs	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    71c0:	bcs	5828c <blocksz@@Base+0x30964>
    71c4:	andle	r4, ip, ip, lsl #12
    71c8:	bls	2abe74 <blocksz@@Base+0x28454c>
    71cc:	ldrmi	r9, [r3], #-2859	; 0xfffff4d5
    71d0:	strtmi	r4, [r0], -r2, lsl #12
    71d4:			; <UNDEFINED> instruction: 0xf7fa4619
    71d8:	blls	a82008 <blocksz@@Base+0xa5a6e0>
    71dc:			; <UNDEFINED> instruction: 0xf0412800
    71e0:	strtmi	r8, [r0], -r5, lsr #3
    71e4:	ldmne	r1!, {r1, r2, sl, fp, ip, pc}^
    71e8:			; <UNDEFINED> instruction: 0xf7fa1ae2
    71ec:			; <UNDEFINED> instruction: 0xf8dbeb5a
    71f0:	stmdals	r8!, {r2, r3, r4, sp}
    71f4:	stmdbls	sl, {r0, r1, r5, r9, sl, lr}
    71f8:			; <UNDEFINED> instruction: 0x46321a10
    71fc:	andseq	pc, ip, fp, asr #17
    7200:			; <UNDEFINED> instruction: 0xf7fd9805
    7204:	ldmdavs	fp!, {r0, r2, sl, fp, ip, sp, lr, pc}
    7208:	strmi	r2, [r3], r1, lsl #22
    720c:	stcge	7, cr15, [r1], #-508	; 0xfffffe04
    7210:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7214:			; <UNDEFINED> instruction: 0xf8df447a
    7218:	andcs	r1, r1, ip, lsr #19
    721c:			; <UNDEFINED> instruction: 0xf7fa4479
    7220:	ldr	lr, [r6], #-3122	; 0xfffff3ce
    7224:	blcs	61318 <blocksz@@Base+0x399f0>
    7228:			; <UNDEFINED> instruction: 0xf8dfdd0a
    722c:	mulcs	r1, ip, r9
    7230:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7234:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7238:	addvc	pc, r6, #8388608	; 0x800000
    723c:	stc	7, cr15, [r2], #-1000	; 0xfffffc18
    7240:	ldreq	pc, [r0], #-261	; 0xfffffefb
    7244:			; <UNDEFINED> instruction: 0xf0064620
    7248:			; <UNDEFINED> instruction: 0xf8b5f8ad
    724c:	svccs	0x00087046
    7250:	strbhi	pc, [r8, r0]	; <UNPREDICTABLE>
    7254:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7258:	bleq	8339c <blocksz@@Base+0x5ba74>
    725c:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7260:	vst2.8	{d22-d23}, [r3 :64], r3
    7264:	andsvs	r2, r3, r0, lsl #7
    7268:	blt	15c526c <blocksz@@Base+0x159d944>
    726c:	blcs	61360 <blocksz@@Base+0x39a38>
    7270:			; <UNDEFINED> instruction: 0xf8dfdd09
    7274:			; <UNDEFINED> instruction: 0xf8df395c
    7278:	ldrbtmi	r1, [fp], #-2396	; 0xfffff6a4
    727c:			; <UNDEFINED> instruction: 0xf1034479
    7280:			; <UNDEFINED> instruction: 0xf7fa02a0
    7284:			; <UNDEFINED> instruction: 0xf105ec00
    7288:			; <UNDEFINED> instruction: 0x46200410
    728c:			; <UNDEFINED> instruction: 0xf882f006
    7290:	strhcc	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7294:			; <UNDEFINED> instruction: 0xf47f2b00
    7298:			; <UNDEFINED> instruction: 0xf8b5ae9e
    729c:	stmdane	r3!, {r1, r3, r6, ip, sp, lr}
    72a0:			; <UNDEFINED> instruction: 0x46294632
    72a4:	strls	r9, [r1, -r5, lsl #16]
    72a8:	ldrhmi	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    72ac:	ldrhvc	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    72b0:	strls	r4, [r0], #-1084	; 0xfffffbc4
    72b4:	mcr2	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    72b8:			; <UNDEFINED> instruction: 0xf7ff4683
    72bc:	ldmdavs	fp!, {r1, r3, r6, r7, r8, r9, fp, ip, sp, pc}
    72c0:	vstrle	d2, [sl, #-4]
    72c4:	ldmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    72c8:			; <UNDEFINED> instruction: 0xf8df2001
    72cc:	ldrbtmi	r1, [sl], #-2320	; 0xfffff6f0
    72d0:			; <UNDEFINED> instruction: 0xf5024479
    72d4:			; <UNDEFINED> instruction: 0xf7fa72d6
    72d8:			; <UNDEFINED> instruction: 0xf105ebd6
    72dc:			; <UNDEFINED> instruction: 0xf8b50210
    72e0:	bvs	feacb400 <blocksz@@Base+0xfeaa3ad8>
    72e4:			; <UNDEFINED> instruction: 0x46934610
    72e8:	ldrteq	pc, [r0], #-259	; 0xfffffefd	; <UNPREDICTABLE>
    72ec:	tstls	r6, r9, lsr #4
    72f0:			; <UNDEFINED> instruction: 0xf858f006
    72f4:	stmdane	fp, {r1, r2, r8, fp, ip, pc}
    72f8:			; <UNDEFINED> instruction: 0xf8b5429c
    72fc:	svclt	0x00244052
    7300:	ldmdane	r3, {r1, r3, r4, r6, r9, sl, lr}
    7304:	ldrhcs	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7308:	movwcs	fp, #3896	; 0xf38
    730c:	bl	abfb4 <blocksz@@Base+0x8468c>
    7310:			; <UNDEFINED> instruction: 0xf8b50b04
    7314:	bls	193444 <blocksz@@Base+0x16bb1c>
    7318:			; <UNDEFINED> instruction: 0xf000429a
    731c:	bls	1a8614 <blocksz@@Base+0x180cec>
    7320:	movwls	r4, #9769	; 0x2629
    7324:	andlt	pc, r0, sp, asr #17
    7328:	ldrtmi	r9, [r2], -r1, lsl #4
    732c:	stmdals	r5, {r3, r5, r8, r9, fp, ip, pc}
    7330:	strthi	pc, [ip], #576	; 0x240
    7334:			; <UNDEFINED> instruction: 0xf8f0f7fe
    7338:			; <UNDEFINED> instruction: 0xf7ff4683
    733c:	ldmdavs	fp!, {r1, r3, r7, r8, r9, fp, ip, sp, pc}
    7340:	vstrle	d2, [r9, #-4]
    7344:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7348:			; <UNDEFINED> instruction: 0xf8df2001
    734c:	ldrbtmi	r1, [sl], #-2200	; 0xfffff768
    7350:	addcc	r4, ip, #2030043136	; 0x79000000
    7354:	bl	fe5c5344 <blocksz@@Base+0xfe59da1c>
    7358:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    735c:	ldrmi	r9, [r8], -r8, lsr #6
    7360:			; <UNDEFINED> instruction: 0xf818f006
    7364:			; <UNDEFINED> instruction: 0xf8b5683b
    7368:			; <UNDEFINED> instruction: 0xf8b51050
    736c:	blcs	4f4bc <blocksz@@Base+0x27b94>
    7370:	strhlt	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7374:	andls	r4, r6, #167772160	; 0xa000000
    7378:	vhadd.u8	d9, d0, d25
    737c:			; <UNDEFINED> instruction: 0xf8df84bc
    7380:			; <UNDEFINED> instruction: 0xf8583824
    7384:	movwls	r3, #40963	; 0xa003
    7388:	stmdbls	r6, {r1, r3, r8, r9, fp, ip, pc}
    738c:	bl	2e1400 <blocksz@@Base+0x2b9ad8>
    7390:	addsmi	r0, sl, #268435456	; 0x10000000
    7394:	mrcge	6, 0, APSR_nzcv, cr15, cr15, {1}
    7398:			; <UNDEFINED> instruction: 0x2328e9dd
    739c:			; <UNDEFINED> instruction: 0x461c4413
    73a0:	svceq	0x0000f1bb
    73a4:	strbhi	pc, [r7, #-0]!	; <UNPREDICTABLE>
    73a8:			; <UNDEFINED> instruction: 0x465a1873
    73ac:			; <UNDEFINED> instruction: 0x93294621
    73b0:			; <UNDEFINED> instruction: 0xf7fa4618
    73b4:	blls	a81e2c <blocksz@@Base+0xa5a504>
    73b8:			; <UNDEFINED> instruction: 0xf0002800
    73bc:			; <UNDEFINED> instruction: 0x465a855c
    73c0:			; <UNDEFINED> instruction: 0x46214618
    73c4:	b	fe1c53b4 <blocksz@@Base+0xfe19da8c>
    73c8:	bhi	ffce14b8 <blocksz@@Base+0xffcb9b90>
    73cc:			; <UNDEFINED> instruction: 0xf0232a01
    73d0:	rscshi	r0, r3, #67108864	; 0x4000000
    73d4:			; <UNDEFINED> instruction: 0xf8dfdd09
    73d8:	ldrbtmi	r0, [r8], #-2064	; 0xfffff7f0
    73dc:	b	ff2c53cc <blocksz@@Base+0xff29daa4>
    73e0:	ldrtmi	r9, [r0], -sl, lsl #22
    73e4:			; <UNDEFINED> instruction: 0xf0056819
    73e8:	blls	2c5a24 <blocksz@@Base+0x29e0fc>
    73ec:	stmdbls	r8!, {r1, r4, r5, r9, sl, lr}
    73f0:	ldmdavs	fp, {r0, r2, fp, ip, pc}
    73f4:	blx	3453f2 <blocksz@@Base+0x31daca>
    73f8:	blcs	614ec <blocksz@@Base+0x39bc4>
    73fc:			; <UNDEFINED> instruction: 0xf77f4683
    7400:			; <UNDEFINED> instruction: 0xf8dfab28
    7404:	ldrbtmi	r2, [sl], #-2024	; 0xfffff818
    7408:	ubfxne	pc, pc, #17, #5
    740c:	ldrbtmi	r2, [r9], #-1
    7410:	bl	e45400 <blocksz@@Base+0xe1dad8>
    7414:	bllt	785418 <blocksz@@Base+0x75daf0>
    7418:	blcs	6150c <blocksz@@Base+0x39be4>
    741c:			; <UNDEFINED> instruction: 0xf8dfdd0a
    7420:	ldrdcs	r2, [r1], -r4
    7424:			; <UNDEFINED> instruction: 0x17d0f8df
    7428:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    742c:	rscvc	pc, sl, #8388608	; 0x800000
    7430:	bl	a45420 <blocksz@@Base+0xa1daf8>
    7434:	andseq	pc, r0, #1073741825	; 0x40000001
    7438:	strhne	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    743c:	ldrmi	r6, [r0], -fp, lsr #21
    7440:			; <UNDEFINED> instruction: 0xf1034693
    7444:	eorls	r0, r9, #48, 8	; 0x30000000
    7448:			; <UNDEFINED> instruction: 0xf0059106
    744c:	stmdbls	r6, {r0, r1, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7450:	addsmi	r1, ip, #720896	; 0xb0000
    7454:	ldrhmi	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7458:	ldrbmi	fp, [sl], -r4, lsr #30
    745c:			; <UNDEFINED> instruction: 0xf8b51813
    7460:	svclt	0x00382050
    7464:			; <UNDEFINED> instruction: 0x93282300
    7468:	bleq	142078 <blocksz@@Base+0x11a750>
    746c:	strhcc	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7470:	addsmi	r9, sl, #24576	; 0x6000
    7474:	strbhi	pc, [fp], r0	; <UNPREDICTABLE>
    7478:	strtmi	r9, [r9], -r6, lsl #20
    747c:			; <UNDEFINED> instruction: 0xf8cd9302
    7480:	andls	fp, r1, #0
    7484:	blls	a18d54 <blocksz@@Base+0x9f142c>
    7488:	vadd.i8	d25, d0, d5
    748c:			; <UNDEFINED> instruction: 0xf7fe869c
    7490:			; <UNDEFINED> instruction: 0x4683fab3
    7494:	blt	ff785498 <blocksz@@Base+0xff75db70>
    7498:	blcs	6158c <blocksz@@Base+0x39c64>
    749c:			; <UNDEFINED> instruction: 0xf8dfdd09
    74a0:	andcs	r2, r1, ip, asr r7
    74a4:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
    74a8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    74ac:			; <UNDEFINED> instruction: 0xf7fa3240
    74b0:			; <UNDEFINED> instruction: 0xf105eaea
    74b4:			; <UNDEFINED> instruction: 0x93280310
    74b8:			; <UNDEFINED> instruction: 0xf0054618
    74bc:	ldmdavs	sl!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    74c0:	strhne	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    74c4:	ldrhcc	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    74c8:			; <UNDEFINED> instruction: 0xf8b52a01
    74cc:	qsubls	r4, r2, r9
    74d0:	strtls	r4, [sl], #-1052	; 0xfffffbe4
    74d4:	strmi	r4, [r3], ip, lsl #12
    74d8:	ldrbthi	pc, [r6], #768	; 0x300	; <UNPREDICTABLE>
    74dc:	movwls	r1, #43251	; 0xa8f3
    74e0:	bvs	6ee0fc <blocksz@@Base+0x6c67d4>
    74e4:	blls	2ac104 <blocksz@@Base+0x2847dc>
    74e8:	ldmdavs	fp, {r2, r3, r9, fp, ip, pc}
    74ec:			; <UNDEFINED> instruction: 0xf47f4293
    74f0:	blls	a72ac0 <blocksz@@Base+0xa4b198>
    74f4:			; <UNDEFINED> instruction: 0x461a075c
    74f8:	strbhi	pc, [lr, r0, asr #32]!	; <UNPREDICTABLE>
    74fc:	stmdbls	r6, {r1, r3, r5, fp, ip, pc}
    7500:			; <UNDEFINED> instruction: 0x932b4403
    7504:			; <UNDEFINED> instruction: 0xf4ff4299
    7508:	blls	a32aa8 <blocksz@@Base+0xa0b180>
    750c:	bl	d85d4 <blocksz@@Base+0xb0cac>
    7510:	strmi	r0, [r4], -fp, lsl #2
    7514:			; <UNDEFINED> instruction: 0xf7fa912a
    7518:	blls	b01cc8 <blocksz@@Base+0xada3a0>
    751c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    7520:	adchi	pc, fp, r1, asr #32
    7524:	blcs	61618 <blocksz@@Base+0x39cf0>
    7528:	addshi	pc, lr, r1, lsl #6
    752c:			; <UNDEFINED> instruction: 0x3654f8df
    7530:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7534:	vst2.8	{d22-d23}, [r3 :64], r3
    7538:	andsvs	r4, r3, r0, lsl #7
    753c:	stmlt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7540:	blcs	61634 <blocksz@@Base+0x39d0c>
    7544:			; <UNDEFINED> instruction: 0xf8dfdd0a
    7548:			; <UNDEFINED> instruction: 0x200126bc
    754c:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    7550:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7554:	addvc	pc, lr, #8388608	; 0x800000
    7558:	b	fe545548 <blocksz@@Base+0xfe51dc20>
    755c:	ldreq	pc, [r0], #-261	; 0xfffffefb
    7560:			; <UNDEFINED> instruction: 0xf0054620
    7564:	pkhbtmi	pc, r3, pc, lsl #30	; <UNPREDICTABLE>
    7568:			; <UNDEFINED> instruction: 0xf0054620
    756c:			; <UNDEFINED> instruction: 0xf8b5ff13
    7570:	svccs	0x00087046
    7574:	strbhi	pc, [lr, -r0]!	; <UNPREDICTABLE>
    7578:			; <UNDEFINED> instruction: 0x3608f8df
    757c:	bleq	836c0 <blocksz@@Base+0x5bd98>
    7580:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7584:	vst2.8	{d22-d23}, [r3 :64], r3
    7588:	andsvs	r3, r3, r0, lsl #6
    758c:	stmialt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7590:	blcs	61684 <blocksz@@Base+0x39d5c>
    7594:			; <UNDEFINED> instruction: 0xf8dfdd0a
    7598:	andcs	r2, r1, r4, ror r6
    759c:			; <UNDEFINED> instruction: 0x1670f8df
    75a0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    75a4:	adcsvc	pc, r6, #8388608	; 0x800000
    75a8:	b	1b45598 <blocksz@@Base+0x1b1dc70>
    75ac:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    75b0:	ldrmi	r9, [r8], -r9, lsr #6
    75b4:	cdp2	0, 15, cr15, cr6, cr5, {0}
    75b8:			; <UNDEFINED> instruction: 0xf8b56839
    75bc:			; <UNDEFINED> instruction: 0xf8b53050
    75c0:	stmdbcs	r1, {r1, r4, r6, sp}
    75c4:	strhmi	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    75c8:	andls	r4, r6, #436207616	; 0x1a000000
    75cc:			; <UNDEFINED> instruction: 0xf8b5902d
    75d0:	eorls	r0, sl, sl, asr #32
    75d4:	ldrhi	pc, [sl], #768	; 0x300
    75d8:			; <UNDEFINED> instruction: 0x932818f3
    75dc:	blcs	25e50 <_IO_stdin_used@@Base+0x14998>
    75e0:	ldrbthi	pc, [r1], #0	; <UNPREDICTABLE>
    75e4:	ldmdavs	r8, {r3, r5, r8, r9, fp, ip, pc}
    75e8:	blx	1ac55e2 <blocksz@@Base+0x1a9dcba>
    75ec:			; <UNDEFINED> instruction: 0xf0402800
    75f0:			; <UNDEFINED> instruction: 0xf8df84fb
    75f4:			; <UNDEFINED> instruction: 0xf04f3590
    75f8:			; <UNDEFINED> instruction: 0xf8580b01
    75fc:	ldmdavs	r3, {r0, r1, sp}
    7600:	movwvc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    7604:			; <UNDEFINED> instruction: 0xf7ff6013
    7608:	ldmdavs	fp!, {r0, r1, r2, r7, fp, ip, sp, pc}
    760c:	vstrle	d2, [r9, #-4]
    7610:			; <UNDEFINED> instruction: 0x2600f8df
    7614:			; <UNDEFINED> instruction: 0xf8df2001
    7618:	ldrbtmi	r1, [sl], #-1536	; 0xfffffa00
    761c:	subscc	r4, r0, #2030043136	; 0x79000000
    7620:	b	c45610 <blocksz@@Base+0xc1dce8>
    7624:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    7628:	ldrmi	r9, [r8], -sl, lsr #6
    762c:	cdp2	0, 11, cr15, cr10, cr5, {0}
    7630:			; <UNDEFINED> instruction: 0xf8b5683b
    7634:			; <UNDEFINED> instruction: 0xf8b51050
    7638:	blcs	4f788 <blocksz@@Base+0x27e60>
    763c:	eorls	r4, r8, #167772160	; 0xa000000
    7640:			; <UNDEFINED> instruction: 0xf8b59029
    7644:	andls	r0, r6, r6, asr #32
    7648:			; <UNDEFINED> instruction: 0x83b7f300
    764c:	bhi	fe8cd824 <blocksz@@Base+0xfe8a5efc>
    7650:			; <UNDEFINED> instruction: 0x932b18e3
    7654:	bcs	fe4216e4 <blocksz@@Base+0xfe3f9dbc>
    7658:	cfldrsge	mvf15, [sp], #508	; 0x1fc
    765c:	ldrbeq	r9, [r8, -r6, lsl #22]
    7660:			; <UNDEFINED> instruction: 0xf0404619
    7664:			; <UNDEFINED> instruction: 0xf8df8777
    7668:	stmdals	r8!, {r2, r3, r4, r5, r8, sl, sp}
    766c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    7670:	teqls	r4, #50331648	; 0x3000000
    7674:	ldmdavs	r2, {r1, r3, r9, ip, pc}
    7678:	eorls	r4, sp, #805306377	; 0x30000009
    767c:	stcge	6, cr15, [fp], #252	; 0xfc
    7680:	eorcc	lr, r9, #3620864	; 0x374000
    7684:	ldmdane	r2!, {r0, r1, r4, sl, lr}
    7688:	ldrmi	r9, [r0], -r9, lsr #4
    768c:	ldrmi	r4, [r9], -sl, lsl #12
    7690:			; <UNDEFINED> instruction: 0xf7fa932c
    7694:	blls	d41b4c <blocksz@@Base+0xd1a224>
    7698:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    769c:	eorshi	pc, r0, r1, asr #32
    76a0:	blcs	61794 <blocksz@@Base+0x39e6c>
    76a4:	eorhi	pc, r3, r1, lsl #6
    76a8:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    76ac:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    76b0:	vst2.8	{d22-d23}, [r3 :64], r3
    76b4:	andsvs	r5, r3, r0, lsl #7
    76b8:	svclt	0x00d0f7fe
    76bc:	andcs	r6, r1, fp, ror #28
    76c0:	strtls	r6, [sl], #-3626	; 0xfffff1d6
    76c4:	cfstrsls	mvf9, [sl], {1}
    76c8:	ldrbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    76cc:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    76d0:	ldmib	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    76d4:	ldmdavs	fp!, {r0, r2, fp, ip, pc}
    76d8:	blcs	61ee0 <blocksz@@Base+0x3a5b8>
    76dc:			; <UNDEFINED> instruction: 0xf77f9029
    76e0:			; <UNDEFINED> instruction: 0xf8dfac02
    76e4:	ldrbtmi	r0, [r8], #-1340	; 0xfffffac4
    76e8:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    76ec:	ldmdbne	r0!, {r1, r3, r5, r8, fp, ip, pc}
    76f0:			; <UNDEFINED> instruction: 0xf808f005
    76f4:	bllt	ffe056f8 <blocksz@@Base+0xffddddd0>
    76f8:	strne	pc, [r8, #-2271]!	; 0xfffff721
    76fc:	cdpvs	0, 6, cr2, cr11, cr1, {0}
    7700:	ldrbtmi	r6, [r9], #-3626	; 0xfffff1d6
    7704:	strlt	lr, [r0], #-2509	; 0xfffff633
    7708:	ldmib	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    770c:	blcs	61800 <blocksz@@Base+0x39ed8>
    7710:	blge	b85514 <blocksz@@Base+0xb5dbec>
    7714:	ldreq	pc, [r0, #-2271]	; 0xfffff721
    7718:			; <UNDEFINED> instruction: 0xf7fa4478
    771c:	strtmi	lr, [r1], -ip, lsr #18
    7720:	andeq	lr, fp, r6, lsl #22
    7724:			; <UNDEFINED> instruction: 0xffeef004
    7728:	bllt	88572c <blocksz@@Base+0x85de04>
    772c:	ldrmi	r9, [sl], -r6, lsl #22
    7730:			; <UNDEFINED> instruction: 0xf47f0753
    7734:	stmdbls	sl, {r0, r3, r7, sl, fp, sp, pc}
    7738:			; <UNDEFINED> instruction: 0x93291913
    773c:			; <UNDEFINED> instruction: 0xf4ff4299
    7740:	blls	a32954 <blocksz@@Base+0xa0b02c>
    7744:	ldrbmi	r4, [fp], #-1076	; 0xfffffbcc
    7748:			; <UNDEFINED> instruction: 0x932a4620
    774c:			; <UNDEFINED> instruction: 0xf7fa4619
    7750:	blls	ac1a90 <blocksz@@Base+0xa9a168>
    7754:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    7758:	strhi	pc, [r9, -r0, asr #32]!
    775c:	blcs	61850 <blocksz@@Base+0x39f28>
    7760:	ldmge	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    7764:	strbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    7768:			; <UNDEFINED> instruction: 0xf8df447a
    776c:	andcs	r1, r1, r4, asr #9
    7770:			; <UNDEFINED> instruction: 0xf7fa4479
    7774:			; <UNDEFINED> instruction: 0xf7ffe988
    7778:	movwls	fp, #6508	; 0x196c
    777c:	andls	r4, r0, #42991616	; 0x2900000
    7780:			; <UNDEFINED> instruction: 0x4632463b
    7784:			; <UNDEFINED> instruction: 0xf7fd9805
    7788:	strmi	pc, [r3], fp, asr #27
    778c:	stmdblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7790:	andcs	r6, r1, sl, lsr #28
    7794:	strtls	r6, [sl], #-3691	; 0xfffff195
    7798:	cfstrsls	mvf9, [r9], #-4
    779c:	ldrne	pc, [r4], #2271	; 0x8df
    77a0:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    77a4:	stmdb	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    77a8:	ldrhcs	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    77ac:	bl	1a18a0 <blocksz@@Base+0x179f78>
    77b0:	bls	14a3c0 <blocksz@@Base+0x122a98>
    77b4:	bvs	4923c0 <blocksz@@Base+0x46aa98>
    77b8:			; <UNDEFINED> instruction: 0xf77f9206
    77bc:			; <UNDEFINED> instruction: 0xf8dfacec
    77c0:	ldrbtmi	r0, [r8], #-1144	; 0xfffffb88
    77c4:	ldm	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    77c8:	ldmdbne	r0!, {r1, r3, r5, r8, fp, ip, pc}
    77cc:			; <UNDEFINED> instruction: 0xff9af004
    77d0:			; <UNDEFINED> instruction: 0xf01be4e1
    77d4:			; <UNDEFINED> instruction: 0x932b0307
    77d8:	strthi	pc, [r7], #64	; 0x40
    77dc:	stmdbls	r6, {r0, r4, r5, r6, r7, r9, fp, lr}
    77e0:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    77e4:	movweq	lr, #6923	; 0x1b0b
    77e8:	ldmdavs	r2, {r1, r3, r9, ip, pc}
    77ec:	eorls	r4, sp, #805306377	; 0x30000009
    77f0:	blge	ffc850f4 <blocksz@@Base+0xffc5d7cc>
    77f4:	strhcs	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    77f8:	eorls	r1, sl, r0, ror r8
    77fc:	andle	r2, fp, r1, lsl #20
    7800:	bls	a2c4d8 <blocksz@@Base+0xa04bb0>
    7804:	ldrmi	r9, [r3], #-2860	; 0xfffff4d4
    7808:			; <UNDEFINED> instruction: 0x4619465a
    780c:	stmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7810:	stmdacs	r0, {r2, r4, r5, r8, r9, fp, ip, pc}
    7814:	ldrbthi	pc, [r6], -r0, asr #32	; <UNPREDICTABLE>
    7818:	ldmne	r1!, {r0, r2, r3, r5, r9, fp, ip, pc}^
    781c:	bl	fe8ae43c <blocksz@@Base+0xfe886b14>
    7820:	stmdals	sl!, {r0, r1, r3, r9}
    7824:			; <UNDEFINED> instruction: 0xf7fa1ad2
    7828:	stmdbvs	r2!, {r2, r3, r4, r5, fp, sp, lr, pc}
    782c:	bl	fe8a19c0 <blocksz@@Base+0xfe87a098>
    7830:			; <UNDEFINED> instruction: 0x6122020b
    7834:	movweq	lr, #48035	; 0xbba3
    7838:	tstlt	lr, r3, rrx
    783c:	bl	fe8e1f10 <blocksz@@Base+0xfe8ba5e8>
    7840:			; <UNDEFINED> instruction: 0x61b3030b
    7844:	cmplt	r3, r9, lsr #22
    7848:			; <UNDEFINED> instruction: 0x4619695a
    784c:	bl	fe8a1ec0 <blocksz@@Base+0xfe87a598>
    7850:	cmpvs	sl, fp, lsl #4
    7854:	movweq	lr, #48035	; 0xbba3
    7858:	ldmdavs	fp!, {r0, r1, r3, r7, r8, sp, lr}
    785c:	vstrle	d2, [r7, #-4]
    7860:	ldrbtmi	r4, [r8], #-2294	; 0xfffff70a
    7864:	stm	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7868:	stmdals	sl!, {r0, r3, r4, r6, r9, sl, lr}
    786c:			; <UNDEFINED> instruction: 0xff4af004
    7870:	ldrtmi	r9, [r2], -sl, lsl #22
    7874:	stmdals	r5, {r3, r5, r8, fp, ip, pc}
    7878:			; <UNDEFINED> instruction: 0xf7fd681b
    787c:	ldmdavs	fp!, {r0, r3, r6, r7, fp, ip, sp, lr, pc}
    7880:	strmi	r2, [r3], r1, lsl #22
    7884:	stmiage	r5!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    7888:	ldrbtmi	r4, [sl], #-2797	; 0xfffff513
    788c:	andcs	r4, r1, sp, ror #19
    7890:			; <UNDEFINED> instruction: 0xf7fa4479
    7894:			; <UNDEFINED> instruction: 0xf7ffe8f8
    7898:	blmi	fee75c10 <blocksz@@Base+0xfee4e2e8>
    789c:			; <UNDEFINED> instruction: 0xf8df2001
    78a0:			; <UNDEFINED> instruction: 0xf8d5c3a8
    78a4:			; <UNDEFINED> instruction: 0xf858e05c
    78a8:			; <UNDEFINED> instruction: 0xf8b53003
    78ac:	stcvs	0, cr4, [r9, #336]!	; 0x150
    78b0:			; <UNDEFINED> instruction: 0xf858681a
    78b4:	blx	3938ec <blocksz@@Base+0x36bfc4>
    78b8:			; <UNDEFINED> instruction: 0xf8cdfc02
    78bc:	b	13f7a94 <blocksz@@Base+0x13d016c>
    78c0:	ldcls	12, cr2, [sp], {68}	; 0x44
    78c4:			; <UNDEFINED> instruction: 0xf1a2930a
    78c8:	blx	48550 <blocksz@@Base+0x20c28>
    78cc:	tstmi	ip, #201326592	; 0xc000000	; <UNPREDICTABLE>
    78d0:	ldrls	r9, [sp], #-2826	; 0xfffff4f6
    78d4:	strteq	pc, [r0], #-450	; 0xfffffe3e
    78d8:	vst1.8	{d15-d16}, [r4 :128], r1
    78dc:	ldrd	pc, [r0], -r3
    78e0:			; <UNDEFINED> instruction: 0xf8cd9b1d
    78e4:			; <UNDEFINED> instruction: 0x4323b00c
    78e8:	blx	6c564 <blocksz@@Base+0x44c3c>
    78ec:	tstls	ip, #134217728	; 0x8000000	; <UNPREDICTABLE>
    78f0:	ldrcc	lr, [ip], #-2525	; 0xfffff623
    78f4:	bl	4ee114 <blocksz@@Base+0x4c67ec>
    78f8:			; <UNDEFINED> instruction: 0xf144030c
    78fc:	stmib	sp, {sl}^
    7900:	blx	8d4930 <blocksz@@Base+0x8ad008>
    7904:	blls	303d44 <blocksz@@Base+0x2dc41c>
    7908:			; <UNDEFINED> instruction: 0xf1ce9202
    790c:	cdpvs	2, 6, cr0, cr12, cr0, {1}
    7910:	vpmax.s8	d15, d2, d3
    7914:			; <UNDEFINED> instruction: 0xf1ae4311
    7918:	blx	8c81a0 <blocksz@@Base+0x8a0878>
    791c:	blx	90412c <blocksz@@Base+0x8dc804>
    7920:	movwmi	pc, #41742	; 0xa30e	; <UNPREDICTABLE>
    7924:	strls	r6, [r1], #-3625	; 0xfffff1d7
    7928:	stmibmi	r8, {r8, ip, pc}^
    792c:			; <UNDEFINED> instruction: 0xf7fa4479
    7930:			; <UNDEFINED> instruction: 0xf8b5e8aa
    7934:	ldmdavs	sl!, {r4, r6, lr}
    7938:	bcs	58a10 <blocksz@@Base+0x310e8>
    793c:	strtmi	r8, [r3], #-2723	; 0xfffff55d
    7940:			; <UNDEFINED> instruction: 0xf77f9329
    7944:	stmiami	r2, {r2, r6, r8, r9, fp, sp, pc}^
    7948:			; <UNDEFINED> instruction: 0xf7fa4478
    794c:	bls	1c19a4 <blocksz@@Base+0x19a07c>
    7950:	ldmne	r0!, {r0, r3, r4, r6, r9, sl, lr}
    7954:	cdp2	0, 13, cr15, cr6, cr4, {0}
    7958:	bllt	e8595c <blocksz@@Base+0xe5e034>
    795c:	stmdbls	r6, {r1, r3, r4, r6, r9, sl, lr}
    7960:			; <UNDEFINED> instruction: 0xf7f99829
    7964:	ldmdavs	sl!, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    7968:	bcs	6a53c <blocksz@@Base+0x42c14>
    796c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    7970:	sfmle	f0, 1, [r8, #-972]	; 0xfffffc34
    7974:	ldrbtmi	r4, [r8], #-2231	; 0xfffff749
    7978:	svc	0x00fcf7f9
    797c:	ldrtmi	r9, [r0], -sl, lsl #22
    7980:			; <UNDEFINED> instruction: 0xf0046819
    7984:	blls	2c7488 <blocksz@@Base+0x29fb60>
    7988:	stmdbls	r8!, {r1, r4, r5, r9, sl, lr}
    798c:	ldmdavs	fp, {r0, r2, fp, ip, pc}
    7990:			; <UNDEFINED> instruction: 0xf83ef7fd
    7994:	blcs	61a88 <blocksz@@Base+0x3a160>
    7998:			; <UNDEFINED> instruction: 0xf77f4683
    799c:	bmi	febb1b0c <blocksz@@Base+0xfeb8a1e4>
    79a0:	cfstrscs	mvf4, [r0], {122}	; 0x7a
    79a4:	blge	fe884aa8 <blocksz@@Base+0xfe85d180>
    79a8:	ldrbtmi	r4, [sl], #-2732	; 0xfffff554
    79ac:	bllt	fe7859b0 <blocksz@@Base+0xfe75e088>
    79b0:	andcs	r4, r1, r3, ror fp
    79b4:	addsgt	pc, r0, #14614528	; 0xdf0000
    79b8:	ldrsb	pc, [ip], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    79bc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    79c0:	ldrhmi	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    79c4:	ldmdavs	sl, {r0, r3, r5, r7, r8, sl, fp, sp, lr}
    79c8:	andcc	pc, ip, r8, asr r8	; <UNPREDICTABLE>
    79cc:	stc2	10, cr15, [r2], {14}	; <UNPREDICTABLE>
    79d0:	rsbsgt	pc, ip, sp, asr #17
    79d4:	mcrrcs	10, 4, lr, r4, cr15
    79d8:	movwls	r9, #27679	; 0x6c1f
    79dc:	msreq	CPSR_, #-2147483608	; 0x80000028
    79e0:	vpmax.u8	d15, d3, d1
    79e4:	blls	19865c <blocksz@@Base+0x170d34>
    79e8:			; <UNDEFINED> instruction: 0xf1c2941f
    79ec:	blx	848a74 <blocksz@@Base+0x82114c>
    79f0:			; <UNDEFINED> instruction: 0xf8d3f404
    79f4:	blls	7ff9fc <blocksz@@Base+0x7d80d4>
    79f8:	andlt	pc, ip, sp, asr #17
    79fc:	tstls	pc, #-1946157056	; 0x8c000000
    7a00:	vpmax.u8	d15, d2, d1
    7a04:	blls	a6c684 <blocksz@@Base+0xa44d5c>
    7a08:	eoreq	pc, r0, #-2147483597	; 0x80000033
    7a0c:	ldmib	sp, {r1, r8, r9, ip, pc}^
    7a10:	bl	4d4a90 <blocksz@@Base+0x4ad168>
    7a14:			; <UNDEFINED> instruction: 0xf144030c
    7a18:	stmib	sp, {sl}^
    7a1c:	blx	8d4a3c <blocksz@@Base+0x8ad114>
    7a20:	blls	203e60 <blocksz@@Base+0x1dc538>
    7a24:	blx	e33dc <blocksz@@Base+0xbbab4>
    7a28:	tstmi	r1, #536870912	; 0x20000000	; <UNPREDICTABLE>
    7a2c:	eoreq	pc, r0, #-2147483605	; 0x8000002b
    7a30:	vpmax.s8	d15, d2, d19
    7a34:	vpmax.u8	d15, d14, d19
    7a38:	cdpvs	3, 2, cr4, cr9, cr10, {0}
    7a3c:	tstls	r0, r1, lsl #8
    7a40:	ldrbtmi	r4, [r9], #-2439	; 0xfffff679
    7a44:	ldmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a48:	blcs	61b3c <blocksz@@Base+0x3a214>
    7a4c:	blge	a45850 <blocksz@@Base+0xa1df28>
    7a50:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
    7a54:	svc	0x008ef7f9
    7a58:			; <UNDEFINED> instruction: 0x46304b52
    7a5c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7a60:	movwls	r6, #43033	; 0xa819
    7a64:	cdp2	0, 4, cr15, cr14, cr4, {0}
    7a68:	bllt	805a6c <blocksz@@Base+0x7de144>
    7a6c:	bvs	feaee314 <blocksz@@Base+0xfeac69ec>
    7a70:	eorls	r4, r9, #33554432	; 0x2000000
    7a74:	bne	165473c <blocksz@@Base+0x162ce14>
    7a78:			; <UNDEFINED> instruction: 0x46934610
    7a7c:	blx	fe2c3a9a <blocksz@@Base+0xfe29c172>
    7a80:	blcs	61b74 <blocksz@@Base+0x3a24c>
    7a84:	andls	r4, r6, r4, lsl #12
    7a88:	ldmdage	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    7a8c:			; <UNDEFINED> instruction: 0x46034976
    7a90:	andcs	r9, r1, sl, lsl #20
    7a94:			; <UNDEFINED> instruction: 0xf7f94479
    7a98:	ldmdami	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    7a9c:	ldrbmi	r0, [r9], -r2, ror #16
    7aa0:			; <UNDEFINED> instruction: 0xf0044478
    7aa4:			; <UNDEFINED> instruction: 0xf7fffe9d
    7aa8:	blmi	db5c40 <blocksz@@Base+0xd8e318>
    7aac:	bleq	83bf0 <blocksz@@Base+0x5c2c8>
    7ab0:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7ab4:			; <UNDEFINED> instruction: 0xf0436813
    7ab8:	andsvs	r5, r3, r0, lsl #7
    7abc:	mcrlt	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    7ac0:	tstcs	r0, r2, asr r6
    7ac4:			; <UNDEFINED> instruction: 0xf7f91930
    7ac8:	blls	2c39a8 <blocksz@@Base+0x29c080>
    7acc:			; <UNDEFINED> instruction: 0xf1054632
    7ad0:	stmdals	r5, {r4, r8}
    7ad4:			; <UNDEFINED> instruction: 0xf7fc681b
    7ad8:	ldmdavs	fp!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7adc:			; <UNDEFINED> instruction: 0xf77e2b01
    7ae0:	stmdami	r3!, {r0, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
    7ae4:	bleq	43c28 <blocksz@@Base+0x1c300>
    7ae8:			; <UNDEFINED> instruction: 0xf7f94478
    7aec:			; <UNDEFINED> instruction: 0xf7ffef44
    7af0:	bmi	1835f24 <blocksz@@Base+0x180e5fc>
    7af4:	stmdbmi	r0!, {r0, sp}^
    7af8:			; <UNDEFINED> instruction: 0xf502447a
    7afc:	ldrbtmi	r7, [r9], #-738	; 0xfffffd1e
    7b00:	svc	0x00c0f7f9
    7b04:			; <UNDEFINED> instruction: 0xf8b5683b
    7b08:			; <UNDEFINED> instruction: 0xf8b54050
    7b0c:	blcs	4fc5c <blocksz@@Base+0x28334>
    7b10:	strhge	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7b14:			; <UNDEFINED> instruction: 0xf77f4414
    7b18:	ldmdami	r8, {r0, r5, r7, fp, sp, pc}^
    7b1c:			; <UNDEFINED> instruction: 0xf7f94478
    7b20:	ldrbmi	lr, [r1], -sl, lsr #30
    7b24:			; <UNDEFINED> instruction: 0xf0041930
    7b28:			; <UNDEFINED> instruction: 0xf7fffded
    7b2c:			; <UNDEFINED> instruction: 0xf8d5b897
    7b30:	andcs	ip, r1, r4, rrx
    7b34:	ldmdbmi	r2, {r1, r2, r8, r9, fp, ip, pc}^
    7b38:	ldrbtmi	r6, [r9], #-3626	; 0xfffff1d6
    7b3c:	strls	r9, [r0], #-769	; 0xfffffcff
    7b40:			; <UNDEFINED> instruction: 0xf7f94663
    7b44:	bls	1839cc <blocksz@@Base+0x15c0a4>
    7b48:	ldrhcc	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7b4c:	andls	r6, sl, #73728	; 0x12000
    7b50:	stmdami	ip, {r0, r1, r3, r4, r8, ip, sp, pc}^
    7b54:			; <UNDEFINED> instruction: 0xf7f94478
    7b58:	ldmdavs	fp!, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
    7b5c:			; <UNDEFINED> instruction: 0xf77f2b01
    7b60:	stmdami	r9, {r1, r2, r3, r5, r6, r9, fp, sp, pc}^
    7b64:			; <UNDEFINED> instruction: 0xf7f94478
    7b68:	stmdbls	r6, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
    7b6c:			; <UNDEFINED> instruction: 0xf0041930
    7b70:			; <UNDEFINED> instruction: 0xf7fffdc9
    7b74:	svclt	0x0000ba64
    7b78:	andeq	sl, r0, r4, lsl r6
    7b7c:	muleq	r0, sl, r1
    7b80:	andeq	r0, r0, r0, lsr #3
    7b84:	andeq	r0, r0, r8, lsl #3
    7b88:	andeq	sl, r0, ip, ror #10
    7b8c:	strdeq	fp, [r0], -r2
    7b90:	andeq	sl, r0, r2, lsr #10
    7b94:	andeq	fp, r0, r8, lsr #1
    7b98:	andeq	fp, r0, sl, lsr r0
    7b9c:	andeq	sl, r0, r8, asr #8
    7ba0:	andeq	sl, r0, lr, asr #31
    7ba4:	andeq	r0, r0, r0, lsl #4
    7ba8:	ldrdeq	sl, [r0], -ip
    7bac:	andeq	sl, r0, r8, ror sp
    7bb0:			; <UNDEFINED> instruction: 0x0000a3b0
    7bb4:	andeq	sl, r0, r6, lsr pc
    7bb8:	andeq	sl, r0, r0, ror #6
    7bbc:	andeq	sl, r0, r6, ror #29
    7bc0:	andeq	sl, r0, ip, asr pc
    7bc4:	andeq	sl, r0, r0, asr sp
    7bc8:	andeq	sl, r0, r4, lsl #5
    7bcc:	andeq	sl, r0, sl, lsl #28
    7bd0:	andeq	sl, r0, lr, lsr r2
    7bd4:	andeq	sl, r0, r4, asr #27
    7bd8:	andeq	sl, r0, sl, ror #3
    7bdc:	andeq	sl, r0, r0, ror sp
    7be0:	andeq	sl, r0, sl, ror #2
    7be4:	strdeq	sl, [r0], -r0
    7be8:	andeq	sl, r0, sl, lsr #24
    7bec:	andeq	sl, r0, r2, lsl fp
    7bf0:	andeq	sl, r0, sl, asr sl
    7bf4:	muleq	r0, r0, r0
    7bf8:	andeq	sl, r0, r6, lsl ip
    7bfc:	andeq	sl, r0, r0, lsl r0
    7c00:	muleq	r0, r6, fp
    7c04:	andeq	r9, r0, r8, ror #30
    7c08:	andeq	sl, r0, lr, ror #21
    7c0c:	andeq	r9, r0, r8, lsl pc
    7c10:	muleq	r0, lr, sl
    7c14:	muleq	r0, lr, lr
    7c18:	andeq	sl, r0, r4, lsr #20
    7c1c:	andeq	sl, r0, r2, asr r8
    7c20:	andeq	sl, r0, r2, asr #17
    7c24:	andeq	sl, r0, lr, lsl r8
    7c28:	muleq	r0, r0, r8
    7c2c:	andeq	sl, r0, ip, asr r6
    7c30:	strdeq	sl, [r0], -ip
    7c34:	andeq	sl, r0, lr, ror r7
    7c38:	andeq	sl, r0, r6, ror #15
    7c3c:	strdeq	sl, [r0], -r2
    7c40:	strdeq	sl, [r0], -r2
    7c44:	ldrdeq	sl, [r0], -r8
    7c48:	ldrdeq	r0, [r0], -ip
    7c4c:	andeq	sl, r0, r4, lsr #9
    7c50:	strdeq	sl, [r0], -r8
    7c54:	andeq	sl, r0, lr, lsl #13
    7c58:	andeq	sl, r0, r4, lsr #8
    7c5c:	andeq	sl, r0, lr, ror #10
    7c60:	andeq	sl, r0, lr, lsl #7
    7c64:	andeq	sl, r0, r6, asr r5
    7c68:	andeq	sl, r0, r0, ror #15
    7c6c:	andeq	sl, r0, ip, ror #15
    7c70:	andeq	sl, r0, ip, lsr r8
    7c74:	andeq	r9, r0, r0, asr #19
    7c78:	andeq	sl, r0, r2, asr #10
    7c7c:	strdeq	sl, [r0], -r8
    7c80:	andeq	sl, r0, r6, ror #7
    7c84:	andeq	sl, r0, ip, lsr #16
    7c88:	andeq	sl, r0, r4, ror #7
    7c8c:	stc2l	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    7c90:			; <UNDEFINED> instruction: 0xf7fe4683
    7c94:	ldmdavs	fp!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, pc}
    7c98:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    7c9c:			; <UNDEFINED> instruction: 0xf8df82f1
    7ca0:	blls	192858 <blocksz@@Base+0x16af30>
    7ca4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    7ca8:	andls	r4, sl, #1526726656	; 0x5b000000
    7cac:	addsmi	r6, r3, #1179648	; 0x120000
    7cb0:	sbchi	pc, r8, #64, 4
    7cb4:	bcc	ff646038 <blocksz@@Base+0xff61e710>
    7cb8:	bleq	83dfc <blocksz@@Base+0x5c4d4>
    7cbc:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7cc0:			; <UNDEFINED> instruction: 0xf0436813
    7cc4:	andsvs	r0, r3, r0, lsl #7
    7cc8:	stclt	7, cr15, [r6, #-1016]!	; 0xfffffc08
    7ccc:	blcs	21dc0 <_IO_stdin_used@@Base+0x10908>
    7cd0:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    7cd4:	beq	fef46058 <blocksz@@Base+0xfef1e730>
    7cd8:	bleq	83e1c <blocksz@@Base+0x5c4f4>
    7cdc:			; <UNDEFINED> instruction: 0xf7f94478
    7ce0:			; <UNDEFINED> instruction: 0xf8dfee4a
    7ce4:			; <UNDEFINED> instruction: 0xf8583aac
    7ce8:	ldmdavs	r3, {r0, r1, sp}
    7cec:	orrpl	pc, r0, #67	; 0x43
    7cf0:			; <UNDEFINED> instruction: 0xf7fe6013
    7cf4:			; <UNDEFINED> instruction: 0xf8dfbd11
    7cf8:	andcs	r3, r1, r0, lsr #21
    7cfc:	bgt	fe746080 <blocksz@@Base+0xfe71e758>
    7d00:	ldrsb	pc, [ip], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7d04:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7d08:	ldrhmi	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7d0c:	ldmdavs	sl, {r0, r3, r5, r7, r8, sl, fp, sp, lr}
    7d10:	andcc	pc, ip, r8, asr r8	; <UNPREDICTABLE>
    7d14:	stc2	10, cr15, [r2], {14}	; <UNPREDICTABLE>
    7d18:	rsbgt	pc, ip, sp, asr #17
    7d1c:	mcrrcs	10, 4, lr, r4, cr15
    7d20:	movwls	r9, #44059	; 0xac1b
    7d24:	msreq	CPSR_, #-2147483608	; 0x80000028
    7d28:	vpmax.u8	d15, d3, d1
    7d2c:	blls	2989a4 <blocksz@@Base+0x27107c>
    7d30:			; <UNDEFINED> instruction: 0xf1c2941b
    7d34:	blx	848dbc <blocksz@@Base+0x821494>
    7d38:			; <UNDEFINED> instruction: 0xf8d3f404
    7d3c:	blls	6ffd44 <blocksz@@Base+0x6d841c>
    7d40:	andlt	pc, ip, sp, asr #17
    7d44:	tstls	fp, #-1946157056	; 0x8c000000
    7d48:	vpmax.u8	d15, d2, d1
    7d4c:	blls	1ac9bc <blocksz@@Base+0x185094>
    7d50:	eoreq	pc, r0, #-2147483597	; 0x80000033
    7d54:	ldmib	sp, {r1, r8, r9, ip, pc}^
    7d58:	bl	4d4dc8 <blocksz@@Base+0x4ad4a0>
    7d5c:			; <UNDEFINED> instruction: 0xf144030c
    7d60:	stmib	sp, {sl}^
    7d64:	blx	8d4d94 <blocksz@@Base+0x8ad46c>
    7d68:	blls	3041a8 <blocksz@@Base+0x2dc880>
    7d6c:	blx	e3724 <blocksz@@Base+0xbbdfc>
    7d70:	tstmi	r1, #536870912	; 0x20000000	; <UNPREDICTABLE>
    7d74:	eoreq	pc, r0, #-2147483605	; 0x8000002b
    7d78:	vpmax.s8	d15, d2, d19
    7d7c:	vpmax.u8	d15, d14, d19
    7d80:	cdpvs	3, 2, cr4, cr9, cr10, {0}
    7d84:	tstls	r0, r1, lsl #8
    7d88:	bne	54610c <blocksz@@Base+0x51e7e4>
    7d8c:			; <UNDEFINED> instruction: 0xf7f94479
    7d90:	ldmdavs	fp!, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    7d94:			; <UNDEFINED> instruction: 0xf77f2b01
    7d98:			; <UNDEFINED> instruction: 0xf8dfaaf2
    7d9c:	ldrbtmi	r0, [r8], #-2568	; 0xfffff5f8
    7da0:	stcl	7, cr15, [r8, #996]!	; 0x3e4
    7da4:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7da8:			; <UNDEFINED> instruction: 0xf8584630
    7dac:	ldmdavs	r9, {r0, r1, ip, sp}
    7db0:			; <UNDEFINED> instruction: 0xf004930a
    7db4:			; <UNDEFINED> instruction: 0xf7fffca7
    7db8:			; <UNDEFINED> instruction: 0xf8dfbae7
    7dbc:	ldrdcs	r3, [r1], -ip
    7dc0:	ldrsb	pc, [ip], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7dc4:	ldmibgt	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7dc8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7dcc:	ldrhmi	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7dd0:	ldrsblt	pc, [r8], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7dd4:			; <UNDEFINED> instruction: 0xf858681a
    7dd8:	blx	38be10 <blocksz@@Base+0x3644e8>
    7ddc:	tstls	r9, #134217728	; 0x8000000	; <UNPREDICTABLE>
    7de0:	vmlscs.f32	s29, s8, s30
    7de4:	msreq	CPSR_, #-2147483608	; 0x80000028
    7de8:	blx	2eee54 <blocksz@@Base+0x2c752c>
    7dec:	tstmi	ip, #201326592	; 0xc000000	; <UNPREDICTABLE>
    7df0:	stmdavs	fp, {r0, r3, r4, sl, ip, pc}
    7df4:	strteq	pc, [r0], #-450	; 0xfffffe3e
    7df8:	blx	aee264 <blocksz@@Base+0xac693c>
    7dfc:	msrmi	CPSR_c, #4, 8	; 0x4000000
    7e00:	tstls	r9, r6, lsl #24
    7e04:	blx	2ece18 <blocksz@@Base+0x2c54f0>
    7e08:	ldrls	pc, [r8], #-1026	; 0xfffffbfe
    7e0c:			; <UNDEFINED> instruction: 0xbc18e9dd
    7e10:	bl	6ee6b8 <blocksz@@Base+0x6c6d90>
    7e14:			; <UNDEFINED> instruction: 0xf14c0b0e
    7e18:	andls	r0, r2, #0, 24
    7e1c:	eoreq	pc, r0, #-1073741776	; 0xc0000030
    7e20:	vpmax.s8	d15, d2, d12
    7e24:			; <UNDEFINED> instruction: 0xf103fa2b
    7e28:			; <UNDEFINED> instruction: 0xf1a34311
    7e2c:	blx	b086b4 <blocksz@@Base+0xae0d8c>
    7e30:	cdpvs	2, 6, cr15, cr12, cr2, {0}
    7e34:	cdpvs	3, 2, cr4, cr9, cr10, {0}
    7e38:	vpmax.u8	d15, d3, d28
    7e3c:	tstls	r0, r1, lsl #8
    7e40:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7e44:			; <UNDEFINED> instruction: 0xf7f94479
    7e48:			; <UNDEFINED> instruction: 0xf8b5ee1e
    7e4c:	ldmdavs	sl!, {r4, r6, ip, sp}
    7e50:	bcs	4e228 <blocksz@@Base+0x26900>
    7e54:	strtmi	r8, [r3], #-2723	; 0xfffff55d
    7e58:			; <UNDEFINED> instruction: 0xf77f932b
    7e5c:			; <UNDEFINED> instruction: 0xf8dfabfb
    7e60:	ldrbtmi	r0, [r8], #-2380	; 0xfffff6b4
    7e64:	stc	7, cr15, [r6, #996]	; 0x3e4
    7e68:	stmdbls	r6, {r3, r5, r9, fp, ip, pc}
    7e6c:			; <UNDEFINED> instruction: 0xf00418b0
    7e70:			; <UNDEFINED> instruction: 0xf7fffc49
    7e74:	bhi	ffcf6e38 <blocksz@@Base+0xffccf510>
    7e78:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
    7e7c:			; <UNDEFINED> instruction: 0x81a8f000
    7e80:	ldrtmi	r9, [r3], #-2822	; 0xfffff4fa
    7e84:	blt	fe705e88 <blocksz@@Base+0xfe6de560>
    7e88:			; <UNDEFINED> instruction: 0xf816b19c
    7e8c:	bl	193ec0 <blocksz@@Base+0x16c598>
    7e90:	andls	r0, r6, #-1342177280	; 0xb0000000
    7e94:			; <UNDEFINED> instruction: 0xf0402b00
    7e98:	mcrne	2, 3, r8, cr3, cr7, {7}
    7e9c:	ldrbmi	r9, [fp], #-2566	; 0xfffff5fa
    7ea0:	and	r4, r4, r3, lsr r4
    7ea4:	svcne	0x0001f812
    7ea8:			; <UNDEFINED> instruction: 0xf0402900
    7eac:	addsmi	r8, sl, #-805306354	; 0xd000000e
    7eb0:	ldmdavs	fp!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    7eb4:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    7eb8:			; <UNDEFINED> instruction: 0xf8df831a
    7ebc:			; <UNDEFINED> instruction: 0xf04f28f4
    7ec0:	ldrbtmi	r0, [sl], #-2816	; 0xfffff500
    7ec4:	svclt	0x0088f7fe
    7ec8:	andcs	r6, r1, sl, lsr #28
    7ecc:	strtls	r6, [fp], #-3691	; 0xfffff195
    7ed0:	cfstrsls	mvf9, [sl], #-4
    7ed4:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7ed8:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    7edc:	ldcl	7, cr15, [r2, #996]	; 0x3e4
    7ee0:	ldrhcc	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7ee4:	ldmne	r3!, {r1, r3, r4, r5, fp, sp, lr}^
    7ee8:	blls	16cb18 <blocksz@@Base+0x1451f0>
    7eec:	bvs	6d26f8 <blocksz@@Base+0x6aadd0>
    7ef0:			; <UNDEFINED> instruction: 0xf77f9306
    7ef4:			; <UNDEFINED> instruction: 0xf8dfaaf8
    7ef8:	ldrbtmi	r0, [r8], #-2240	; 0xfffff740
    7efc:	ldc	7, cr15, [sl, #-996]!	; 0xfffffc1c
    7f00:	ldmdbne	r0!, {r0, r1, r3, r5, r8, fp, ip, pc}
    7f04:	blx	fffc3f1e <blocksz@@Base+0xfff9c5f6>
    7f08:	blt	ffb85f0c <blocksz@@Base+0xffb5e5e4>
    7f0c:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7f10:			; <UNDEFINED> instruction: 0xf8df2001
    7f14:			; <UNDEFINED> instruction: 0xf8d5e888
    7f18:			; <UNDEFINED> instruction: 0xf858c05c
    7f1c:			; <UNDEFINED> instruction: 0xf8582003
    7f20:			; <UNDEFINED> instruction: 0xf8d5100e
    7f24:	ldmdavs	r2, {r3, r4, r6, ip, sp, pc}
    7f28:	ldrhcc	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7f2c:	stc2	10, cr15, [r2], {12}	; <UNPREDICTABLE>
    7f30:	strbtmi	r9, [r1], -sl, lsl #2
    7f34:	stfeqd	f7, [r0], #-648	; 0xfffffd78
    7f38:	stc2	10, cr15, [ip], {11}	; <UNPREDICTABLE>
    7f3c:	vmlscs.f32	s29, s6, s30
    7f40:	movweq	lr, #51777	; 0xca41
    7f44:			; <UNDEFINED> instruction: 0x9321990a
    7f48:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    7f4c:	stc2	10, cr15, [ip], {43}	; 0x2b	; <UNPREDICTABLE>
    7f50:	stmdbls	r1!, {r0, r1, r3, fp, sp, lr}
    7f54:	b	106cf68 <blocksz@@Base+0x1045640>
    7f58:			; <UNDEFINED> instruction: 0x9121010c
    7f5c:			; <UNDEFINED> instruction: 0xf102fa0b
    7f60:	ldmib	sp, {r5, r8, ip, pc}^
    7f64:	bls	1b6fec <blocksz@@Base+0x18f6c4>
    7f68:	bleq	3c2bdc <blocksz@@Base+0x39b2b4>
    7f6c:	stfeqd	f7, [r0], {76}	; 0x4c
    7f70:			; <UNDEFINED> instruction: 0xf1c39202
    7f74:	blx	3087fc <blocksz@@Base+0x2e0ed4>
    7f78:	blx	b04788 <blocksz@@Base+0xadce60>
    7f7c:	tstmi	r1, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
    7f80:	eoreq	pc, r0, #-1073741784	; 0xc0000028
    7f84:	vpmax.s8	d15, d2, d28
    7f88:	vpmax.u8	d15, d3, d28
    7f8c:	cdpvs	3, 2, cr4, cr9, cr10, {0}
    7f90:	ldrdgt	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    7f94:			; <UNDEFINED> instruction: 0xf8df9100
    7f98:			; <UNDEFINED> instruction: 0xf8cd1824
    7f9c:	ldrbtmi	ip, [r9], #-4
    7fa0:	ldcl	7, cr15, [r0, #-996]!	; 0xfffffc1c
    7fa4:	blcs	62098 <blocksz@@Base+0x3a770>
    7fa8:			; <UNDEFINED> instruction: 0xf8dfdd09
    7fac:	ldrbtmi	r0, [r8], #-2068	; 0xfffff7ec
    7fb0:	stcl	7, cr15, [r0], #996	; 0x3e4
    7fb4:	strtmi	r9, [r1], -r6, lsl #22
    7fb8:			; <UNDEFINED> instruction: 0xf00418f0
    7fbc:			; <UNDEFINED> instruction: 0xf8b5fba3
    7fc0:			; <UNDEFINED> instruction: 0xf7ff3050
    7fc4:			; <UNDEFINED> instruction: 0xf8dfbb09
    7fc8:	ldrbtmi	r0, [r8], #-2044	; 0xfffff804
    7fcc:	ldcl	7, cr15, [r2], {249}	; 0xf9
    7fd0:	ldmdavs	r8, {r3, r5, r8, r9, fp, ip, pc}
    7fd4:	mrc2	7, 3, pc, cr4, cr11, {7}
    7fd8:			; <UNDEFINED> instruction: 0xf43f2800
    7fdc:	blls	a32c0c <blocksz@@Base+0xa0b2e4>
    7fe0:	blcs	26854 <_IO_stdin_used@@Base+0x1539c>
    7fe4:	blge	1850e8 <blocksz@@Base+0x15d7c0>
    7fe8:	bne	ff8eec98 <blocksz@@Base+0xff8c7370>
    7fec:	ldrbeq	r9, [sl, -fp, lsr #6]
    7ff0:	bge	51f4 <ntfs_mst_pre_write_fixup@plt+0x36a4>
    7ff4:			; <UNDEFINED> instruction: 0x3794f8df
    7ff8:			; <UNDEFINED> instruction: 0xf8589a06
    7ffc:	stmiane	r1!, {r0, r1, ip, sp}
    8000:	movwls	r9, #41260	; 0xa12c
    8004:	addsmi	r6, r9, #1769472	; 0x1b0000
    8008:			; <UNDEFINED> instruction: 0xf63f9335
    800c:	blls	b72bdc <blocksz@@Base+0xb4b2b4>
    8010:	strmi	r9, [r3], #-2089	; 0xfffff7d7
    8014:			; <UNDEFINED> instruction: 0x462218b0
    8018:			; <UNDEFINED> instruction: 0x46199334
    801c:			; <UNDEFINED> instruction: 0xf7f9902d
    8020:	strmi	lr, [r3], r6, ror #24
    8024:			; <UNDEFINED> instruction: 0xf0002800
    8028:	blls	ae8da0 <blocksz@@Base+0xac1478>
    802c:	bls	1ae0dc <blocksz@@Base+0x1867b4>
    8030:	bl	fe812c38 <blocksz@@Base+0xfe7eb310>
    8034:	blls	d4804c <blocksz@@Base+0xd20724>
    8038:	vqshl.u8	d4, d0, d0
    803c:	andle	r8, r8, r8, asr #6
    8040:	stmdane	r1!, {r0, r1, r3, r4, r8, r9, fp, ip}
    8044:	blls	b0e8b4 <blocksz@@Base+0xae6f8c>
    8048:	ldrtmi	r4, [r3], #-1073	; 0xfffffbcf
    804c:			; <UNDEFINED> instruction: 0xf7f94618
    8050:	ldmdbls	r4!, {r3, r5, sl, fp, sp, lr, pc}
    8054:	stmdals	sp!, {r1, r5, r9, sl, lr}
    8058:	ldc	7, cr15, [ip], #-996	; 0xfffffc1c
    805c:	stmdals	r5, {r3, r5, r9, fp, ip, pc}
    8060:	ldrd	pc, [r4], -r2
    8064:			; <UNDEFINED> instruction: 0x46114694
    8068:	ldrmi	r9, [r6], #2603	; 0xa2b
    806c:	and	pc, r4, ip, asr #17
    8070:	ldrmi	r6, [r3], #-2483	; 0xfffff64d
    8074:			; <UNDEFINED> instruction: 0xf7fc61b3
    8078:	ldmdavs	fp!, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}
    807c:	strmi	r2, [r3], r1, lsl #22
    8080:	addhi	pc, r3, #0, 6
    8084:			; <UNDEFINED> instruction: 0xf0402800
    8088:	blls	2a8a50 <blocksz@@Base+0x281128>
    808c:	stmdbls	r9!, {r1, r4, r5, r9, sl, lr}
    8090:	ldmdavs	fp, {r0, r2, fp, ip, pc}
    8094:	ldc2	7, cr15, [ip], #1008	; 0x3f0
    8098:	blcs	6218c <blocksz@@Base+0x3a864>
    809c:			; <UNDEFINED> instruction: 0xf77e4683
    80a0:			; <UNDEFINED> instruction: 0xf8dfacd8
    80a4:	ldrbtmi	r2, [sl], #-1828	; 0xfffff8dc
    80a8:			; <UNDEFINED> instruction: 0x1720f8df
    80ac:	ldrbtmi	r2, [r9], #-1
    80b0:	stcl	7, cr15, [r8], #996	; 0x3e4
    80b4:	stcllt	7, cr15, [sp], {254}	; 0xfe
    80b8:			; <UNDEFINED> instruction: 0x36d4f8df
    80bc:	bleq	84200 <blocksz@@Base+0x5c8d8>
    80c0:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    80c4:	vst2.8	{d22-d23}, [r3 :64], r3
    80c8:	andsvs	r4, r3, r0, lsl #6
    80cc:	bllt	9460cc <blocksz@@Base+0x91e7a4>
    80d0:	usatcs	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    80d4:			; <UNDEFINED> instruction: 0xf8df447a
    80d8:	strdcs	r1, [r1], -ip
    80dc:			; <UNDEFINED> instruction: 0xf7f94479
    80e0:			; <UNDEFINED> instruction: 0xf7feecd2
    80e4:			; <UNDEFINED> instruction: 0xf8ddbcb6
    80e8:			; <UNDEFINED> instruction: 0x4619b018
    80ec:	ldrbmi	r4, [sl], -r0, lsr #12
    80f0:	bl	ffc460dc <blocksz@@Base+0xffc1e7b4>
    80f4:	blcs	621e8 <blocksz@@Base+0x3a8c0>
    80f8:			; <UNDEFINED> instruction: 0xf8dfdd08
    80fc:	ldrbtmi	r0, [r8], #-1756	; 0xfffff924
    8100:	ldc	7, cr15, [r8], #-996	; 0xfffffc1c
    8104:			; <UNDEFINED> instruction: 0x46204659
    8108:	blx	fff44120 <blocksz@@Base+0xfff1c7f8>
    810c:			; <UNDEFINED> instruction: 0x1328e9dd
    8110:	stmdals	r5, {r1, r4, r5, r9, sl, lr}
    8114:	ldc2l	7, cr15, [ip], #-1008	; 0xfffffc10
    8118:	blcs	6220c <blocksz@@Base+0x3a8e4>
    811c:			; <UNDEFINED> instruction: 0xf77e4683
    8120:			; <UNDEFINED> instruction: 0xf8dfac98
    8124:	ldrbtmi	r2, [sl], #-1720	; 0xfffff948
    8128:			; <UNDEFINED> instruction: 0xf8dfe7d5
    812c:			; <UNDEFINED> instruction: 0xf04f3664
    8130:			; <UNDEFINED> instruction: 0xf8580b01
    8134:	ldmdavs	r3, {r0, r1, sp}
    8138:	movwpl	pc, #1091	; 0x443	; <UNPREDICTABLE>
    813c:			; <UNDEFINED> instruction: 0xf7fe6013
    8140:	ldmibvs	r9!, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, pc}^
    8144:	addlt	r6, r9, #3063808	; 0x2ec000
    8148:	teqls	r2, #-1073741812	; 0xc000000c
    814c:	movwcs	lr, #2512	; 0x9d0
    8150:	teqeq	r2, sp	; <illegal shifter operand>
    8154:	svclt	0x00084299
    8158:			; <UNDEFINED> instruction: 0xf47e4290
    815c:	ldmdbvs	sl!, {r3, r4, r5, r8, sl, fp, sp, pc}
    8160:	addsmi	r6, sl, #573440	; 0x8c000
    8164:	cfldrsge	mvf15, [r3, #-504]!	; 0xfffffe08
    8168:	bls	1aacfc <blocksz@@Base+0x1833d4>
    816c:			; <UNDEFINED> instruction: 0xf47e4293
    8170:	blls	1b3630 <blocksz@@Base+0x18bd08>
    8174:	ldrmi	fp, [sl], -r3, asr #2
    8178:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    817c:			; <UNDEFINED> instruction: 0xf7f99829
    8180:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    8184:	cfstrsge	mvf15, [r3, #-504]!	; 0xfffffe08
    8188:	svceq	0x0001f1bb
    818c:	blge	1845f8c <blocksz@@Base+0x181e664>
    8190:			; <UNDEFINED> instruction: 0x264cf8df
    8194:	bleq	442d8 <blocksz@@Base+0x1c9b0>
    8198:			; <UNDEFINED> instruction: 0xf7fe447a
    819c:	bls	2b7624 <blocksz@@Base+0x28fcfc>
    81a0:			; <UNDEFINED> instruction: 0xf0054619
    81a4:	blls	1c6630 <blocksz@@Base+0x19ed08>
    81a8:	rschi	r4, r3, #27262976	; 0x1a00000
    81ac:			; <UNDEFINED> instruction: 0xf0402b00
    81b0:			; <UNDEFINED> instruction: 0xf8df81b7
    81b4:			; <UNDEFINED> instruction: 0xf85835dc
    81b8:	ldmdavs	r3, {r0, r1, sp}
    81bc:	orrpl	pc, r0, #67	; 0x43
    81c0:			; <UNDEFINED> instruction: 0xf7fe6013
    81c4:			; <UNDEFINED> instruction: 0xf7fdba4b
    81c8:			; <UNDEFINED> instruction: 0x4683fcf9
    81cc:	mcrrlt	7, 15, pc, r1, cr14	; <UNPREDICTABLE>
    81d0:	bcs	622c0 <blocksz@@Base+0x3a998>
    81d4:	adcshi	pc, r1, r0, asr #6
    81d8:			; <UNDEFINED> instruction: 0x2608f8df
    81dc:	ldrbtmi	r4, [sl], #-1691	; 0xfffff965
    81e0:	ldmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    81e4:	ldrhne	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    81e8:			; <UNDEFINED> instruction: 0xf8b51823
    81ec:			; <UNDEFINED> instruction: 0x46320052
    81f0:	ldmdane	r4!, {r0, sl, lr}^
    81f4:	andeq	pc, r8, r1, lsr #3
    81f8:	stmdbhi	r4!, {r0, r3, r5, r9, sl, lr}
    81fc:	strtmi	r9, [r0], #-1793	; 0xfffff8ff
    8200:	stmdals	r5, {ip, pc}
    8204:			; <UNDEFINED> instruction: 0xfffaf7fc
    8208:			; <UNDEFINED> instruction: 0xf7fe4683
    820c:	ldmdavs	fp!, {r1, r5, sl, fp, ip, sp, pc}
    8210:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    8214:			; <UNDEFINED> instruction: 0xf8df80c5
    8218:	blls	1917f0 <blocksz@@Base+0x169ec8>
    821c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    8220:	andls	r4, sl, #1526726656	; 0x5b000000
    8224:	addsmi	r6, r3, #1179648	; 0x120000
    8228:	adchi	pc, r1, r0, asr #4
    822c:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    8230:	bleq	84374 <blocksz@@Base+0x5ca4c>
    8234:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8238:			; <UNDEFINED> instruction: 0xf0436813
    823c:	andsvs	r0, r3, r0, lsl r3
    8240:	blt	1ac6240 <blocksz@@Base+0x1a9e918>
    8244:	strhcc	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    8248:	streq	lr, [fp], #-2822	; 0xfffff4fa
    824c:			; <UNDEFINED> instruction: 0xf0002b01
    8250:	bls	1a86e0 <blocksz@@Base+0x180db8>
    8254:	stmdbls	r8!, {r5, r9, sl, lr}
    8258:	bl	1246244 <blocksz@@Base+0x121e91c>
    825c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    8260:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    8264:	blcs	62358 <blocksz@@Base+0x3aa30>
    8268:			; <UNDEFINED> instruction: 0xf8dfdd67
    826c:	ldrbtmi	r2, [sl], #-1404	; 0xfffffa84
    8270:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    8274:	ldrbtmi	r2, [r9], #-1
    8278:	stc	7, cr15, [r4], {249}	; 0xf9
    827c:	bllt	ffa8627c <blocksz@@Base+0xffa5e954>
    8280:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
    8284:			; <UNDEFINED> instruction: 0xf8df2001
    8288:			; <UNDEFINED> instruction: 0xf8d5e514
    828c:			; <UNDEFINED> instruction: 0xf858c05c
    8290:	stcvs	0, cr3, [r9, #12]!
    8294:	ldrhmi	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    8298:			; <UNDEFINED> instruction: 0xf858681a
    829c:	b	13d42dc <blocksz@@Base+0x13ac9b4>
    82a0:			; <UNDEFINED> instruction: 0xf1c22e44
    82a4:	blx	84932c <blocksz@@Base+0x821a04>
    82a8:	movwls	pc, #41988	; 0xa404	; <UNPREDICTABLE>
    82ac:	vpmax.u8	d15, d2, d12
    82b0:	stfeqd	f7, [r0], #-648	; 0xfffffd78
    82b4:	vpmax.s8	d15, d2, d1
    82b8:	stc2	10, cr15, [ip], {1}	; <UNPREDICTABLE>
    82bc:	b	10ecb4c <blocksz@@Base+0x10c5224>
    82c0:			; <UNDEFINED> instruction: 0x9323030c
    82c4:			; <UNDEFINED> instruction: 0xf8d39b0a
    82c8:	blls	8f82d0 <blocksz@@Base+0x8d09a8>
    82cc:	andlt	pc, r8, sp, asr #17
    82d0:			; <UNDEFINED> instruction: 0x93234323
    82d4:	movwls	r9, #15110	; 0x3b06
    82d8:			; <UNDEFINED> instruction: 0x2322e9dd
    82dc:	andeq	lr, lr, #18432	; 0x4800
    82e0:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    82e4:			; <UNDEFINED> instruction: 0x4613461c
    82e8:	strcc	lr, [sl], #-2509	; 0xfffff633
    82ec:	eoreq	pc, r0, #204, 2	; 0x33
    82f0:	blx	8ef324 <blocksz@@Base+0x8c79fc>
    82f4:	blx	14472c <blocksz@@Base+0x11ce04>
    82f8:	blx	944b08 <blocksz@@Base+0x91d1e0>
    82fc:	tstmi	r1, #12, 6	; 0x30000000	; <UNPREDICTABLE>
    8300:	eoreq	pc, r0, #172, 2	; 0x2b
    8304:	vpmax.s8	d15, d2, d20
    8308:	movwmi	r6, #44652	; 0xae6c
    830c:	strls	r6, [r1], #-3625	; 0xfffff1d7
    8310:			; <UNDEFINED> instruction: 0xf8df9100
    8314:	ldrbtmi	r1, [r9], #-1244	; 0xfffffb24
    8318:	bl	fed46304 <blocksz@@Base+0xfed1e9dc>
    831c:	blcs	62410 <blocksz@@Base+0x3aae8>
    8320:	ldcge	7, cr15, [sp], #508	; 0x1fc
    8324:	strbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    8328:			; <UNDEFINED> instruction: 0xf7f94478
    832c:	stmdbls	r6, {r2, r5, r8, r9, fp, sp, lr, pc}
    8330:	andeq	lr, fp, r6, lsl #22
    8334:			; <UNDEFINED> instruction: 0xf9e6f004
    8338:			; <UNDEFINED> instruction: 0xf8dfe4b1
    833c:			; <UNDEFINED> instruction: 0xf8583454
    8340:	ldmib	r3, {r0, r1, ip, sp}^
    8344:	tstcs	r1, r0, lsl #8
    8348:	eoreq	pc, r0, #-2147483606	; 0x8000002a
    834c:	streq	pc, [r0, -sl, asr #3]!
    8350:	vpmax.s8	d15, d2, d1
    8354:			; <UNDEFINED> instruction: 0xf707fa21
    8358:			; <UNDEFINED> instruction: 0xf10afa01
    835c:	movwmi	r4, #4922	; 0x133a
    8360:			; <UNDEFINED> instruction: 0xf04f4322
    8364:	stmib	r3, {r8, r9, fp}^
    8368:			; <UNDEFINED> instruction: 0xf7fe1200
    836c:	bl	1b6950 <blocksz@@Base+0x18f028>
    8370:	bls	1893a4 <blocksz@@Base+0x161a7c>
    8374:	strtmi	r9, [r0], -r8, lsr #18
    8378:	b	fee46364 <blocksz@@Base+0xfee1ea3c>
    837c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    8380:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
    8384:	blcs	62478 <blocksz@@Base+0x3ab50>
    8388:	mrshi	pc, SPSR_abt	; <UNPREDICTABLE>
    838c:	strcc	pc, [r0], #-2271	; 0xfffff721
    8390:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8394:			; <UNDEFINED> instruction: 0xf0436813
    8398:	andsvs	r0, r3, r0, lsl r3
    839c:	ldmdblt	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    83a0:	strdcs	r4, [r1], -sp
    83a4:	mvns	pc, #14614528	; 0xdf0000
    83a8:	ldrsbgt	pc, [ip], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    83ac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    83b0:			; <UNDEFINED> instruction: 0xf8b56da9
    83b4:	ldmdavs	sl, {r2, r4, r6, lr}
    83b8:	andcc	pc, lr, r8, asr r8	; <UNPREDICTABLE>
    83bc:	vmlscs.f32	s29, s8, s30
    83c0:	strteq	pc, [r0], #-450	; 0xfffffe3e
    83c4:	vst1.8	{d15-d16}, [r4 :128], r1
    83c8:	blx	32cff8 <blocksz@@Base+0x3056d0>
    83cc:			; <UNDEFINED> instruction: 0xf1a2f302
    83d0:	blx	4b458 <blocksz@@Base+0x23b30>
    83d4:	blx	84be4 <blocksz@@Base+0x5d2bc>
    83d8:	eorls	pc, r6, #12, 24	; 0xc00
    83dc:	movweq	lr, #51779	; 0xca43
    83e0:	blls	2ad084 <blocksz@@Base+0x28575c>
    83e4:	ldrdgt	pc, [r0], -r3
    83e8:			; <UNDEFINED> instruction: 0xf8cd9b27
    83ec:			; <UNDEFINED> instruction: 0x4323b008
    83f0:	blls	1ad094 <blocksz@@Base+0x18576c>
    83f4:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
    83f8:	bl	491098 <blocksz@@Base+0x469770>
    83fc:			; <UNDEFINED> instruction: 0xf143020e
    8400:	ldrmi	r0, [ip], -r0, lsl #6
    8404:	stmib	sp, {r0, r1, r4, r9, sl, lr}^
    8408:			; <UNDEFINED> instruction: 0xf1cc340a
    840c:	sfmls	f0, 4, [fp], {32}
    8410:			; <UNDEFINED> instruction: 0xf10cfa23
    8414:	vpmax.s8	d15, d2, d4
    8418:	vpmax.u8	d15, d12, d20
    841c:			; <UNDEFINED> instruction: 0xf1ac4311
    8420:	blx	908ca8 <blocksz@@Base+0x8e1380>
    8424:	cdpvs	2, 6, cr15, cr12, cr2, {0}
    8428:	cdpvs	3, 2, cr4, cr9, cr10, {0}
    842c:	tstls	r0, r1, lsl #8
    8430:	ldrbtmi	r4, [r9], #-2545	; 0xfffff60f
    8434:	bl	9c6420 <blocksz@@Base+0x99eaf8>
    8438:	blcs	6252c <blocksz@@Base+0x3ac04>
    843c:	mcrge	7, 7, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    8440:	ldrbtmi	r4, [r8], #-2286	; 0xfffff712
    8444:	b	fe5c6430 <blocksz@@Base+0xfe59eb08>
    8448:	bl	1ae868 <blocksz@@Base+0x186f40>
    844c:			; <UNDEFINED> instruction: 0xf004000b
    8450:	usat	pc, #0, r9, asr #18	; <UNPREDICTABLE>
    8454:	ldrhne	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    8458:			; <UNDEFINED> instruction: 0x0c00eb04
    845c:	ldrheq	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    8460:	movweq	lr, #47876	; 0xbb04
    8464:	strmi	r4, [r1], #-1586	; 0xfffff9ce
    8468:			; <UNDEFINED> instruction: 0xf1a11874
    846c:	strtmi	r0, [r9], -r8
    8470:			; <UNDEFINED> instruction: 0xf8cd8924
    8474:	strtmi	ip, [r0], #-0
    8478:	streq	lr, [r1, -sp, asr #19]
    847c:			; <UNDEFINED> instruction: 0xf7fd9805
    8480:	pkhbtmi	pc, r3, r3, lsl #25	; <UNPREDICTABLE>
    8484:	blt	ff986484 <blocksz@@Base+0xff95eb5c>
    8488:	tstcs	r0, r2, lsr #12
    848c:			; <UNDEFINED> instruction: 0xf7f99806
    8490:			; <UNDEFINED> instruction: 0xf7feead2
    8494:			; <UNDEFINED> instruction: 0xf8ddbc8a
    8498:			; <UNDEFINED> instruction: 0x4620b018
    849c:	ldrbmi	r9, [sl], -r8, lsr #18
    84a0:	b	64648c <blocksz@@Base+0x61eb64>
    84a4:	blcs	62598 <blocksz@@Base+0x3ac70>
    84a8:	ldmmi	r5, {r0, r1, r2, r8, sl, fp, ip, lr, pc}^
    84ac:			; <UNDEFINED> instruction: 0xf7f94478
    84b0:	ldrbmi	lr, [r9], -r2, ror #20
    84b4:			; <UNDEFINED> instruction: 0xf0044620
    84b8:	blls	2c6954 <blocksz@@Base+0x29f02c>
    84bc:	stmdbls	r9!, {r1, r4, r5, r9, sl, lr}
    84c0:	ldmdavs	fp, {r0, r2, fp, ip, pc}
    84c4:	blx	fe9464bc <blocksz@@Base+0xfe91eb94>
    84c8:	blcs	625bc <blocksz@@Base+0x3ac94>
    84cc:			; <UNDEFINED> instruction: 0xf77e4683
    84d0:	bmi	ff332fd8 <blocksz@@Base+0xff30b6b0>
    84d4:	uxtab16	r4, fp, sl, ror #8
    84d8:			; <UNDEFINED> instruction: 0xf04f4bad
    84dc:			; <UNDEFINED> instruction: 0xf8580b01
    84e0:	ldmdavs	r3, {r0, r1, sp}
    84e4:	orrmi	pc, r0, #1124073472	; 0x43000000
    84e8:			; <UNDEFINED> instruction: 0xf7fe6013
    84ec:	blmi	fea36948 <blocksz@@Base+0xfea0f020>
    84f0:	bleq	44634 <blocksz@@Base+0x1cd0c>
    84f4:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    84f8:	vst2.8	{d22-d23}, [r3 :64], r3
    84fc:	andsvs	r7, r3, r0, lsl #7
    8500:	stmialt	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8504:	blcs	625f8 <blocksz@@Base+0x3acd0>
    8508:	blmi	fe87f708 <blocksz@@Base+0xfe857de0>
    850c:	ldrdlt	pc, [ip], sp	; <UNPREDICTABLE>
    8510:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8514:	vst2.8	{d22-d23}, [r3 :64], r3
    8518:	andsvs	r5, r3, r0, lsl #6
    851c:	ldmlt	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8520:			; <UNDEFINED> instruction: 0xf1044639
    8524:			; <UNDEFINED> instruction: 0xf7f90018
    8528:			; <UNDEFINED> instruction: 0xe642e9d6
    852c:	bcs	6261c <blocksz@@Base+0x3acf4>
    8530:	bmi	fe5ff6c0 <blocksz@@Base+0xfe5d7d98>
    8534:	ldrdlt	pc, [r8], sp	; <UNPREDICTABLE>
    8538:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    853c:	vst2.8	{d22-d23}, [r3 :64], r3
    8540:	andsvs	r4, r3, r0, lsl #6
    8544:	stmlt	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8548:	stmdbvs	r3!, {r1, r3, r4, r5, r6, r9, fp, sp, lr}
    854c:			; <UNDEFINED> instruction: 0xf47e429a
    8550:			; <UNDEFINED> instruction: 0xe609ab3e
    8554:			; <UNDEFINED> instruction: 0xf04f4b8e
    8558:			; <UNDEFINED> instruction: 0xf8580b01
    855c:	ldmdavs	r3, {r0, r1, sp}
    8560:	orrpl	pc, r0, #1124073472	; 0x43000000
    8564:			; <UNDEFINED> instruction: 0xf7fe6013
    8568:	bmi	fe2768cc <blocksz@@Base+0xfe24efa4>
    856c:			; <UNDEFINED> instruction: 0xf1aa2001
    8570:			; <UNDEFINED> instruction: 0xf1ca0320
    8574:	blx	89fc <ntfs_mst_pre_write_fixup@plt+0x6eac>
    8578:	blx	455a8 <blocksz@@Base+0x1dc80>
    857c:			; <UNDEFINED> instruction: 0xf858f303
    8580:	blx	810590 <blocksz@@Base+0x7e8c68>
    8584:			; <UNDEFINED> instruction: 0xf7fef101
    8588:	ldmmi	pc, {r0, r1, r3, r4, r5, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    858c:			; <UNDEFINED> instruction: 0xf7f94478
    8590:			; <UNDEFINED> instruction: 0x4621e9f2
    8594:			; <UNDEFINED> instruction: 0xf004982d
    8598:			; <UNDEFINED> instruction: 0xf1bbf8b5
    859c:			; <UNDEFINED> instruction: 0xf43f0f00
    85a0:	ldmdavs	fp!, {r2, r4, r5, r6, r8, sl, fp, sp, pc}
    85a4:			; <UNDEFINED> instruction: 0xdde02b01
    85a8:	ldrbtmi	r4, [sl], #-2712	; 0xfffff568
    85ac:			; <UNDEFINED> instruction: 0xf8dde57c
    85b0:			; <UNDEFINED> instruction: 0x4619b018
    85b4:	ldrbmi	r4, [sl], -r0, lsr #12
    85b8:	stmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    85bc:	blls	a626ac <blocksz@@Base+0xa3ad84>
    85c0:			; <UNDEFINED> instruction: 0xf1a32a01
    85c4:	mvnsvs	r0, r8, lsl r3
    85c8:	ldmmi	r1, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
    85cc:			; <UNDEFINED> instruction: 0xf7f94478
    85d0:			; <UNDEFINED> instruction: 0x4659e9d2
    85d4:			; <UNDEFINED> instruction: 0xf0044620
    85d8:	blls	2c6834 <blocksz@@Base+0x29ef0c>
    85dc:	stmdbls	r8!, {r1, r4, r5, r9, sl, lr}
    85e0:			; <UNDEFINED> instruction: 0xf7fc9805
    85e4:	ldmdavs	fp!, {r0, r2, r4, r9, fp, ip, sp, lr, pc}
    85e8:	strmi	r2, [r3], r1, lsl #22
    85ec:	bge	c863ec <blocksz@@Base+0xc5eac4>
    85f0:	ldrbtmi	r4, [sl], #-2696	; 0xfffff578
    85f4:	ldmlt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    85f8:			; <UNDEFINED> instruction: 0xf8dd4a87
    85fc:	ldrbtmi	fp, [sl], #-168	; 0xffffff58
    8600:	mcrlt	7, 0, pc, cr9, cr14, {7}	; <UNPREDICTABLE>
    8604:	ldmdb	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8608:			; <UNDEFINED> instruction: 0xf8dd4a84
    860c:	ldrbtmi	fp, [sl], #-172	; 0xffffff54
    8610:	ldmdblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8614:	ldrbtmi	r4, [sl], #-2690	; 0xfffff57e
    8618:	andcs	r4, r1, r2, lsl #19
    861c:			; <UNDEFINED> instruction: 0xf7f94479
    8620:			; <UNDEFINED> instruction: 0xf7feea32
    8624:			; <UNDEFINED> instruction: 0xf8ddba16
    8628:			; <UNDEFINED> instruction: 0x4620b018
    862c:	ldrbmi	r9, [sl], -r8, lsr #18
    8630:	ldmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8634:	blcs	62728 <blocksz@@Base+0x3ae00>
    8638:	ldmdami	fp!, {r0, r1, r2, r8, sl, fp, ip, lr, pc}^
    863c:			; <UNDEFINED> instruction: 0xf7f94478
    8640:			; <UNDEFINED> instruction: 0x4659e99a
    8644:			; <UNDEFINED> instruction: 0xf0044620
    8648:	blls	2c67c4 <blocksz@@Base+0x29ee9c>
    864c:	stmdbls	r9!, {r1, r4, r5, r9, sl, lr}
    8650:	ldmdavs	fp, {r0, r2, fp, ip, pc}
    8654:			; <UNDEFINED> instruction: 0xf9dcf7fc
    8658:	blcs	6274c <blocksz@@Base+0x3ae24>
    865c:			; <UNDEFINED> instruction: 0xf77e4683
    8660:	bmi	1cb2e48 <blocksz@@Base+0x1c8b520>
    8664:			; <UNDEFINED> instruction: 0xe7d7447a
    8668:	ldrbtmi	r4, [sl], #-2673	; 0xfffff58f
    866c:	andcs	r4, r1, r1, ror r9
    8670:			; <UNDEFINED> instruction: 0xf7f94479
    8674:			; <UNDEFINED> instruction: 0xf7feea08
    8678:	bls	1b6e30 <blocksz@@Base+0x18f508>
    867c:			; <UNDEFINED> instruction: 0x462118f0
    8680:			; <UNDEFINED> instruction: 0xf7f91ad2
    8684:			; <UNDEFINED> instruction: 0xf8dde90e
    8688:	stmdbls	sl!, {r2, r5, r7, ip, sp, pc}
    868c:	ldrbmi	r4, [sl], -r0, lsr #12
    8690:	stmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8694:	ldmdavs	sl!, {r1, r3, fp, ip, pc}
    8698:	bcs	62dac <blocksz@@Base+0x3b484>
    869c:	bicvs	r4, r3, fp, asr r4
    86a0:	stmdami	r5!, {r0, r1, r2, r8, sl, fp, ip, lr, pc}^
    86a4:			; <UNDEFINED> instruction: 0xf7f94478
    86a8:	ldrbmi	lr, [r9], -r6, ror #18
    86ac:			; <UNDEFINED> instruction: 0xf0044620
    86b0:	blls	1c675c <blocksz@@Base+0x19ee34>
    86b4:	stmdbls	r8!, {r1, r4, r5, r9, sl, lr}
    86b8:			; <UNDEFINED> instruction: 0xf7fc9805
    86bc:	ldmdavs	fp!, {r0, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    86c0:	strmi	r2, [r3], r1, lsl #22
    86c4:	stmibge	r5, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    86c8:	ldrbtmi	r4, [sl], #-2652	; 0xfffff5a4
    86cc:	blne	70260c <blocksz@@Base+0x6dace4>
    86d0:	bne	fe68e75c <blocksz@@Base+0xfe666e34>
    86d4:	ldrtmi	r9, [r1], #-2860	; 0xfffff4d4
    86d8:	ldrtmi	r4, [r0], #-1560	; 0xfffff9e8
    86dc:	stmia	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86e0:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r7, sl, sp, lr, pc}
    86e4:	vstrle	d18, [r8, #-4]
    86e8:	ldrbtmi	r4, [sl], #-2645	; 0xfffff5ab
    86ec:	bmi	1581a64 <blocksz@@Base+0x155a13c>
    86f0:	ldmdbmi	r5, {r1, r3, r4, r5, r6, sl, lr}^
    86f4:	ldrbtmi	r2, [r9], #-1
    86f8:	stmib	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86fc:	stmiblt	r9!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8700:	ldmne	r0!, {r0, r2, r3, r5, r8, fp, ip, pc}^
    8704:	bne	fe2aef24 <blocksz@@Base+0xfe2875fc>
    8708:	bne	14aebb0 <blocksz@@Base+0x1487288>
    870c:			; <UNDEFINED> instruction: 0xf7f99929
    8710:			; <UNDEFINED> instruction: 0xf8dde8c8
    8714:	stmdbls	ip!, {r3, r4, ip, sp, pc}
    8718:	ldrbmi	r9, [sl], -r9, lsr #16
    871c:	ldm	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8720:	stmdavs	r2!, {r0, r5, r8, fp, sp, lr}^
    8724:			; <UNDEFINED> instruction: 0x61214459
    8728:	rsbvs	r4, r2, sl, asr r4
    872c:	ldmibvs	r2!, {r1, r2, r4, r8, ip, sp, pc}
    8730:			; <UNDEFINED> instruction: 0x61b2445a
    8734:	teqlt	r3, fp, lsr #22
    8738:	ldmibvs	sl, {r0, r3, r4, r6, r8, fp, sp, lr}
    873c:	strtmi	r9, [r1], #-3078	; 0xfffff3fa
    8740:	cmpvs	r9, r2, lsr #8
    8744:	ldmdavs	fp!, {r1, r3, r4, r7, r8, sp, lr}
    8748:	vstrle	d2, [r7, #-4]
    874c:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
    8750:	ldmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8754:	stmdals	r9!, {r1, r2, r8, fp, ip, pc}
    8758:			; <UNDEFINED> instruction: 0xffd4f003
    875c:	ldrtmi	r9, [r2], -sl, lsl #22
    8760:	stmdals	r5, {r1, r3, r5, r8, fp, ip, pc}
    8764:			; <UNDEFINED> instruction: 0xf7fc681b
    8768:	ldmdavs	fp!, {r0, r1, r4, r6, r8, fp, ip, sp, lr, pc}
    876c:	strmi	r2, [r3], r1, lsl #22
    8770:	stmdbge	pc!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    8774:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
    8778:	blmi	18266c <blocksz@@Base+0x15ad44>
    877c:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8780:	vst2.8	{d22-d23}, [r3 :64], r3
    8784:	andsvs	r7, r3, r0, lsl #6
    8788:	svclt	0x0068f7fd
    878c:	andeq	r0, r0, r0, lsl #4
    8790:	andeq	r0, r0, r8, lsl #3
    8794:	ldrdeq	sl, [r0], -r8
    8798:	andeq	r0, r0, r0, lsr #3
    879c:	ldrdeq	r0, [r0], -ip
    87a0:	andeq	sl, r0, r4, asr #32
    87a4:	andeq	sl, r0, sl, lsl #4
    87a8:	andeq	r9, r0, ip, lsl #31
    87ac:	ldrdeq	sl, [r0], -lr
    87b0:	andeq	r9, r0, r2, lsl #30
    87b4:	andeq	sl, r0, r6, asr #32
    87b8:	andeq	sl, r0, lr, lsr #1
    87bc:	andeq	r9, r0, r2, lsr lr
    87c0:	strdeq	r9, [r0], -sl
    87c4:	andeq	sl, r0, r2, lsl #6
    87c8:	andeq	r9, r0, r2, ror lr
    87cc:			; <UNDEFINED> instruction: 0x00009dba
    87d0:	strdeq	r9, [r0], -r0
    87d4:	andeq	sl, r0, ip, lsl r2
    87d8:	andeq	r9, r0, r6, lsl #30
    87dc:	strdeq	r9, [r0], -r2
    87e0:	strdeq	r9, [r0], -r0
    87e4:	andeq	r9, r0, r6, ror #23
    87e8:	andeq	r9, r0, r6, asr fp
    87ec:	strdeq	r9, [r0], -r2
    87f0:			; <UNDEFINED> instruction: 0x00009aba
    87f4:	andeq	r9, r0, r0, lsl #25
    87f8:	muleq	r0, lr, r9
    87fc:	andeq	r9, r0, r6, ror #22
    8800:	andeq	r9, r0, r8, asr fp
    8804:	andeq	r9, r0, r4, asr #20
    8808:	andeq	r9, r0, r8, ror sl
    880c:	andeq	r9, r0, lr, ror #18
    8810:	muleq	r0, r0, r9
    8814:	andeq	r9, r0, r6, lsr #18
    8818:	andeq	r9, r0, r6, asr #15
    881c:	andeq	r9, r0, sl, lsl #18
    8820:	andeq	r9, r0, lr, lsr #15
    8824:	andeq	r9, r0, ip, asr #16
    8828:	andeq	r9, r0, r8, asr #19
    882c:			; <UNDEFINED> instruction: 0x000098b4
    8830:	andeq	r9, r0, sl, asr r7
    8834:	strdeq	r9, [r0], -ip
    8838:	andeq	r9, r0, r4, lsl #23
    883c:	muleq	r0, sl, sl
    8840:	ldrdeq	r9, [r0], -sl
    8844:	ldrdeq	r9, [r0], -r4
    8848:	andeq	r9, r0, r2, ror r7
    884c:	andeq	r9, r0, r6, lsl #22
    8850:	andeq	r9, r0, r2, asr #12
    8854:	svcmi	0x00f0e92d
    8858:			; <UNDEFINED> instruction: 0xf8dfb0bb
    885c:			; <UNDEFINED> instruction: 0x460dac34
    8860:	ldccs	8, cr15, [r0], #-892	; 0xfffffc84
    8864:	cmpvs	r9, r4, asr #12	; <UNPREDICTABLE>
    8868:			; <UNDEFINED> instruction: 0xf8df44fa
    886c:	andls	r3, r7, ip, lsr #24
    8870:	smlalbteq	pc, r4, r5, r6	; <UNPREDICTABLE>
    8874:	tstls	sl, fp, ror r4
    8878:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    887c:	msrvc	SPSR_sc, #12582912	; 0xc00000
    8880:			; <UNDEFINED> instruction: 0xf04f9313
    8884:			; <UNDEFINED> instruction: 0xf8df0b00
    8888:			; <UNDEFINED> instruction: 0xf6443c14
    888c:	andsls	r1, r0, #70	; 0x46
    8890:	subpl	pc, ip, r4, asr #5
    8894:	tstls	r2, #2063597568	; 0x7b000000
    8898:			; <UNDEFINED> instruction: 0xf8df6813
    889c:	andls	r2, fp, r4, lsl #24
    88a0:	teqls	r9, #2046820352	; 0x7a000000
    88a4:	blx	feeed0f0 <blocksz@@Base+0xfeec57c8>
    88a8:	stmdbeq	r4!, {r0, r1, r3, r7, sl, ip, sp, lr, pc}^
    88ac:	svclt	0x00082d00
    88b0:	cfstrscs	mvf2, [r0], {-0}
    88b4:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    88b8:	blcc	ffa46c3c <blocksz@@Base+0xffa1f314>
    88bc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    88c0:	cmplt	r3, fp, lsl r8
    88c4:	andseq	pc, r0, r5, lsl #2
    88c8:			; <UNDEFINED> instruction: 0xf970f007
    88cc:	stmdavs	sp!, {r3, r4, r8, fp, ip, sp, pc}^
    88d0:	bleq	44a14 <blocksz@@Base+0x1d0ec>
    88d4:			; <UNDEFINED> instruction: 0xf8dfe7e7
    88d8:			; <UNDEFINED> instruction: 0xf8b53bd0
    88dc:			; <UNDEFINED> instruction: 0xf8b57040
    88e0:			; <UNDEFINED> instruction: 0xf85a9042
    88e4:			; <UNDEFINED> instruction: 0xf8d88003
    88e8:	blcs	148f0 <_IO_stdin_used@@Base+0x3438>
    88ec:	sbcshi	pc, r2, r0, asr #32
    88f0:	blcs	8d03e4 <blocksz@@Base+0x8a8abc>
    88f4:	addshi	pc, r6, r0, lsl #4
    88f8:			; <UNDEFINED> instruction: 0xf003e8df
    88fc:	mrcne	14, 0, r1, cr14, cr14, {0}
    8900:	mrcne	14, 0, r1, cr2, cr14, {0}
    8904:	mrcne	14, 0, r1, cr14, cr4, {4}
    8908:	mrcne	4, 2, r5, cr4, cr4, {2}
    890c:	cmphi	r4, r4, asr lr
    8910:	ldrls	r9, [r4], #1153	; 0x481
    8914:	ldrls	r9, [r4], #1172	; 0x494
    8918:	ldrls	r9, [r4], #1172	; 0x494
    891c:	mrcne	4, 4, r9, cr4, cr4, {4}
    8920:			; <UNDEFINED> instruction: 0xf7fb4628
    8924:	stmdacs	r0, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    8928:	rschi	pc, r0, r0
    892c:	eorsle	r2, r9, r2, lsl #16
    8930:	rsble	r2, r4, r3, lsl #16
    8934:	cmnle	r5, r1, lsl #16
    8938:	blcs	1c46cbc <blocksz@@Base+0x1c1f394>
    893c:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    8940:	ldrmi	r9, [r9], -r8, lsl #6
    8944:			; <UNDEFINED> instruction: 0xf85a9807
    8948:	movwcs	r9, #4098	; 0x1002
    894c:	ldrdcs	pc, [r0], -r9
    8950:	ldc2l	7, cr15, [r6, #1004]	; 0x3ec
    8954:	stmdacs	r0, {r1, r2, r9, sl, lr}
    8958:	msrhi	CPSR_, r0
    895c:	bls	2e2970 <blocksz@@Base+0x2bb048>
    8960:			; <UNDEFINED> instruction: 0xf0404293
    8964:	stmvs	r1, {r8, pc}
    8968:	stmiavs	r3, {r1, r3, r5, r8, fp, sp, lr}^
    896c:	andls	r1, ip, #565248	; 0x8a000
    8970:	bl	18e2f20 <blocksz@@Base+0x18bb5f8>
    8974:	andls	r0, sp, #536870912	; 0x20000000
    8978:	andne	lr, ip, #3620864	; 0x374000
    897c:			; <UNDEFINED> instruction: 0xf1722900
    8980:	vsubl.s8	q8, d0, d0
    8984:			; <UNDEFINED> instruction: 0xf8d88127
    8988:	bcs	50990 <blocksz@@Base+0x29068>
    898c:	andshi	pc, r1, #0, 6
    8990:	bicsmi	r9, ip, #13312	; 0x3400
    8994:	stccs	15, cr0, [r0], {228}	; 0xe4
    8998:	adcshi	pc, r5, r0, asr #32
    899c:			; <UNDEFINED> instruction: 0xf7f84630
    89a0:	ldr	lr, [r4, lr, lsl #31]
    89a4:			; <UNDEFINED> instruction: 0xf1059807
    89a8:	movwls	r0, #33552	; 0x8310
    89ac:	movwcs	r4, #5657	; 0x1619
    89b0:	ldrdlt	pc, [r0], -r0	; <UNPREDICTABLE>
    89b4:			; <UNDEFINED> instruction: 0xf7fb465a
    89b8:	strmi	pc, [r6], -r3, lsr #27
    89bc:			; <UNDEFINED> instruction: 0xf0002800
    89c0:	stmdavs	r3, {r0, r1, r3, r7, pc}
    89c4:	addsmi	r9, r3, #40960	; 0xa000
    89c8:	sbcshi	pc, lr, r0, asr #32
    89cc:	stmdbvs	sl!, {r0, r7, fp, sp, lr}
    89d0:	bne	fe2a2ce4 <blocksz@@Base+0xfe27b3bc>
    89d4:	stmdbvs	sl!, {r1, r2, r3, r9, ip, pc}^
    89d8:	andeq	lr, r2, #101376	; 0x18c00
    89dc:	ldmib	sp, {r0, r1, r2, r3, r9, ip, pc}^
    89e0:	stmdbcs	r0, {r1, r2, r3, r9, ip}
    89e4:	andeq	pc, r0, #-2147483620	; 0x8000001c
    89e8:	rschi	pc, r4, r0, asr #5
    89ec:	ldrdcs	pc, [r0], -r8
    89f0:	vpmax.u8	d2, d0, d1
    89f4:	blls	3e91bc <blocksz@@Base+0x3c1894>
    89f8:	svceq	0x00e443dc
    89fc:			; <UNDEFINED> instruction: 0xf8b5e7cb
    8a00:			; <UNDEFINED> instruction: 0xf0033056
    8a04:	blcs	9634 <ntfs_mst_pre_write_fixup@plt+0x7ae4>
    8a08:			; <UNDEFINED> instruction: 0x4638d073
    8a0c:	bleq	84b50 <blocksz@@Base+0x5d228>
    8a10:	blx	ff544a28 <blocksz@@Base+0xff51d100>
    8a14:	bne	fe646d98 <blocksz@@Base+0xfe61f470>
    8a18:			; <UNDEFINED> instruction: 0x46024479
    8a1c:			; <UNDEFINED> instruction: 0xf7f94658
    8a20:	smlaldx	lr, r0, r2, r8
    8a24:	strhcc	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    8a28:	strhmi	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    8a2c:	stccs	3, cr9, [r5], #-36	; 0xffffffdc
    8a30:	orrshi	pc, r8, r0, lsl #4
    8a34:			; <UNDEFINED> instruction: 0xf014e8df
    8a38:	eoreq	r0, r6, r6, lsr #32
    8a3c:	strbeq	r0, [r4], sp, asr #13
    8a40:			; <UNDEFINED> instruction: 0x06b206bb
    8a44:	streq	r0, [r0, r9, lsr #13]
    8a48:	smmlseq	r5, lr, r0, r0
    8a4c:			; <UNDEFINED> instruction: 0x074c0196
    8a50:	ldreq	r0, [r9, -r3, asr #14]!
    8a54:			; <UNDEFINED> instruction: 0x07270730
    8a58:			; <UNDEFINED> instruction: 0x06d6071e
    8a5c:			; <UNDEFINED> instruction: 0x07680771
    8a60:			; <UNDEFINED> instruction: 0x078a075e
    8a64:	orrseq	r0, r6, sl, ror r7
    8a68:			; <UNDEFINED> instruction: 0x01960196
    8a6c:	mlaeq	r6, r6, r1, r0
    8a70:	eoreq	r0, r6, r7, lsr r1
    8a74:	eoreq	r0, r6, r6, lsr #32
    8a78:			; <UNDEFINED> instruction: 0x01960196
    8a7c:			; <UNDEFINED> instruction: 0x01960196
    8a80:			; <UNDEFINED> instruction: 0x01470196
    8a84:	bcc	b46e08 <blocksz@@Base+0xb1f4e0>
    8a88:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    8a8c:	movwcc	r6, #6163	; 0x1813
    8a90:			; <UNDEFINED> instruction: 0xe71c6013
    8a94:			; <UNDEFINED> instruction: 0xf8d54638
    8a98:			; <UNDEFINED> instruction: 0xf004b008
    8a9c:	andls	pc, r8, pc, lsl #21
    8aa0:			; <UNDEFINED> instruction: 0xf0044648
    8aa4:			; <UNDEFINED> instruction: 0xf8d5fa8b
    8aa8:	stmdbvs	lr!, {r2, r4, lr, pc}
    8aac:			; <UNDEFINED> instruction: 0xf8df465a
    8ab0:	blls	20f2d8 <blocksz@@Base+0x1e79b0>
    8ab4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    8ab8:	andls	r6, r0, r2, lsl #24
    8abc:			; <UNDEFINED> instruction: 0xf7f82001
    8ac0:	ldr	lr, [r5, -r2, ror #31]
    8ac4:			; <UNDEFINED> instruction: 0x46589b10
    8ac8:	ldmdavs	fp, {r0, r3, r4, r5, r9, fp, ip, pc}
    8acc:			; <UNDEFINED> instruction: 0xf042429a
    8ad0:	eorslt	r8, fp, r0, lsl r2
    8ad4:	svchi	0x00f0e8bd
    8ad8:			; <UNDEFINED> instruction: 0xf7fb4628
    8adc:	stmdacs	r0, {r0, r1, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    8ae0:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {3}
    8ae4:	svceq	0x000ef1b9
    8ae8:	ldrhi	pc, [r7, -r0]!
    8aec:	bleq	84c30 <blocksz@@Base+0x5d308>
    8af0:			; <UNDEFINED> instruction: 0xf105e6d9
    8af4:	stmdals	r7, {r4, r8, r9}
    8af8:	ldrmi	r9, [r9], -r8, lsl #6
    8afc:	ldc2	7, cr15, [r4], {251}	; 0xfb
    8b00:	stmdacs	r0, {r1, r2, r9, sl, lr}
    8b04:			; <UNDEFINED> instruction: 0xf8b5d0f2
    8b08:			; <UNDEFINED> instruction: 0xf8b53042
    8b0c:	movwls	r4, #36928	; 0x9040
    8b10:			; <UNDEFINED> instruction: 0xf2002c25
    8b14:	ldm	pc, {r3, r5, r8, pc}^	; <UNPREDICTABLE>
    8b18:	adcseq	pc, r5, #20
    8b1c:	sbceq	r0, r0, #1342177291	; 0x5000000b
    8b20:			; <UNDEFINED> instruction: 0x03a30268
    8b24:	streq	r0, [r7], #880	; 0x370
    8b28:	rsbeq	r0, lr, r8, lsl #3
    8b2c:	smulwbeq	r6, sp, r5
    8b30:	strbeq	r0, [sl, #997]!	; 0x3e5
    8b34:	movteq	r0, #4555	; 0x11cb
    8b38:	ldrbeq	r0, [sl], #-781	; 0xfffffcf3
    8b3c:	ldrbeq	r0, [r1, #-380]!	; 0xfffffe84
    8b40:	eorseq	r0, r9, #239075328	; 0xe400000
    8b44:	ldreq	r0, [sp], -r9, lsr #4
    8b48:			; <UNDEFINED> instruction: 0x01260126
    8b4c:			; <UNDEFINED> instruction: 0x01260126
    8b50:	strheq	r0, [r7], #37	; 0x25
    8b54:	adcseq	r0, r5, #1342177291	; 0x5000000b
    8b58:			; <UNDEFINED> instruction: 0x012602b5
    8b5c:			; <UNDEFINED> instruction: 0x01260126
    8b60:			; <UNDEFINED> instruction: 0x01260126
    8b64:			; <UNDEFINED> instruction: 0x463800d7
    8b68:	bleq	84cac <blocksz@@Base+0x5d384>
    8b6c:	blx	9c4b84 <blocksz@@Base+0x99d25c>
    8b70:	stmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8b74:	ldrbtmi	r6, [r9], #-2219	; 0xfffff755
    8b78:	ldrbmi	r4, [r8], -r2, lsl #12
    8b7c:	svc	0x0082f7f8
    8b80:			; <UNDEFINED> instruction: 0xf7f84630
    8b84:	pkhbt	lr, lr, ip, lsl #29
    8b88:			; <UNDEFINED> instruction: 0xf04f4638
    8b8c:			; <UNDEFINED> instruction: 0xf0040b01
    8b90:			; <UNDEFINED> instruction: 0xf8dffa15
    8b94:	stmiavs	fp!, {r2, r3, r5, r8, fp, ip}
    8b98:			; <UNDEFINED> instruction: 0xe7ed4479
    8b9c:			; <UNDEFINED> instruction: 0xf7fb4628
    8ba0:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    8ba4:			; <UNDEFINED> instruction: 0xf04fbf0c
    8ba8:			; <UNDEFINED> instruction: 0xf04f0b01
    8bac:			; <UNDEFINED> instruction: 0xf43f0b00
    8bb0:			; <UNDEFINED> instruction: 0xe68cae7a
    8bb4:			; <UNDEFINED> instruction: 0xf00768a8
    8bb8:			; <UNDEFINED> instruction: 0xf8d8f801
    8bbc:	stmdacs	r0, {ip, sp}
    8bc0:	tsthi	r3, r0	; <UNPREDICTABLE>
    8bc4:	vldrle	d2, [lr, #4]
    8bc8:	ldmgt	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8bcc:	ldmvs	r3!, {r1, r4, r5, r7, fp, sp, lr}^
    8bd0:	strd	r4, [r4, -ip]
    8bd4:			; <UNDEFINED> instruction: 0xf00668a8
    8bd8:			; <UNDEFINED> instruction: 0xf8d8fff1
    8bdc:	stmdacs	r0, {ip, sp}
    8be0:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
    8be4:	vstrle	d2, [lr, #4]
    8be8:	ldmgt	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8bec:	ldmvs	r3!, {r1, r4, r5, r7, fp, sp, lr}^
    8bf0:	strd	r4, [r2], #76	; 0x4c	; <UNPREDICTABLE>
    8bf4:	strtmi	r2, [r8], -r0, lsl #12
    8bf8:	blx	fffc6bec <blocksz@@Base+0xfff9f2c4>
    8bfc:			; <UNDEFINED> instruction: 0xf0002802
    8c00:	stmdacs	r3, {r0, r3, r4, r5, r8, r9, sl, pc}
    8c04:	ldrhi	pc, [r7, #64]!	; 0x40
    8c08:	ldrdcc	pc, [r0], -r8
    8c0c:	vstrle	d2, [sl, #-4]
    8c10:	ldmcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8c14:			; <UNDEFINED> instruction: 0xf8df2001
    8c18:	ldrbtmi	r1, [sl], #-2232	; 0xfffff748
    8c1c:			; <UNDEFINED> instruction: 0xf5024479
    8c20:			; <UNDEFINED> instruction: 0xf7f87252
    8c24:			; <UNDEFINED> instruction: 0xf105ef30
    8c28:	movwls	r0, #33552	; 0x8310
    8c2c:			; <UNDEFINED> instruction: 0xf0044618
    8c30:			; <UNDEFINED> instruction: 0xf8b5fbb1
    8c34:			; <UNDEFINED> instruction: 0xf8b52052
    8c38:			; <UNDEFINED> instruction: 0xf8d84050
    8c3c:	ldrmi	r3, [r4], #-0
    8c40:	strhcs	pc, [lr], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    8c44:			; <UNDEFINED> instruction: 0xf8b52b01
    8c48:	ldrmi	fp, [r7], -sl, asr #32
    8c4c:	vmax.u8	d4, d17, d1
    8c50:			; <UNDEFINED> instruction: 0xf1bb812a
    8c54:			; <UNDEFINED> instruction: 0xf0000f00
    8c58:			; <UNDEFINED> instruction: 0xf8df87d3
    8c5c:	bl	2d6e44 <blocksz@@Base+0x2af51c>
    8c60:			; <UNDEFINED> instruction: 0xf85a0204
    8c64:	ldmdavs	r9, {r0, r1, ip, sp}
    8c68:	addmi	r4, fp, fp, lsr r6
    8c6c:	addmi	r4, sl, #26214400	; 0x1900000
    8c70:	ldrhi	pc, [r7, r0, lsl #4]
    8c74:	ldrtmi	r9, [r4], #-2824	; 0xfffff4f8
    8c78:	ldrmi	r4, [r9], #1626	; 0x65a
    8c7c:	strbmi	r4, [r9], -r0, lsr #12
    8c80:	mrc	7, 1, APSR_nzcv, cr4, cr8, {7}
    8c84:			; <UNDEFINED> instruction: 0xf0412800
    8c88:			; <UNDEFINED> instruction: 0xf8d886f0
    8c8c:	blcs	54c94 <blocksz@@Base+0x2d36c>
    8c90:			; <UNDEFINED> instruction: 0xf8dfdd0e
    8c94:	andcs	r2, r1, r4, asr #16
    8c98:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8c9c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8ca0:	mrc	7, 7, APSR_nzcv, cr0, cr8, {7}
    8ca4:	strcs	lr, [r0], -r4
    8ca8:	blcs	2f8d4 <blocksz@@Base+0x7fac>
    8cac:	ldrhi	pc, [lr, -r0]
    8cb0:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8cb4:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    8cb8:	movwcc	r6, #6163	; 0x1813
    8cbc:	mcrcs	0, 0, r6, cr0, cr3, {0}
    8cc0:	mcrge	4, 3, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    8cc4:	strcs	lr, [r0], -r3, lsl #12
    8cc8:	blcs	2f8f4 <blocksz@@Base+0x7fcc>
    8ccc:			; <UNDEFINED> instruction: 0xf8d8d1f0
    8cd0:	blcs	54cd8 <blocksz@@Base+0x2d3b0>
    8cd4:			; <UNDEFINED> instruction: 0xf8dfdd0a
    8cd8:	andcs	r2, r1, r8, lsl #16
    8cdc:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8ce0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8ce4:	subsvc	pc, sp, #8388608	; 0x800000
    8ce8:	mcr	7, 6, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    8cec:	ubfxcc	pc, pc, #17, #5
    8cf0:	stclvs	0, cr2, [pc, #4]!	; 8cfc <ntfs_mst_pre_write_fixup@plt+0x71ac>
    8cf4:	ldrhne	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    8cf8:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    8cfc:	ubfxcc	pc, pc, #17, #9
    8d00:	b	13e43b8 <blocksz@@Base+0x13bca90>
    8d04:	ldmdavs	r2, {r0, r6, sl, fp, sp}
    8d08:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    8d0c:			; <UNDEFINED> instruction: 0x97154097
    8d10:			; <UNDEFINED> instruction: 0xf1a29915
    8d14:	blx	10a99c <blocksz@@Base+0xe3074>
    8d18:	ldmdavs	fp, {r0, r1, r2, r8, r9, sl, ip, sp, lr, pc}
    8d1c:			; <UNDEFINED> instruction: 0xf1c24339
    8d20:	blx	90a9a8 <blocksz@@Base+0x8e3080>
    8d24:	blx	146948 <blocksz@@Base+0x11f020>
    8d28:	teqmi	r9, #536870912	; 0x20000000	; <UNPREDICTABLE>
    8d2c:	tstls	r5, r4, lsl r2
    8d30:	strteq	pc, [r0], #-451	; 0xfffffe3d
    8d34:	ldmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    8d38:	eoreq	pc, r0, #-1073741784	; 0xc0000028
    8d3c:	stmdaeq	ip, {r3, r4, r8, r9, fp, sp, lr, pc}
    8d40:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
    8d44:			; <UNDEFINED> instruction: 0xf103fa28
    8d48:	vst1.8	{d15-d16}, [r4], r9
    8d4c:	vpmax.s8	d15, d2, d25
    8d50:	blx	a599dc <blocksz@@Base+0xa320b4>
    8d54:	movwmi	pc, #41731	; 0xa303	; <UNPREDICTABLE>
    8d58:			; <UNDEFINED> instruction: 0x1790f8df
    8d5c:			; <UNDEFINED> instruction: 0xf7f84479
    8d60:			; <UNDEFINED> instruction: 0xe7a5ee92
    8d64:	strtmi	r2, [r0], -r0, lsl #12
    8d68:	bleq	84eac <blocksz@@Base+0x5d584>
    8d6c:			; <UNDEFINED> instruction: 0xf926f004
    8d70:			; <UNDEFINED> instruction: 0x177cf8df
    8d74:			; <UNDEFINED> instruction: 0x46024479
    8d78:			; <UNDEFINED> instruction: 0xf7f84658
    8d7c:	strtmi	lr, [r0], -r4, lsl #29
    8d80:			; <UNDEFINED> instruction: 0xf00468ac
    8d84:	pkhbtmi	pc, r0, fp, lsl #18	; <UNPREDICTABLE>
    8d88:			; <UNDEFINED> instruction: 0xf0049809
    8d8c:			; <UNDEFINED> instruction: 0x4643f917
    8d90:	ldmdbls	r1, {r1, r5, r9, sl, lr}
    8d94:	andcs	r9, r1, r0
    8d98:	mrc	7, 3, APSR_nzcv, cr4, cr8, {7}
    8d9c:			; <UNDEFINED> instruction: 0x3714f8df
    8da0:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    8da4:	movwcc	r6, #6163	; 0x1813
    8da8:	mcrcs	0, 0, r6, cr0, cr3, {0}
    8dac:	cfldrdge	mvd15, [fp, #-252]!	; 0xffffff04
    8db0:			; <UNDEFINED> instruction: 0xf8dfe6e6
    8db4:	ldmvs	r2!, {r6, r8, r9, sl, lr, pc}
    8db8:			; <UNDEFINED> instruction: 0xf8df44fc
    8dbc:	ldmib	r5, {r2, r3, r4, r5, r8, r9, sl, ip}^
    8dc0:	ldrbtmi	r0, [r9], #-1796	; 0xfffff8fc
    8dc4:	andcs	r9, r1, r2
    8dc8:	stmiavs	pc!, {r0, r1, r8, r9, sl, ip, pc}	; <UNPREDICTABLE>
    8dcc:	strgt	lr, [r0, -sp, asr #19]
    8dd0:	mrc	7, 2, APSR_nzcv, cr8, cr8, {7}
    8dd4:			; <UNDEFINED> instruction: 0xf8dfe5df
    8dd8:	ldmvs	r2!, {r2, r5, r8, r9, sl, lr, pc}
    8ddc:			; <UNDEFINED> instruction: 0xf8df44fc
    8de0:	ldmib	r5, {r5, r8, r9, sl, ip}^
    8de4:	ldrbtmi	r0, [r9], #-1796	; 0xfffff8fc
    8de8:	blcs	82da0 <blocksz@@Base+0x5b478>
    8dec:	mcrge	7, 0, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    8df0:			; <UNDEFINED> instruction: 0xc710f8df
    8df4:	ldmvs	r2!, {r2, r9, sl, lr}
    8df8:	ldrbtmi	r6, [ip], #2291	; 0x8f3
    8dfc:	blcs	82dc0 <blocksz@@Base+0x5b498>
    8e00:	stclge	7, cr15, [r6, #508]	; 0x1fc
    8e04:			; <UNDEFINED> instruction: 0xc700f8df
    8e08:	ldmvs	r2!, {r2, r9, sl, lr}
    8e0c:	ldrbtmi	r6, [ip], #2291	; 0x8f3
    8e10:	blls	282d64 <blocksz@@Base+0x25b43c>
    8e14:			; <UNDEFINED> instruction: 0xf0002b11
    8e18:			; <UNDEFINED> instruction: 0xf8df84ed
    8e1c:			; <UNDEFINED> instruction: 0xf85a3698
    8e20:	ldmdavs	r3, {r0, r1, sp}
    8e24:	andsvs	r3, r3, r1, lsl #6
    8e28:	blls	282510 <blocksz@@Base+0x25abe8>
    8e2c:	mvnsle	r2, r7, lsl #22
    8e30:	ldrdcc	pc, [r0], -r8
    8e34:	vstrle	d2, [sl, #-4]
    8e38:			; <UNDEFINED> instruction: 0x26d0f8df
    8e3c:			; <UNDEFINED> instruction: 0xf8df2001
    8e40:	ldrbtmi	r1, [sl], #-1744	; 0xfffff930
    8e44:			; <UNDEFINED> instruction: 0xf5024479
    8e48:			; <UNDEFINED> instruction: 0xf7f87257
    8e4c:	svcls	0x0008ee1c
    8e50:			; <UNDEFINED> instruction: 0xf8b56aab
    8e54:	ldrtmi	fp, [r8], -sl, asr #32
    8e58:	ldrteq	pc, [r0], #-259	; 0xfffffefd	; <UNPREDICTABLE>
    8e5c:	blx	fe6c4e74 <blocksz@@Base+0xfe69d54c>
    8e60:	ldrhcs	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    8e64:	movweq	lr, #2827	; 0xb0b
    8e68:			; <UNDEFINED> instruction: 0xf8b5429c
    8e6c:	svclt	0x002a4052
    8e70:	movwcs	r4, #1595	; 0x63b
    8e74:	tstls	r6, #1769472	; 0x1b0000
    8e78:	strhcc	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    8e7c:	eorls	r4, r8, #570425344	; 0x22000000
    8e80:			; <UNDEFINED> instruction: 0xf001459b
    8e84:	stmdbls	r8!, {r0, r2, r3, r4, r5, r7, sl, pc}
    8e88:	movwls	r4, #9778	; 0x2632
    8e8c:	streq	pc, [r7], #-79	; 0xffffffb1
    8e90:	tstls	r0, r6, lsl fp
    8e94:			; <UNDEFINED> instruction: 0xf8cd4629
    8e98:	stmdals	r7, {r2, ip, sp, pc}
    8e9c:	strthi	pc, [r7], #577	; 0x241
    8ea0:	blx	ec6e9a <blocksz@@Base+0xe9f572>
    8ea4:			; <UNDEFINED> instruction: 0xf1bb4683
    8ea8:			; <UNDEFINED> instruction: 0xf43f0f00
    8eac:	strb	sl, [r6, -r1, lsl #30]!
    8eb0:	blcs	32fadc <blocksz@@Base+0x3081b4>
    8eb4:			; <UNDEFINED> instruction: 0xf8d8d1b1
    8eb8:	blcs	54ec0 <blocksz@@Base+0x2d598>
    8ebc:			; <UNDEFINED> instruction: 0xf8dfdd0a
    8ec0:	andcs	r2, r1, r4, asr r6
    8ec4:			; <UNDEFINED> instruction: 0x1650f8df
    8ec8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8ecc:	andsvc	pc, sp, #8388608	; 0x800000
    8ed0:	ldcl	7, cr15, [r8, #992]	; 0x3e0
    8ed4:			; <UNDEFINED> instruction: 0xf0049808
    8ed8:			; <UNDEFINED> instruction: 0xf8d8fa5d
    8edc:			; <UNDEFINED> instruction: 0xf8b52000
    8ee0:			; <UNDEFINED> instruction: 0xf8b53050
    8ee4:	bcs	4d034 <blocksz@@Base+0x2570c>
    8ee8:			; <UNDEFINED> instruction: 0x91284419
    8eec:			; <UNDEFINED> instruction: 0xf8b5902a
    8ef0:	andsls	r0, r6, sl, asr #32
    8ef4:	sbcshi	pc, r6, r1, lsl #6
    8ef8:	stmdavs	r2!, {r2, r4, r5, r6, r7, fp, ip}
    8efc:	bcs	fe42b990 <blocksz@@Base+0xfe404068>
    8f00:			; <UNDEFINED> instruction: 0xf0409332
    8f04:	bls	5aa858 <blocksz@@Base+0x582f30>
    8f08:			; <UNDEFINED> instruction: 0xf0400750
    8f0c:			; <UNDEFINED> instruction: 0xf8df8674
    8f10:	stmdals	r8!, {r2, r3, r4, r7, r8, sl, ip, sp}
    8f14:	teqls	r4, r1, lsl r8
    8f18:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    8f1c:	ldrdcc	pc, [r0], -r9
    8f20:	teqls	r5, #-1879048183	; 0x90000009
    8f24:	strbthi	pc, [r7], -r0, lsl #4	; <UNPREDICTABLE>
    8f28:	blls	22f3d8 <blocksz@@Base+0x207ab0>
    8f2c:	ldmdane	r3!, {r0, r3, r4, sl, lr}
    8f30:			; <UNDEFINED> instruction: 0x46189133
    8f34:			; <UNDEFINED> instruction: 0xf7f8932a
    8f38:	blls	d842a8 <blocksz@@Base+0xd5c980>
    8f3c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    8f40:	ldrhi	pc, [fp, -r1, asr #32]
    8f44:	ldrdcc	pc, [r0], -r8
    8f48:			; <UNDEFINED> instruction: 0xf77f2b01
    8f4c:			; <UNDEFINED> instruction: 0xf8dfaeb1
    8f50:	ldrbtmi	r2, [sl], #-1484	; 0xfffffa34
    8f54:	strbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    8f58:	strcs	r2, [sp], #-1
    8f5c:			; <UNDEFINED> instruction: 0xf7f84479
    8f60:			; <UNDEFINED> instruction: 0xf1bbed92
    8f64:			; <UNDEFINED> instruction: 0xf43f0f00
    8f68:	str	sl, [r8, -r3, lsr #29]
    8f6c:	blcs	5afb98 <blocksz@@Base+0x588270>
    8f70:	svcge	0x0053f47f
    8f74:			; <UNDEFINED> instruction: 0x46294632
    8f78:	ldrcs	r9, [r5], #-2055	; 0xfffff7f9
    8f7c:			; <UNDEFINED> instruction: 0xf868f7fd
    8f80:			; <UNDEFINED> instruction: 0xf1bb4683
    8f84:			; <UNDEFINED> instruction: 0xf43f0f00
    8f88:	usat	sl, #24, r3, lsl #29
    8f8c:	blcs	52fbb8 <blocksz@@Base+0x508290>
    8f90:	svcge	0x0043f47f
    8f94:	ldrdcc	pc, [r0], -r8
    8f98:	vstrle	d2, [sl, #-4]
    8f9c:	strcs	pc, [r4, #2271]	; 0x8df
    8fa0:			; <UNDEFINED> instruction: 0xf8df2001
    8fa4:	ldrbtmi	r1, [sl], #-1412	; 0xfffffa7c
    8fa8:			; <UNDEFINED> instruction: 0xf5024479
    8fac:			; <UNDEFINED> instruction: 0xf7f8723c
    8fb0:	svcls	0x0008ed6a
    8fb4:			; <UNDEFINED> instruction: 0x46382414
    8fb8:			; <UNDEFINED> instruction: 0xf9ecf004
    8fbc:	strhcc	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    8fc0:			; <UNDEFINED> instruction: 0x46294632
    8fc4:			; <UNDEFINED> instruction: 0xf8b59301
    8fc8:			; <UNDEFINED> instruction: 0xf8b53050
    8fcc:	strbtmi	ip, [r3], #-82	; 0xffffffae
    8fd0:	movwls	r3, #792	; 0x318
    8fd4:	strmi	r4, [r3], #-1595	; 0xfffff9c5
    8fd8:			; <UNDEFINED> instruction: 0xf7fc9807
    8fdc:	strmi	pc, [r3], pc, lsl #18
    8fe0:	svceq	0x0000f1bb
    8fe4:	mcrge	4, 3, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    8fe8:	blls	282b14 <blocksz@@Base+0x25b1ec>
    8fec:			; <UNDEFINED> instruction: 0xf47f2b02
    8ff0:			; <UNDEFINED> instruction: 0xf8d8af14
    8ff4:	blcs	54ffc <blocksz@@Base+0x2d6d4>
    8ff8:			; <UNDEFINED> instruction: 0xf8dfdd0a
    8ffc:	andcs	r2, r1, r0, lsr r5
    9000:	strne	pc, [ip, #-2271]!	; 0xfffff721
    9004:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    9008:	andvc	pc, sp, #8388608	; 0x800000
    900c:	ldc	7, cr15, [sl, #-992]!	; 0xfffffc20
    9010:			; <UNDEFINED> instruction: 0xf0049808
    9014:			; <UNDEFINED> instruction: 0xf8d8f9bf
    9018:			; <UNDEFINED> instruction: 0xf8b53000
    901c:			; <UNDEFINED> instruction: 0xf8b52050
    9020:	blcs	59170 <blocksz@@Base+0x31848>
    9024:	strhlt	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9028:	eorls	r4, r8, #570425344	; 0x22000000
    902c:	vhadd.u8	d9, d1, d26
    9030:			; <UNDEFINED> instruction: 0xf8df80b3
    9034:			; <UNDEFINED> instruction: 0xf85a3478
    9038:	stmdals	r8!, {r0, r1, ip, pc}
    903c:	ldrdcc	pc, [r0], -r9
    9040:	andeq	lr, r0, #11264	; 0x2c00
    9044:	vqsub.s8	d4, d16, d10
    9048:	stmdbls	sl!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, pc}
    904c:	blls	21a114 <blocksz@@Base+0x1f27ec>
    9050:			; <UNDEFINED> instruction: 0x4604465a
    9054:			; <UNDEFINED> instruction: 0x460f4419
    9058:	mcrr	7, 15, pc, r8, cr8	; <UNPREDICTABLE>
    905c:			; <UNDEFINED> instruction: 0xf0412800
    9060:	bhi	ffce9e88 <blocksz@@Base+0xffcc2560>
    9064:			; <UNDEFINED> instruction: 0xf14107db
    9068:			; <UNDEFINED> instruction: 0xf8d88384
    906c:	blcs	55074 <blocksz@@Base+0x2d74c>
    9070:			; <UNDEFINED> instruction: 0xf8dfdd08
    9074:	andcs	r2, r1, r0, asr #9
    9078:	ldrtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    907c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    9080:	stc	7, cr15, [r0, #-992]	; 0xfffffc20
    9084:	strtcc	pc, [ip], #-2271	; 0xfffff721
    9088:			; <UNDEFINED> instruction: 0xf85a4630
    908c:	ldmdavs	r3, {r0, r1, sp}
    9090:	andsvs	r3, r3, r1, lsl #6
    9094:	ldc	7, cr15, [r2], {248}	; 0xf8
    9098:	blls	282104 <blocksz@@Base+0x25a7dc>
    909c:			; <UNDEFINED> instruction: 0xf47f2b00
    90a0:			; <UNDEFINED> instruction: 0xf8d8aebc
    90a4:	blcs	550ac <blocksz@@Base+0x2d784>
    90a8:			; <UNDEFINED> instruction: 0xf8dfdd0a
    90ac:	mulcs	r1, r0, r4
    90b0:	strne	pc, [ip], #2271	; 0x8df
    90b4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    90b8:	eorvc	pc, r3, #8388608	; 0x800000
    90bc:	stcl	7, cr15, [r2], #992	; 0x3e0
    90c0:			; <UNDEFINED> instruction: 0xf0049808
    90c4:			; <UNDEFINED> instruction: 0xf8d8f96f
    90c8:			; <UNDEFINED> instruction: 0xf8b53000
    90cc:			; <UNDEFINED> instruction: 0xf8b52050
    90d0:	blcs	59220 <blocksz@@Base+0x318f8>
    90d4:	strhlt	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    90d8:	streq	lr, [r2, -r4, lsl #22]
    90dc:	vhadd.u8	d9, d0, d24
    90e0:	blmi	ffcaa760 <blocksz@@Base+0xffc82e38>
    90e4:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    90e8:	ldrdcc	pc, [r0], -r9
    90ec:	andeq	lr, r7, #11264	; 0x2c00
    90f0:	vqsub.s8	d4, d16, d10
    90f4:	blls	22a738 <blocksz@@Base+0x202e10>
    90f8:	stmdbls	r8!, {r2, r3, r4, r5, r7, r8, fp, ip}
    90fc:			; <UNDEFINED> instruction: 0x4620465a
    9100:	tstls	r6, r9, lsl r4
    9104:	bl	ffcc70ec <blocksz@@Base+0xffc9f7c4>
    9108:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    910c:	strhi	pc, [r1, -r0, asr #32]!
    9110:			; <UNDEFINED> instruction: 0x07d98af3
    9114:	ldrhi	pc, [sp, -r0, lsl #2]
    9118:	ldrdcc	pc, [r0], -r8
    911c:			; <UNDEFINED> instruction: 0xddb12b01
    9120:	strtcs	pc, [r0], #-2271	; 0xfffff721
    9124:			; <UNDEFINED> instruction: 0xf8df2001
    9128:	ldrbtmi	r1, [sl], #-1056	; 0xfffffbe0
    912c:			; <UNDEFINED> instruction: 0xf7f84479
    9130:	str	lr, [r7, sl, lsr #25]!
    9134:	blcs	3afd60 <blocksz@@Base+0x388438>
    9138:	mcrge	4, 3, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    913c:	ldrdcc	pc, [r0], -r8
    9140:	vstrle	d2, [sl, #-4]
    9144:	strcs	pc, [r4], #-2271	; 0xfffff721
    9148:			; <UNDEFINED> instruction: 0xf8df2001
    914c:	ldrbtmi	r1, [sl], #-1028	; 0xfffffbfc
    9150:			; <UNDEFINED> instruction: 0xf5024479
    9154:			; <UNDEFINED> instruction: 0xf7f87218
    9158:	stmdals	r8, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    915c:			; <UNDEFINED> instruction: 0xf91af004
    9160:	ldrdcc	pc, [r0], -r8
    9164:	strhcs	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9168:	ldrhmi	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    916c:			; <UNDEFINED> instruction: 0xf8b52b01
    9170:	eorls	r9, r8, #80	; 0x50
    9174:	streq	lr, [r9, -r4, lsl #22]
    9178:	pkhbtmi	r4, r3, r4, lsl #12
    917c:	strbhi	pc, [lr, r0, lsl #6]!	; <UNPREDICTABLE>
    9180:	ldrtmi	r9, [r1], #2823	; 0xb07
    9184:	tstls	r6, #110592	; 0x1b000
    9188:	ldrdcc	pc, [r0], -r9
    918c:	addsmi	r9, r3, #40960	; 0xa000
    9190:	eorshi	pc, r6, #1
    9194:			; <UNDEFINED> instruction: 0xf04f240f
    9198:	ldrb	r0, [r0, #2817]!	; 0xb01
    919c:	blcs	3efdc8 <blocksz@@Base+0x3c84a0>
    91a0:	mrcge	4, 1, APSR_nzcv, cr11, cr15, {3}
    91a4:	ldrdcc	pc, [r0], -r8
    91a8:	vstrle	d2, [r8, #-4]
    91ac:	andcs	r4, r1, r9, ror #21
    91b0:	ldrbtmi	r4, [sl], #-2537	; 0xfffff617
    91b4:			; <UNDEFINED> instruction: 0xf5024479
    91b8:			; <UNDEFINED> instruction: 0xf7f872fc
    91bc:	stmdals	r8, {r2, r5, r6, sl, fp, sp, lr, pc}
    91c0:			; <UNDEFINED> instruction: 0xf8f0f004
    91c4:	ldrdcs	pc, [r0], -r8
    91c8:	ldrhcc	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    91cc:	ldrhls	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    91d0:			; <UNDEFINED> instruction: 0xf8b52a01
    91d4:	ldrmi	r4, [r9], #70	; 0x46
    91d8:	vqadd.u8	d9, d1, d6
    91dc:	ldmne	r3!, {r2, r3, r4, r5, pc}^
    91e0:	blls	1daa64 <blocksz@@Base+0x1b313c>
    91e4:	ldrdlt	pc, [r0], -r3	; <UNPREDICTABLE>
    91e8:	bls	2a32dc <blocksz@@Base+0x27b9b4>
    91ec:			; <UNDEFINED> instruction: 0xf0014293
    91f0:	strcs	r8, [lr], #-354	; 0xfffffe9e
    91f4:	bleq	85338 <blocksz@@Base+0x5da10>
    91f8:	blls	282904 <blocksz@@Base+0x25afdc>
    91fc:			; <UNDEFINED> instruction: 0xf47f2b06
    9200:			; <UNDEFINED> instruction: 0xf8d8ae0c
    9204:	blcs	5520c <blocksz@@Base+0x2d8e4>
    9208:	bmi	ff540630 <blocksz@@Base+0xff518d08>
    920c:	ldmibmi	r4, {r0, sp}^
    9210:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    9214:	andvc	pc, r7, #8388608	; 0x800000
    9218:	ldc	7, cr15, [r4], #-992	; 0xfffffc20
    921c:	strcs	r9, [r5], #-2056	; 0xfffff7f8
    9220:			; <UNDEFINED> instruction: 0xf8c0f004
    9224:	strhcc	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9228:	bleq	8536c <blocksz@@Base+0x5da44>
    922c:			; <UNDEFINED> instruction: 0xf47f2b00
    9230:			; <UNDEFINED> instruction: 0xf8b5ada6
    9234:	ldrtmi	r4, [r2], -r6, asr #32
    9238:	strtmi	r9, [r9], -r8, lsl #22
    923c:	strmi	r9, [r3], #-1025	; 0xfffffbff
    9240:	ldrhmi	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9244:	ldrhgt	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9248:	strbtmi	r9, [r4], #-2055	; 0xfffff7f9
    924c:			; <UNDEFINED> instruction: 0xf7fb9400
    9250:	strcs	pc, [r5], #-3733	; 0xfffff16b
    9254:			; <UNDEFINED> instruction: 0xf1bb4683
    9258:			; <UNDEFINED> instruction: 0xf43f0f00
    925c:	str	sl, [lr, #3369]	; 0xd29
    9260:	blcs	12fe8c <blocksz@@Base+0x108564>
    9264:	cfldrdge	mvd15, [r9, #508]	; 0x1fc
    9268:	ldrdcc	pc, [r0], -r8
    926c:	vstrle	d2, [r8, #-4]
    9270:			; <UNDEFINED> instruction: 0x20014abc
    9274:	ldrbtmi	r4, [sl], #-2492	; 0xfffff644
    9278:			; <UNDEFINED> instruction: 0xf5024479
    927c:			; <UNDEFINED> instruction: 0xf7f87261
    9280:	svcls	0x0008ec02
    9284:			; <UNDEFINED> instruction: 0xf8b56aab
    9288:	ldrtmi	fp, [r8], -sl, asr #32
    928c:	ldrteq	pc, [r0], #-259	; 0xfffffefd	; <UNPREDICTABLE>
    9290:			; <UNDEFINED> instruction: 0xf880f004
    9294:	ldrhcs	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9298:	movweq	lr, #2827	; 0xb0b
    929c:			; <UNDEFINED> instruction: 0xf8b5429c
    92a0:	svclt	0x002a4052
    92a4:	movwcs	r4, #1595	; 0x63b
    92a8:	tstls	r6, #1769472	; 0x1b0000
    92ac:	strhcc	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    92b0:	eorls	r4, r8, #570425344	; 0x22000000
    92b4:			; <UNDEFINED> instruction: 0xf001459b
    92b8:	stmdbls	r8!, {r0, r1, r2, r5, r9, pc}
    92bc:	movwls	r4, #9778	; 0x2632
    92c0:	streq	pc, [r4], #-79	; 0xffffffb1
    92c4:	tstls	r0, r6, lsl fp
    92c8:			; <UNDEFINED> instruction: 0xf8cd4629
    92cc:	stmdals	r7, {r2, ip, sp, pc}
    92d0:	andshi	pc, r1, #268435460	; 0x10000004
    92d4:	blx	fe4472ce <blocksz@@Base+0xfe41f9a6>
    92d8:			; <UNDEFINED> instruction: 0xf1bb4683
    92dc:			; <UNDEFINED> instruction: 0xf43f0f00
    92e0:	strb	sl, [ip, #-3303]	; 0xfffff319
    92e4:	blcs	2eff10 <blocksz@@Base+0x2c85e8>
    92e8:	cfldrsge	mvf15, [r7, #508]	; 0x1fc
    92ec:	ldrdcc	pc, [r0], -r8
    92f0:	vstrle	d2, [r8, #-4]
    92f4:	mulcs	r1, sp, sl
    92f8:	ldrbtmi	r4, [sl], #-2461	; 0xfffff663
    92fc:			; <UNDEFINED> instruction: 0xf5024479
    9300:			; <UNDEFINED> instruction: 0xf7f87237
    9304:			; <UNDEFINED> instruction: 0x9c08ebc0
    9308:			; <UNDEFINED> instruction: 0xf0044620
    930c:			; <UNDEFINED> instruction: 0xf8b5f843
    9310:			; <UNDEFINED> instruction: 0x46193050
    9314:			; <UNDEFINED> instruction: 0xf8b59308
    9318:	bhi	ffc95468 <blocksz@@Base+0xffc6db40>
    931c:			; <UNDEFINED> instruction: 0xf8b5440b
    9320:	ldreq	r1, [r2, sl, asr #32]
    9324:	msreq	CPSR_f, #-1073741824	; 0xc0000000
    9328:	strtmi	r9, [r3], -sl, lsr #6
    932c:	strmi	r9, [r3], #-296	; 0xfffffed8
    9330:	svclt	0x00589316
    9334:			; <UNDEFINED> instruction: 0xf140460b
    9338:	blls	22a9d4 <blocksz@@Base+0x2030ac>
    933c:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip}
    9340:			; <UNDEFINED> instruction: 0xf0002ba0
    9344:	blmi	fe2ea9c4 <blocksz@@Base+0xfe2c309c>
    9348:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    934c:	blcs	233c0 <_IO_stdin_used@@Base+0x11f08>
    9350:	tsthi	ip, #65	; 0x41	; <UNPREDICTABLE>
    9354:			; <UNDEFINED> instruction: 0x8014f8b6
    9358:			; <UNDEFINED> instruction: 0xb018f8d6
    935c:	movweq	lr, #35590	; 0x8b06
    9360:	ldmdavs	sl, {r3, r4, r6, r7, r8, sl, lr}
    9364:	bcs	fe3fdba0 <blocksz@@Base+0xfe3d6278>
    9368:	svcls	0x0009d80b
    936c:	bcs	fe401378 <blocksz@@Base+0xfe3d9a50>
    9370:	ldmdavs	fp, {r1, r2, fp, ip, lr, pc}^
    9374:	bl	19a5dc <blocksz@@Base+0x172cb4>
    9378:	strbmi	r0, [r3, #776]	; 0x308
    937c:	ldmle	r6!, {r1, r3, r4, fp, sp, lr}^
    9380:	bcs	fe42efac <blocksz@@Base+0xfe407684>
    9384:	ldmdavs	fp, {r1, r2, r8, ip, lr, pc}^
    9388:	bl	ef7b0 <blocksz@@Base+0xc7e88>
    938c:	addsmi	r0, r1, #8, 4	; 0x80000000
    9390:	strthi	pc, [r4], #0
    9394:			; <UNDEFINED> instruction: 0xf04f4878
    9398:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    939c:	b	ffac7384 <blocksz@@Base+0xffa9fa5c>
    93a0:	stmiavs	ip!, {r0, r1, r3, sp}
    93a4:	cdp2	0, 0, cr15, cr10, cr3, {0}
    93a8:	stmdals	r9, {r7, r9, sl, lr}
    93ac:	cdp2	0, 0, cr15, cr6, cr3, {0}
    93b0:	strtmi	r4, [r2], -r3, asr #12
    93b4:	andls	r9, r0, r2, lsl r9
    93b8:			; <UNDEFINED> instruction: 0xf7f82001
    93bc:	blmi	f84154 <blocksz@@Base+0xf5c82c>
    93c0:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    93c4:	movwcc	r6, #6163	; 0x1813
    93c8:			; <UNDEFINED> instruction: 0xf7ff6013
    93cc:	blls	278338 <blocksz@@Base+0x250a10>
    93d0:			; <UNDEFINED> instruction: 0xf47f2b10
    93d4:			; <UNDEFINED> instruction: 0xf8d8ad22
    93d8:	blcs	553e0 <blocksz@@Base+0x2dab8>
    93dc:	stmdbmi	r7!, {r0, r2, r8, sl, fp, ip, lr, pc}^
    93e0:	bls	4d13ec <blocksz@@Base+0x4a9ac4>
    93e4:			; <UNDEFINED> instruction: 0xf7f84479
    93e8:	svcls	0x0008eb4e
    93ec:	strhcs	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    93f0:	ldrtmi	r6, [r8], -fp, lsr #21
    93f4:	ldrteq	pc, [r0], #-259	; 0xfffffefd	; <UNPREDICTABLE>
    93f8:			; <UNDEFINED> instruction: 0xf0039216
    93fc:	bls	5c9330 <blocksz@@Base+0x5a1a08>
    9400:	bls	58f454 <blocksz@@Base+0x567b2c>
    9404:	svclt	0x0026429c
    9408:	ldmdane	fp, {r0, r1, r3, r4, r5, r9, sl, lr}
    940c:	ldrmi	r2, [pc], -r0, lsl #6
    9410:	strhcc	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9414:			; <UNDEFINED> instruction: 0xf001429a
    9418:	vqsub.s8	d24, d1, d14
    941c:	ldmdami	r8, {r5, r7, r8, pc}^
    9420:			; <UNDEFINED> instruction: 0xf7f84478
    9424:	strb	lr, [r3], #-2728	; 0xfffff558
    9428:	blcs	170054 <blocksz@@Base+0x14872c>
    942c:	cfldrdge	mvd15, [r5], #508	; 0x1fc
    9430:	ldrdcc	pc, [r0], -r8
    9434:	vstrle	d2, [r8, #-4]
    9438:	andcs	r4, r1, r2, asr sl
    943c:	ldrbtmi	r4, [sl], #-2386	; 0xfffff6ae
    9440:			; <UNDEFINED> instruction: 0xf5024479
    9444:			; <UNDEFINED> instruction: 0xf7f87212
    9448:	stmdals	r8, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    944c:			; <UNDEFINED> instruction: 0xf0032406
    9450:			; <UNDEFINED> instruction: 0xf8b5ffa1
    9454:			; <UNDEFINED> instruction: 0xf04f3046
    9458:	blcs	c064 <ntfs_mst_pre_write_fixup@plt+0xa514>
    945c:	cfstrsge	mvf15, [pc], {127}	; 0x7f
    9460:	strhmi	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9464:	blls	21ad34 <blocksz@@Base+0x1f340c>
    9468:	strls	r4, [r1], #-1577	; 0xfffff9d7
    946c:			; <UNDEFINED> instruction: 0xf8b54403
    9470:			; <UNDEFINED> instruction: 0xf8b54050
    9474:	stmdals	r7, {r1, r4, r6, lr, pc}
    9478:	strls	r4, [r0], #-1124	; 0xfffffb9c
    947c:	stc2l	7, cr15, [lr], #-1004	; 0xfffffc14
    9480:	strmi	r2, [r3], r6, lsl #8
    9484:	svceq	0x0000f1bb
    9488:	cfldrsge	mvf15, [r2], {63}	; 0x3f
    948c:	svclt	0x0000e477
    9490:	andeq	lr, r1, r4, ror r5
    9494:	andeq	r0, r0, r0, asr r1
    9498:	andeq	r8, r0, r4, asr #24
    949c:	strdeq	r9, [r0], -r0
    94a0:	andeq	r9, r0, r4, ror #27
    94a4:	strdeq	r0, [r0], -r4
    94a8:	andeq	r0, r0, ip, asr r1
    94ac:	andeq	r0, r0, r0, lsl #4
    94b0:	andeq	r9, r0, r8, ror #15
    94b4:	andeq	r0, r0, r0, asr #3
    94b8:	andeq	r9, r0, r4, ror #18
    94bc:	andeq	r9, r0, sl, lsr r6
    94c0:	andeq	r9, r0, r0, asr #12
    94c4:	andeq	r9, r0, ip, lsr r8
    94c8:	andeq	r9, r0, ip, lsl r8
    94cc:	muleq	r0, lr, r8
    94d0:	andeq	r9, r0, r4, lsr #8
    94d4:	andeq	r0, r0, r0, lsr #3
    94d8:	andeq	r9, r0, r8, lsr #2
    94dc:	andeq	r9, r0, sl, asr r6
    94e0:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    94e4:	andeq	r9, r0, lr, asr r3
    94e8:	ldrdeq	r0, [r0], -ip
    94ec:	muleq	r0, r0, r8
    94f0:	strdeq	r9, [r0], -r8
    94f4:	andeq	r9, r0, r4, asr r6
    94f8:	andeq	r9, r0, sl, ror r6
    94fc:	andeq	r9, r0, r0, lsr r6
    9500:	andeq	r9, r0, sl, lsl #13
    9504:	andeq	r9, r0, r6, lsl r6
    9508:	andeq	r9, r0, r2, lsl #12
    950c:	andeq	r8, r0, r6, ror r6
    9510:	strdeq	r9, [r0], -ip
    9514:	strdeq	r8, [r0], -r0
    9518:	andeq	r9, r0, r6, ror r1
    951c:	andeq	r8, r0, r2, ror lr
    9520:	andeq	r8, r0, ip, lsl #30
    9524:	andeq	r8, r0, r2, lsl r5
    9528:	muleq	r0, r8, r0
    952c:			; <UNDEFINED> instruction: 0x000084b4
    9530:	andeq	r9, r0, sl, lsr r0
    9534:	andeq	r8, r0, r8, asr #26
    9538:	andeq	r8, r0, sl, ror #27
    953c:	andeq	r8, r0, r4, lsl #8
    9540:	andeq	r8, r0, sl, lsl #31
    9544:	muleq	r0, sl, ip
    9548:	andeq	r8, r0, ip, lsr sp
    954c:	andeq	r8, r0, sl, ror #6
    9550:	strdeq	r8, [r0], -r0
    9554:	andeq	r8, r0, r6, lsl #6
    9558:	andeq	r8, r0, ip, lsl #29
    955c:	andeq	r8, r0, r8, lsr #5
    9560:	andeq	r8, r0, lr, lsr #28
    9564:	andeq	r8, r0, r2, asr #4
    9568:	andeq	r8, r0, r8, asr #27
    956c:			; <UNDEFINED> instruction: 0x000081be
    9570:	andeq	r8, r0, r4, asr #26
    9574:	andeq	r0, r0, r0, ror #3
    9578:	andeq	r9, r0, lr, asr #3
    957c:	andeq	r8, r0, ip, asr ip
    9580:	strdeq	r9, [r0], -r8
    9584:	andeq	r8, r0, sl, ror r0
    9588:	andeq	r8, r0, r0, lsl #24
    958c:	blcs	4f01b8 <blocksz@@Base+0x4c8890>
    9590:	cfstrdge	mvd15, [r3], {127}	; 0x7f
    9594:	ldrdcc	pc, [r0], -r8
    9598:	vstrle	d2, [sl, #-4]
    959c:	stclcs	8, cr15, [r0, #892]!	; 0x37c
    95a0:			; <UNDEFINED> instruction: 0xf8df2001
    95a4:	ldrbtmi	r1, [sl], #-3552	; 0xfffff220
    95a8:			; <UNDEFINED> instruction: 0xf5024479
    95ac:			; <UNDEFINED> instruction: 0xf7f87241
    95b0:	svcls	0x0008ea6a
    95b4:			; <UNDEFINED> instruction: 0x46382413
    95b8:	cdp2	0, 14, cr15, cr12, cr3, {0}
    95bc:	stmdaeq	r0, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    95c0:			; <UNDEFINED> instruction: 0xf0034638
    95c4:			; <UNDEFINED> instruction: 0xf8b5feef
    95c8:	strbmi	r2, [r3], -sl, asr #32
    95cc:	logeqdm	f7, f2
    95d0:	ldrtmi	r9, [r2], -r2, lsl #4
    95d4:	ldrhne	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    95d8:	ldrhgt	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    95dc:	ldrbtmi	r4, [r1], #-1121	; 0xfffffb9f
    95e0:	strtmi	r9, [r9], -r1, lsl #2
    95e4:	andls	r4, r0, r8, lsr r4
    95e8:			; <UNDEFINED> instruction: 0xf7fc9807
    95ec:	pkhtbmi	pc, r3, sp, asr #23	; <UNPREDICTABLE>
    95f0:	svceq	0x0000f1bb
    95f4:	blge	17466f8 <blocksz@@Base+0x171edd0>
    95f8:	bllt	ff0875fc <blocksz@@Base+0xff05fcd4>
    95fc:	blcs	4b0228 <blocksz@@Base+0x488900>
    9600:	cfstrsge	mvf15, [fp], {127}	; 0x7f
    9604:	ldrdcc	pc, [r0], -r8
    9608:	vstrle	d2, [sl, #-4]
    960c:	ldclcs	8, cr15, [r8, #-892]!	; 0xfffffc84
    9610:			; <UNDEFINED> instruction: 0xf8df2001
    9614:	ldrbtmi	r1, [sl], #-3448	; 0xfffff288
    9618:			; <UNDEFINED> instruction: 0xf5024479
    961c:			; <UNDEFINED> instruction: 0xf7f8722d
    9620:	stmdals	r8, {r1, r4, r5, r9, fp, sp, lr, pc}
    9624:	cdp2	0, 11, cr15, cr6, cr3, {0}
    9628:	strhgt	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    962c:	svceq	0x0008f1bc
    9630:	ldrcs	fp, [r2], #-3868	; 0xfffff0e4
    9634:	bleq	85778 <blocksz@@Base+0x5de50>
    9638:	blge	fe88683c <blocksz@@Base+0xfe85ef14>
    963c:	ldrtmi	r9, [r2], -r8, lsl #22
    9640:	ldrhne	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9644:			; <UNDEFINED> instruction: 0xf8b54403
    9648:	strmi	r0, [r1], #-82	; 0xffffffae
    964c:			; <UNDEFINED> instruction: 0xf1a11874
    9650:	strtmi	r0, [r9], -r8
    9654:			; <UNDEFINED> instruction: 0xf8cd8924
    9658:	strtmi	ip, [r0], #-4
    965c:	stmdals	r7, {ip, pc}
    9660:			; <UNDEFINED> instruction: 0xf7fb2412
    9664:	strmi	pc, [r3], fp, asr #27
    9668:	svceq	0x0000f1bb
    966c:	blge	846770 <blocksz@@Base+0x81ee48>
    9670:	bllt	fe187674 <blocksz@@Base+0xfe15fd4c>
    9674:	blcs	2702a0 <blocksz@@Base+0x248978>
    9678:	blge	ff40687c <blocksz@@Base+0xff3def54>
    967c:	ldrdcc	pc, [r0], -r8
    9680:	vstrle	d2, [sl, #-4]
    9684:	stccs	8, cr15, [r8, #-892]	; 0xfffffc84
    9688:			; <UNDEFINED> instruction: 0xf8df2001
    968c:	ldrbtmi	r1, [sl], #-3336	; 0xfffff2f8
    9690:			; <UNDEFINED> instruction: 0xf5024479
    9694:			; <UNDEFINED> instruction: 0xf7f87247
    9698:	stmdals	r8, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    969c:	cdp2	0, 7, cr15, cr10, cr3, {0}
    96a0:	strhcc	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    96a4:	strhmi	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    96a8:	ldrhcs	pc, [r2], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    96ac:	bne	185af18 <blocksz@@Base+0x18335f0>
    96b0:			; <UNDEFINED> instruction: 0xf8d89116
    96b4:	teqls	r4, #0
    96b8:			; <UNDEFINED> instruction: 0xf8b52901
    96bc:	eorsls	r3, r2, r0, asr r0
    96c0:	andeq	lr, r3, r2, lsl #22
    96c4:	vhadd.u8	d9, d0, d24
    96c8:	ldmne	r3!, {r1, r2, r5, r6, r7, r8, sl, pc}^
    96cc:	bvc	6ee37c <blocksz@@Base+0x6c6a54>
    96d0:			; <UNDEFINED> instruction: 0xf0002b00
    96d4:	blls	aab38c <blocksz@@Base+0xa83a64>
    96d8:			; <UNDEFINED> instruction: 0xf7fa6818
    96dc:	stmdacs	r0, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    96e0:	ldrhi	pc, [r5, -r0, asr #32]!
    96e4:			; <UNDEFINED> instruction: 0xf04f2409
    96e8:			; <UNDEFINED> instruction: 0xf7ff0b01
    96ec:	blls	278414 <blocksz@@Base+0x250aec>
    96f0:			; <UNDEFINED> instruction: 0xf47f2b0d
    96f4:			; <UNDEFINED> instruction: 0xf8d8ab92
    96f8:	blcs	55700 <blocksz@@Base+0x2ddd8>
    96fc:			; <UNDEFINED> instruction: 0xf8dfdd0a
    9700:	mulcs	r1, r8, ip
    9704:	ldcne	8, cr15, [r4], {223}	; 0xdf
    9708:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    970c:	andvc	pc, r2, #8388608	; 0x800000
    9710:	ldmib	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9714:			; <UNDEFINED> instruction: 0xf0039808
    9718:			; <UNDEFINED> instruction: 0xf8d8fe45
    971c:			; <UNDEFINED> instruction: 0xf8b51000
    9720:			; <UNDEFINED> instruction: 0xf8b53050
    9724:	stmdbcs	r1, {r1, r4, r6, sp}
    9728:	strhmi	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    972c:	andsls	r4, r6, #436207616	; 0x1a000000
    9730:	vhadd.u8	d9, d0, d26
    9734:	ldmne	r3!, {r3, r4, r6, sl, pc}^
    9738:			; <UNDEFINED> instruction: 0xf8b39328
    973c:	ldrmi	fp, [fp], #20
    9740:	ldmdavs	fp, {r3, r5, r8, r9, fp, ip, pc}
    9744:			; <UNDEFINED> instruction: 0xf0002b90
    9748:	strcs	r8, [ip], #-1937	; 0xfffff86f
    974c:	bleq	85890 <blocksz@@Base+0x5df68>
    9750:	bllt	587754 <blocksz@@Base+0x55fe2c>
    9754:	blcs	570380 <blocksz@@Base+0x548a58>
    9758:	blge	180695c <blocksz@@Base+0x17df034>
    975c:			; <UNDEFINED> instruction: 0x46294632
    9760:	ldrcs	r9, [r6], #-2055	; 0xfffff7f9
    9764:	ldc2l	7, cr15, [r4], #-1008	; 0xfffffc10
    9768:			; <UNDEFINED> instruction: 0xf1bb4683
    976c:			; <UNDEFINED> instruction: 0xf43f0f00
    9770:			; <UNDEFINED> instruction: 0xf7ffaa9f
    9774:			; <UNDEFINED> instruction: 0xf8dfbb04
    9778:	strcs	r0, [r8], #-3112	; 0xfffff3d8
    977c:	bleq	858c0 <blocksz@@Base+0x5df98>
    9780:			; <UNDEFINED> instruction: 0xf7f84478
    9784:			; <UNDEFINED> instruction: 0xf7ffe8f8
    9788:	blls	278378 <blocksz@@Base+0x250a50>
    978c:			; <UNDEFINED> instruction: 0xf47f2b05
    9790:			; <UNDEFINED> instruction: 0xf105a979
    9794:			; <UNDEFINED> instruction: 0x26000310
    9798:	strb	r9, [r9], -r8, lsl #6
    979c:	blcs	1b03c8 <blocksz@@Base+0x188aa0>
    97a0:	ldmdbge	r0!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    97a4:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    97a8:	movwls	r2, #34304	; 0x8600
    97ac:	blls	282c58 <blocksz@@Base+0x25b330>
    97b0:			; <UNDEFINED> instruction: 0xf47f2b04
    97b4:			; <UNDEFINED> instruction: 0xf105a967
    97b8:			; <UNDEFINED> instruction: 0x26000310
    97bc:	ldrb	r9, [r3, #-776]	; 0xfffffcf8
    97c0:	blcs	b03ec <blocksz@@Base+0x88ac4>
    97c4:	ldmdbge	lr, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    97c8:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    97cc:	movwls	r2, #34304	; 0x8600
    97d0:	blls	282814 <blocksz@@Base+0x25aeec>
    97d4:			; <UNDEFINED> instruction: 0xf47f2b00
    97d8:			; <UNDEFINED> instruction: 0xf105a955
    97dc:	mcrls	3, 0, r0, cr9, cr0, {0}
    97e0:	ldrb	r9, [lr], #-776	; 0xfffffcf8
    97e4:	blcs	470410 <blocksz@@Base+0x448ae8>
    97e8:	stmdbge	ip, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    97ec:			; <UNDEFINED> instruction: 0xf1052600
    97f0:	movwls	r0, #33552	; 0x8310
    97f4:	ldrdcc	pc, [r0], -r8
    97f8:	vstrle	d2, [sl, #-4]
    97fc:	blcs	fe947b80 <blocksz@@Base+0xfe920258>
    9800:			; <UNDEFINED> instruction: 0xf8df2001
    9804:	ldrbtmi	r1, [sl], #-2980	; 0xfffff45c
    9808:			; <UNDEFINED> instruction: 0xf5024479
    980c:			; <UNDEFINED> instruction: 0xf7f87231
    9810:	svcls	0x0008e93a
    9814:			; <UNDEFINED> instruction: 0xf0034638
    9818:			; <UNDEFINED> instruction: 0x4604fdbd
    981c:			; <UNDEFINED> instruction: 0xf0034638
    9820:			; <UNDEFINED> instruction: 0xf8b5fdc1
    9824:			; <UNDEFINED> instruction: 0xf1bee04a
    9828:	svclt	0x001c0f08
    982c:			; <UNDEFINED> instruction: 0xf04f2411
    9830:			; <UNDEFINED> instruction: 0xf47f0b01
    9834:	blls	2342cc <blocksz@@Base+0x20c9a4>
    9838:			; <UNDEFINED> instruction: 0xf8b54632
    983c:	bl	cd984 <blocksz@@Base+0xa605c>
    9840:			; <UNDEFINED> instruction: 0xf8b50c00
    9844:	strtmi	r0, [r3], #-82	; 0xffffffae
    9848:	ldmdane	r4!, {r0, sl, lr}^
    984c:	andeq	pc, r8, r1, lsr #3
    9850:	stmdbhi	r4!, {r0, r3, r5, r9, sl, lr}
    9854:	andgt	pc, r0, sp, asr #17
    9858:	stmib	sp, {r5, sl, lr}^
    985c:	stmdals	r7, {r0, r9, sl, fp}
    9860:			; <UNDEFINED> instruction: 0xf7fc2411
    9864:	strmi	pc, [r3], r1, lsr #21
    9868:	svceq	0x0000f1bb
    986c:	bge	846970 <blocksz@@Base+0x81f048>
    9870:	blt	fe187874 <blocksz@@Base+0xfe15ff4c>
    9874:	blcs	4304a0 <blocksz@@Base+0x408b78>
    9878:	stmdbge	r4, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    987c:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    9880:	movwls	r2, #34304	; 0x8600
    9884:	blls	282f28 <blocksz@@Base+0x25b600>
    9888:			; <UNDEFINED> instruction: 0xf47f2b0e
    988c:			; <UNDEFINED> instruction: 0xf105a8fb
    9890:			; <UNDEFINED> instruction: 0x26000310
    9894:	ldrb	r9, [r1], #-776	; 0xfffffcf8
    9898:	blcs	3f04c4 <blocksz@@Base+0x3c8b9c>
    989c:	ldmge	r2!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    98a0:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    98a4:	movwls	r2, #34304	; 0x8600
    98a8:	blls	282aa0 <blocksz@@Base+0x25b178>
    98ac:			; <UNDEFINED> instruction: 0xf47f2b0c
    98b0:			; <UNDEFINED> instruction: 0xf105a8e9
    98b4:			; <UNDEFINED> instruction: 0x26000310
    98b8:			; <UNDEFINED> instruction: 0xf7ff9308
    98bc:	blls	2784b4 <blocksz@@Base+0x250b8c>
    98c0:			; <UNDEFINED> instruction: 0xf47f2b0d
    98c4:			; <UNDEFINED> instruction: 0xf105a8df
    98c8:			; <UNDEFINED> instruction: 0x26000310
    98cc:	ldr	r9, [r2, -r8, lsl #6]
    98d0:	blcs	2f04fc <blocksz@@Base+0x2c8bd4>
    98d4:	ldmge	r6, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    98d8:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    98dc:	movwls	r2, #34304	; 0x8600
    98e0:	blls	282cf8 <blocksz@@Base+0x25b3d0>
    98e4:			; <UNDEFINED> instruction: 0xf47f2b09
    98e8:			; <UNDEFINED> instruction: 0xf105a8cd
    98ec:			; <UNDEFINED> instruction: 0x26000310
    98f0:	strb	r9, [r3], r8, lsl #6
    98f4:	blcs	530520 <blocksz@@Base+0x508bf8>
    98f8:	stmiage	r4, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    98fc:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    9900:	movwls	r2, #34304	; 0x8600
    9904:	bllt	11c7908 <blocksz@@Base+0x119ffe0>
    9908:	blcs	4f0534 <blocksz@@Base+0x4c8c0c>
    990c:	ldmge	sl!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    9910:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    9914:	movwls	r2, #34304	; 0x8600
    9918:	blls	283210 <blocksz@@Base+0x25b8e8>
    991c:			; <UNDEFINED> instruction: 0xf47f2b12
    9920:			; <UNDEFINED> instruction: 0xf105a8b1
    9924:			; <UNDEFINED> instruction: 0x26000310
    9928:	strbt	r9, [fp], -r8, lsl #6
    992c:	blcs	570558 <blocksz@@Base+0x548c30>
    9930:	stmiage	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    9934:	ldr	r2, [r1, -r0, lsl #12]
    9938:	blcs	1f0564 <blocksz@@Base+0x1c8c3c>
    993c:	stmiage	r2!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    9940:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    9944:	movwls	r2, #34304	; 0x8600
    9948:	blt	1cc794c <blocksz@@Base+0x1ca0024>
    994c:	blcs	5b0578 <blocksz@@Base+0x588c50>
    9950:	ldmge	r8, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    9954:			; <UNDEFINED> instruction: 0xf7ff2600
    9958:	ldrbmi	fp, [r9], -sp, lsl #22
    995c:			; <UNDEFINED> instruction: 0xf7f72001
    9960:			; <UNDEFINED> instruction: 0x4606ef76
    9964:			; <UNDEFINED> instruction: 0xf43f2800
    9968:			; <UNDEFINED> instruction: 0xf8dfa8c1
    996c:			; <UNDEFINED> instruction: 0xf85a3a40
    9970:	ldmdavs	sl, {r0, r1, ip, sp}
    9974:			; <UNDEFINED> instruction: 0xf0402a00
    9978:	blls	2ab7f4 <blocksz@@Base+0x283ecc>
    997c:			; <UNDEFINED> instruction: 0x21282410
    9980:	ldceq	0, cr15, [r8], #-316	; 0xfffffec4
    9984:			; <UNDEFINED> instruction: 0x23286003
    9988:	movweq	pc, #37568	; 0x92c0	; <UNPREDICTABLE>
    998c:	stmdbvs	fp!, {r0, r1, r6, sp, lr}
    9990:	stmib	r6, {r3, r5, r6, r8, fp, sp, lr}^
    9994:	ldmib	r5, {r1, ip, sp}^
    9998:	ldrtvs	r0, [r4], #790	; 0x316
    999c:	strhmi	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    99a0:	blls	1e1f74 <blocksz@@Base+0x1ba64c>
    99a4:			; <UNDEFINED> instruction: 0xf8b56130
    99a8:	bvs	6c9ab8 <blocksz@@Base+0x6a2190>
    99ac:	eorcs	pc, r4, r6, lsl #17
    99b0:	blcc	6121c0 <blocksz@@Base+0x5ea898>
    99b4:			; <UNDEFINED> instruction: 0x61b19009
    99b8:	mrscs	r2, (UNDEF: 0)
    99bc:			; <UNDEFINED> instruction: 0x86336233
    99c0:	andsgt	pc, ip, r6, asr #17
    99c4:	tsteq	r0, r6, asr #19
    99c8:	subcs	pc, ip, r6, lsr #17
    99cc:			; <UNDEFINED> instruction: 0xf63f2c25
    99d0:	movwge	sl, #10698	; 0x29ca
    99d4:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    99d8:			; <UNDEFINED> instruction: 0x47184413
    99dc:			; <UNDEFINED> instruction: 0xfffff6a9
    99e0:			; <UNDEFINED> instruction: 0xfffff6a9
    99e4:			; <UNDEFINED> instruction: 0xfffff6bf
    99e8:			; <UNDEFINED> instruction: 0xfffff60f
    99ec:			; <UNDEFINED> instruction: 0xfffff885
    99f0:			; <UNDEFINED> instruction: 0xfffff81f
    99f4:			; <UNDEFINED> instruction: 0xfffffa4d
    99f8:			; <UNDEFINED> instruction: 0xfffff44f
    99fc:			; <UNDEFINED> instruction: 0xfffff21b
    9a00:			; <UNDEFINED> instruction: 0xfffffc99
    9a04:			; <UNDEFINED> instruction: 0xfffff38b
    9a08:			; <UNDEFINED> instruction: 0xfffff909
    9a0c:			; <UNDEFINED> instruction: 0xfffffd13
    9a10:			; <UNDEFINED> instruction: 0xfffff4d5
    9a14:			; <UNDEFINED> instruction: 0xfffff7c1
    9a18:			; <UNDEFINED> instruction: 0xfffff759
    9a1c:			; <UNDEFINED> instruction: 0xfffff9f3
    9a20:			; <UNDEFINED> instruction: 0xfffff437
    9a24:			; <UNDEFINED> instruction: 0xfffffc21
    9a28:			; <UNDEFINED> instruction: 0xfffffbb1
    9a2c:			; <UNDEFINED> instruction: 0xfffff5b1
    9a30:			; <UNDEFINED> instruction: 0xfffff591
    9a34:			; <UNDEFINED> instruction: 0xfffffd79
    9a38:			; <UNDEFINED> instruction: 0xfffff38b
    9a3c:			; <UNDEFINED> instruction: 0xfffff38b
    9a40:			; <UNDEFINED> instruction: 0xfffff38b
    9a44:			; <UNDEFINED> instruction: 0xfffff38b
    9a48:			; <UNDEFINED> instruction: 0xfffff6a9
    9a4c:			; <UNDEFINED> instruction: 0xfffff2cd
    9a50:			; <UNDEFINED> instruction: 0xfffff6a9
    9a54:			; <UNDEFINED> instruction: 0xfffff6a9
    9a58:			; <UNDEFINED> instruction: 0xfffff6a9
    9a5c:			; <UNDEFINED> instruction: 0xfffff38b
    9a60:			; <UNDEFINED> instruction: 0xfffff38b
    9a64:			; <UNDEFINED> instruction: 0xfffff38b
    9a68:			; <UNDEFINED> instruction: 0xfffff38b
    9a6c:			; <UNDEFINED> instruction: 0xfffff38b
    9a70:			; <UNDEFINED> instruction: 0xfffff2ed
    9a74:	ldrdcc	pc, [r0], -r8
    9a78:	vstrle	d2, [sl, #-4]
    9a7c:	ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9a80:			; <UNDEFINED> instruction: 0xf8df2001
    9a84:	ldrbtmi	r1, [sl], #-2352	; 0xfffff6d0
    9a88:			; <UNDEFINED> instruction: 0xf5024479
    9a8c:			; <UNDEFINED> instruction: 0xf7f7724c
    9a90:			; <UNDEFINED> instruction: 0xf105effa
    9a94:	movwls	r0, #33552	; 0x8310
    9a98:			; <UNDEFINED> instruction: 0xf0034618
    9a9c:			; <UNDEFINED> instruction: 0xf8d8fc7b
    9aa0:			; <UNDEFINED> instruction: 0xf8b53000
    9aa4:			; <UNDEFINED> instruction: 0xf8b54050
    9aa8:	blcs	51bf8 <blocksz@@Base+0x2a2d0>
    9aac:	strhlt	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9ab0:	pkhbtmi	r4, r1, r4, lsl #8
    9ab4:	andshi	pc, r5, #0, 6
    9ab8:	bl	2f06dc <blocksz@@Base+0x2c8db4>
    9abc:	bvs	6ca2d4 <blocksz@@Base+0x6a29ac>
    9ac0:	stmdale	lr!, {r1, r3, r4, r7, r9, lr}^
    9ac4:	svceq	0x0000f1bb
    9ac8:	strbhi	pc, [r0], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    9acc:	ldrdcc	pc, [r0], -r8
    9ad0:			; <UNDEFINED> instruction: 0xf77f2b01
    9ad4:			; <UNDEFINED> instruction: 0xf8dfa8ed
    9ad8:	andcs	r2, r1, r0, ror #17
    9adc:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9ae0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    9ae4:	svc	0x00cef7f7
    9ae8:	stmialt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9aec:	ldrdcc	pc, [r0], -r8
    9af0:	vstrle	d2, [sl, #-4]
    9af4:	stmiacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9af8:			; <UNDEFINED> instruction: 0xf8df2001
    9afc:	ldrbtmi	r1, [sl], #-2248	; 0xfffff738
    9b00:			; <UNDEFINED> instruction: 0xf5024479
    9b04:			; <UNDEFINED> instruction: 0xf7f77228
    9b08:			; <UNDEFINED> instruction: 0xf105efbe
    9b0c:			; <UNDEFINED> instruction: 0x46200410
    9b10:	mcrr2	0, 0, pc, r8, cr3	; <UNPREDICTABLE>
    9b14:	strhls	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9b18:	strtmi	r4, [r0], -r7, lsl #12
    9b1c:	mcrr2	0, 0, pc, sl, cr3	; <UNPREDICTABLE>
    9b20:	strhcc	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9b24:	blcs	1b330 <_IO_stdin_used@@Base+0x9e78>
    9b28:	mvnshi	pc, r0, asr #32
    9b2c:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9b30:	ldrbtmi	r4, [sl], #-1691	; 0xfffff965
    9b34:	tstcs	r0, r8, lsl #4
    9b38:	strheq	pc, [ip], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9b3c:	ldc2	0, cr15, [sl, #-8]
    9b40:	stmdacs	r0, {r2, r7, r9, sl, lr}
    9b44:	subhi	pc, r3, #0
    9b48:	svceq	0x0028f1b9
    9b4c:			; <UNDEFINED> instruction: 0xf8d8443c
    9b50:			; <UNDEFINED> instruction: 0xf0007000
    9b54:			; <UNDEFINED> instruction: 0xf1b98483
    9b58:	tstle	r4, ip, lsr #30
    9b5c:			; <UNDEFINED> instruction: 0xf10d4621
    9b60:			; <UNDEFINED> instruction: 0xf8510ed8
    9b64:	ldmib	ip, {r4, r8, r9, sl, fp}^
    9b68:	stmdavs	r9, {r8, r9, sp}^
    9b6c:	stmia	lr!, {r1, r2, r3, r5, ip, pc}
    9b70:			; <UNDEFINED> instruction: 0xf8bd0003
    9b74:	ldrdls	r1, [pc, -ip]!
    9b78:	ldrdeq	lr, [lr, -sp]!
    9b7c:	svclt	0x00084299
    9b80:			; <UNDEFINED> instruction: 0xf0014290
    9b84:	svccs	0x00018033
    9b88:	ldmge	r2, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}
    9b8c:	ldmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9b90:			; <UNDEFINED> instruction: 0xf8df447a
    9b94:	andcs	r1, r1, ip, lsr r8
    9b98:			; <UNDEFINED> instruction: 0xf7f74479
    9b9c:			; <UNDEFINED> instruction: 0xf7ffef74
    9ba0:	strcs	fp, [r8], #-2183	; 0xfffff779
    9ba4:	bleq	85ce8 <blocksz@@Base+0x5e3c0>
    9ba8:	stmialt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9bac:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9bb0:	blls	a11bbc <blocksz@@Base+0x9ea294>
    9bb4:	bl	19ada0 <blocksz@@Base+0x173478>
    9bb8:			; <UNDEFINED> instruction: 0xf7f70903
    9bbc:			; <UNDEFINED> instruction: 0xf8dfef64
    9bc0:	ldrbtmi	r0, [r8], #-2072	; 0xfffff7e8
    9bc4:	mrc	7, 6, APSR_nzcv, cr6, cr7, {7}
    9bc8:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    9bcc:			; <UNDEFINED> instruction: 0xf0024630
    9bd0:			; <UNDEFINED> instruction: 0xf8dffd99
    9bd4:	ldrbtmi	r0, [r8], #-2056	; 0xfffff7f8
    9bd8:	mcr	7, 6, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    9bdc:	ldmdbls	r6, {r3, r6, r9, sl, lr}
    9be0:	ldc2	0, cr15, [r0, #8]
    9be4:	ldrdcc	pc, [r0], -r8
    9be8:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    9bec:	stmdavs	r3!, {r1, r2, r3, r5, r7, r9, pc}
    9bf0:			; <UNDEFINED> instruction: 0xf43f2b90
    9bf4:	strcs	sl, [sp], #-2440	; 0xfffff678
    9bf8:	bleq	85d3c <blocksz@@Base+0x5e414>
    9bfc:	ldmlt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    9c00:			; <UNDEFINED> instruction: 0xf43f2b00
    9c04:			; <UNDEFINED> instruction: 0xf8dfa855
    9c08:	ldrbtmi	r0, [r8], #-2008	; 0xfffff828
    9c0c:	mrc	7, 5, APSR_nzcv, cr2, cr7, {7}
    9c10:	stmdalt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c14:			; <UNDEFINED> instruction: 0xf04f2402
    9c18:			; <UNDEFINED> instruction: 0xf7ff0b01
    9c1c:			; <UNDEFINED> instruction: 0xf8dfb8b0
    9c20:	andcs	r3, r1, r4, asr #15
    9c24:			; <UNDEFINED> instruction: 0xc7c0f8df
    9c28:			; <UNDEFINED> instruction: 0xf85a6da9
    9c2c:			; <UNDEFINED> instruction: 0xf8b53003
    9c30:			; <UNDEFINED> instruction: 0xf8d5e054
    9c34:	ldmdavs	sl, {r2, r3, r4, r6, ip, pc}
    9c38:	andcc	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    9c3c:	mcrrcs	10, 4, lr, lr, cr15
    9c40:	vst1.8	{d15-d16}, [r2], r9
    9c44:	abseqdm	f7, f2
    9c48:	vseleq.f32	s30, s28, s3
    9c4c:			; <UNDEFINED> instruction: 0xf1a29316
    9c50:	blx	4a8d8 <blocksz@@Base+0x22fb0>
    9c54:	blx	86868 <blocksz@@Base+0x5ef40>
    9c58:	tstmi	ip, #536870912	; 0x20000000	; <UNPREDICTABLE>
    9c5c:	b	112e4dc <blocksz@@Base+0x1106bb4>
    9c60:	ldrls	r0, [pc], #-1038	; 9c68 <ntfs_mst_pre_write_fixup@plt+0x8118>
    9c64:	andsne	lr, lr, #3620864	; 0x374000
    9c68:	bl	4708c8 <blocksz@@Base+0x448fa0>
    9c6c:			; <UNDEFINED> instruction: 0xf142010c
    9c70:	stmib	sp, {r9}^
    9c74:	ldmdavs	fp, {r1, r2, r4, r9, ip}
    9c78:	ldmdbls	r6, {r0, r1, r2, r4, sl, fp, ip, pc}
    9c7c:	eoreq	pc, r0, #-1073741776	; 0xc0000030
    9c80:	andlt	pc, ip, sp, asr #17
    9c84:	vpmax.s8	d15, d2, d4
    9c88:	sbcsmi	r9, r9, r2, lsl #14
    9c8c:	ldrdgt	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    9c90:			; <UNDEFINED> instruction: 0xf1a34311
    9c94:	blx	90a51c <blocksz@@Base+0x8e2bf4>
    9c98:	blx	9464a8 <blocksz@@Base+0x91eb80>
    9c9c:	movwmi	pc, #41731	; 0xa303	; <UNPREDICTABLE>
    9ca0:			; <UNDEFINED> instruction: 0xf8cd6e29
    9ca4:	tstls	r0, r4
    9ca8:			; <UNDEFINED> instruction: 0x1740f8df
    9cac:			; <UNDEFINED> instruction: 0xf7f74479
    9cb0:			; <UNDEFINED> instruction: 0xf8d8eeea
    9cb4:	blcs	55cbc <blocksz@@Base+0x2e394>
    9cb8:	bge	507abc <blocksz@@Base+0x4e0194>
    9cbc:			; <UNDEFINED> instruction: 0x0730f8df
    9cc0:			; <UNDEFINED> instruction: 0xf7f74478
    9cc4:			; <UNDEFINED> instruction: 0xf8dfee58
    9cc8:	ldrtmi	r3, [r0], -ip, lsr #14
    9ccc:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    9cd0:	ldrdne	pc, [r0], -r9
    9cd4:	ldc2	0, cr15, [r6, #-8]
    9cd8:	blt	1c7cdc <blocksz@@Base+0x1a03b4>
    9cdc:			; <UNDEFINED> instruction: 0x1714f8df
    9ce0:	andeq	pc, r8, #-1073741784	; 0xc0000028
    9ce4:	ldmne	sl, {r0, r1, r4, r5, r9, ip, pc}
    9ce8:			; <UNDEFINED> instruction: 0xf85a3a30
    9cec:	ldrmi	r9, [r3], #1
    9cf0:	ldrdne	pc, [r0], -r9
    9cf4:			; <UNDEFINED> instruction: 0xf4bf458b
    9cf8:	teqls	r4, #78848	; 0x13400
    9cfc:	streq	pc, [r9, -r8, lsl #2]
    9d00:			; <UNDEFINED> instruction: 0xf04f9b08
    9d04:	ldrls	r0, [r2, -r0, lsl #18]!
    9d08:	ldmne	r8, {r0, r3, r6, r7, r9, fp, ip}
    9d0c:	bne	fe29add4 <blocksz@@Base+0xfe2734ac>
    9d10:			; <UNDEFINED> instruction: 0xf7f74621
    9d14:	ldmdals	r3!, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
    9d18:	andslt	pc, r8, r6, asr #17
    9d1c:	eorvc	r2, r2, #268435456	; 0x10000000
    9d20:	cmpeq	pc, pc, rrx	; <UNPREDICTABLE>
    9d24:	rsbvs	r9, r0, r2, lsr sl
    9d28:	andseq	pc, r8, r8, lsl #2
    9d2c:	ldmdane	r0!, {r0, r5, ip, sp, lr}
    9d30:	andls	pc, r1, r4, lsl #17
    9d34:	andls	pc, r2, r4, lsl #17
    9d38:			; <UNDEFINED> instruction: 0xf8844607
    9d3c:	ldrtmi	r9, [r9], -r3
    9d40:	andhi	pc, r2, r6, lsl r8	; <UNPREDICTABLE>
    9d44:	blls	21264c <blocksz@@Base+0x1ead24>
    9d48:			; <UNDEFINED> instruction: 0xf10372a2
    9d4c:			; <UNDEFINED> instruction: 0xf8840040
    9d50:	b	13e9d7c <blocksz@@Base+0x13c2454>
    9d54:			; <UNDEFINED> instruction: 0xf8840248
    9d58:	ldrtmi	r9, [r0], #-11
    9d5c:	ldc	7, cr15, [sl, #988]!	; 0x3dc
    9d60:			; <UNDEFINED> instruction: 0xf8849b08
    9d64:			; <UNDEFINED> instruction: 0xf108900c
    9d68:			; <UNDEFINED> instruction: 0xf8840220
    9d6c:			; <UNDEFINED> instruction: 0xf06f900d
    9d70:	ldchi	14, cr0, [r1, #-316]!	; 0xfffffec4
    9d74:	blls	d1b5dc <blocksz@@Base+0xcf3cb4>
    9d78:	bl	9ec8 <ntfs_mst_pre_write_fixup@plt+0x8378>
    9d7c:	mvnhi	r0, r3, lsl #16
    9d80:			; <UNDEFINED> instruction: 0xf1a31c48
    9d84:	blls	1ca24c <blocksz@@Base+0x1a2924>
    9d88:	stfeqd	f7, [r8], {168}	; 0xa8
    9d8c:	bl	1ab254 <blocksz@@Base+0x18392c>
    9d90:	strthi	r0, [r2], #-2828	; 0xfffff4f4
    9d94:	ldmdaeq	r0, {r3, r8, ip, sp, lr, pc}
    9d98:	andsls	pc, r0, r4, lsl #17
    9d9c:	andeq	lr, r8, r6, lsl #22
    9da0:	andsls	pc, r1, r4, lsl #17
    9da4:			; <UNDEFINED> instruction: 0xf8842218
    9da8:			; <UNDEFINED> instruction: 0xf8849012
    9dac:			; <UNDEFINED> instruction: 0xf8849013
    9db0:			; <UNDEFINED> instruction: 0xf8849014
    9db4:			; <UNDEFINED> instruction: 0xf8849015
    9db8:			; <UNDEFINED> instruction: 0xf8849016
    9dbc:			; <UNDEFINED> instruction: 0xf8849017
    9dc0:			; <UNDEFINED> instruction: 0xf8849018
    9dc4:			; <UNDEFINED> instruction: 0xf8849019
    9dc8:			; <UNDEFINED> instruction: 0xf884901a
    9dcc:			; <UNDEFINED> instruction: 0xf884901b
    9dd0:			; <UNDEFINED> instruction: 0xf884901c
    9dd4:			; <UNDEFINED> instruction: 0xf884901d
    9dd8:			; <UNDEFINED> instruction: 0xf884901e
    9ddc:			; <UNDEFINED> instruction: 0xf884901f
    9de0:	bvs	6ede70 <blocksz@@Base+0x6c6548>
    9de4:	ldrtmi	r9, [r9], -r8, lsl #2
    9de8:	eorls	pc, ip, r4, asr #17
    9dec:			; <UNDEFINED> instruction: 0x632362a3
    9df0:	eorsls	pc, r4, r4, asr #17
    9df4:			; <UNDEFINED> instruction: 0xf8c463a3
    9df8:	blls	cadef0 <blocksz@@Base+0xc865c8>
    9dfc:			; <UNDEFINED> instruction: 0xf8069c08
    9e00:			; <UNDEFINED> instruction: 0xf88be00c
    9e04:			; <UNDEFINED> instruction: 0xf88b9001
    9e08:			; <UNDEFINED> instruction: 0xf8cb9002
    9e0c:			; <UNDEFINED> instruction: 0xf88b4004
    9e10:			; <UNDEFINED> instruction: 0xf88b9003
    9e14:	ldclpl	0, cr9, [r4], #32
    9e18:	andcs	pc, sl, fp, lsl #17
    9e1c:	andls	pc, fp, fp, lsl #17
    9e20:	stmdaeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    9e24:	andmi	pc, r9, fp, lsl #17
    9e28:	strbmi	r3, [r2], -ip, lsl #8
    9e2c:			; <UNDEFINED> instruction: 0xf7f744d8
    9e30:			; <UNDEFINED> instruction: 0xf8dfed52
    9e34:			; <UNDEFINED> instruction: 0xf88b35c4
    9e38:	rsbeq	r9, r4, ip
    9e3c:			; <UNDEFINED> instruction: 0xf88b447b
    9e40:			; <UNDEFINED> instruction: 0xf503900d
    9e44:			; <UNDEFINED> instruction: 0xf8ab733a
    9e48:			; <UNDEFINED> instruction: 0xf88b4014
    9e4c:	blgt	ede98 <blocksz@@Base+0xc6570>
    9e50:			; <UNDEFINED> instruction: 0xf88b2308
    9e54:			; <UNDEFINED> instruction: 0xf88b9012
    9e58:			; <UNDEFINED> instruction: 0xf88b9013
    9e5c:			; <UNDEFINED> instruction: 0xf88b9016
    9e60:			; <UNDEFINED> instruction: 0xf8c83010
    9e64:			; <UNDEFINED> instruction: 0x46300018
    9e68:	andsne	pc, ip, r8, asr #17
    9e6c:	mrrcne	13, 3, r8, sl, cr3
    9e70:	andcc	pc, lr, fp, lsr #17
    9e74:			; <UNDEFINED> instruction: 0xf7fa8532
    9e78:	strmi	pc, [r3], sp, lsl #17
    9e7c:			; <UNDEFINED> instruction: 0xf47f2800
    9e80:	blls	a348c4 <blocksz@@Base+0xa0cf9c>
    9e84:	strtmi	r9, [r9], -sl, lsr #20
    9e88:	strcs	r9, [fp], #-769	; 0xfffffcff
    9e8c:	andls	r9, r0, #22528	; 0x5800
    9e90:	stmdals	r7, {r1, r4, r5, r9, sl, lr}
    9e94:	blx	1147e88 <blocksz@@Base+0x1120560>
    9e98:			; <UNDEFINED> instruction: 0xf1bb4683
    9e9c:			; <UNDEFINED> instruction: 0xf43e0f00
    9ea0:			; <UNDEFINED> instruction: 0xf7feafbc
    9ea4:			; <UNDEFINED> instruction: 0xf8dfbf6c
    9ea8:	andcs	r1, r1, r4, asr r5
    9eac:	cdpvs	14, 2, cr6, cr10, cr11, {3}
    9eb0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    9eb4:			; <UNDEFINED> instruction: 0xf7f74b00
    9eb8:			; <UNDEFINED> instruction: 0xf8d8ede6
    9ebc:			; <UNDEFINED> instruction: 0xf1bb3000
    9ec0:			; <UNDEFINED> instruction: 0xf43f0f00
    9ec4:	blcs	75940 <blocksz@@Base+0x4e018>
    9ec8:	mcrge	7, 6, pc, cr7, cr14, {3}	; <UNPREDICTABLE>
    9ecc:	ldreq	pc, [r0, #-2271]!	; 0xfffff721
    9ed0:			; <UNDEFINED> instruction: 0xf7f74478
    9ed4:			; <UNDEFINED> instruction: 0x4659ed50
    9ed8:			; <UNDEFINED> instruction: 0xf0021930
    9edc:			; <UNDEFINED> instruction: 0xf7fefc13
    9ee0:			; <UNDEFINED> instruction: 0xf8dfbebc
    9ee4:	andcs	r1, r1, r0, lsr #10
    9ee8:	cdpvs	14, 2, cr6, cr10, cr11, {3}
    9eec:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    9ef0:			; <UNDEFINED> instruction: 0xf7f74b00
    9ef4:			; <UNDEFINED> instruction: 0xf8d8edc8
    9ef8:	blcs	55f00 <blocksz@@Base+0x2e5d8>
    9efc:	ldclge	7, cr15, [ip, #508]	; 0x1fc
    9f00:	streq	pc, [r4, #-2271]	; 0xfffff721
    9f04:			; <UNDEFINED> instruction: 0xf7f74478
    9f08:			; <UNDEFINED> instruction: 0x4659ed36
    9f0c:			; <UNDEFINED> instruction: 0xf0021930
    9f10:	ldrb	pc, [r1, #3065]	; 0xbf9	; <UNPREDICTABLE>
    9f14:	stmdane	r2!, {r0, r1, r3, r5, r7, r9, fp, sp, lr}
    9f18:	teqcc	r0, #8, 4	; 0x80000000
    9f1c:	bne	165b764 <blocksz@@Base+0x1633e3c>
    9f20:			; <UNDEFINED> instruction: 0xf938f003
    9f24:	ldrdcc	pc, [r0], -r8
    9f28:	strmi	r2, [r3], r1, lsl #22
    9f2c:	mcrge	7, 0, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    9f30:	ldrbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    9f34:	strbmi	r4, [sl], -r3, lsl #12
    9f38:	ldrbtmi	r2, [r9], #-1
    9f3c:	stc	7, cr15, [r2, #988]!	; 0x3dc
    9f40:	strbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    9f44:	subseq	lr, fp, #323584	; 0x4f000
    9f48:	ldrbtmi	r9, [r8], #-2312	; 0xfffff6f8
    9f4c:	mcrr2	0, 0, pc, r8, cr2	; <UNPREDICTABLE>
    9f50:			; <UNDEFINED> instruction: 0x465ae5f1
    9f54:			; <UNDEFINED> instruction: 0x46209916
    9f58:	ldc	7, cr15, [ip], #988	; 0x3dc
    9f5c:	ldrdcs	pc, [r0], -r8
    9f60:	bcs	6cb34 <blocksz@@Base+0x4520c>
    9f64:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    9f68:	sfmle	f0, 1, [r9, #-972]	; 0xfffffc34
    9f6c:	strteq	pc, [r4], #2271	; 0x8df
    9f70:			; <UNDEFINED> instruction: 0xf7f74478
    9f74:			; <UNDEFINED> instruction: 0xf8d9ed00
    9f78:	ldrtmi	r1, [r0], -r0
    9f7c:	blx	ff0c5f8e <blocksz@@Base+0xff09e666>
    9f80:	ldrdcc	pc, [r0], -r9
    9f84:	stmdbls	r8, {r1, r4, r5, r9, sl, lr}
    9f88:			; <UNDEFINED> instruction: 0xf7fa9807
    9f8c:			; <UNDEFINED> instruction: 0xf8d8fd41
    9f90:	blcs	55f98 <blocksz@@Base+0x2e670>
    9f94:	strcs	fp, [r2], #-4056	; 0xfffff028
    9f98:			; <UNDEFINED> instruction: 0xf77f4683
    9f9c:	svccs	0x0000af7e
    9fa0:	strhi	pc, [r3, r0]!
    9fa4:	ldrbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9fa8:			; <UNDEFINED> instruction: 0xf8df447a
    9fac:	andcs	r1, r1, r0, ror r4
    9fb0:	ldrbtmi	r2, [r9], #-1026	; 0xfffffbfe
    9fb4:	stcl	7, cr15, [r6, #-988]!	; 0xfffffc24
    9fb8:	svceq	0x0000f1bb
    9fbc:	svcge	0x002df43e
    9fc0:	mrclt	7, 6, APSR_nzcv, cr13, cr14, {7}
    9fc4:			; <UNDEFINED> instruction: 0xf04f2403
    9fc8:			; <UNDEFINED> instruction: 0xf7fe0b01
    9fcc:			; <UNDEFINED> instruction: 0xf8d8bed8
    9fd0:	blcs	15fd8 <_IO_stdin_used@@Base+0x4b20>
    9fd4:	mcrge	4, 3, pc, cr12, cr14, {1}	; <UNPREDICTABLE>
    9fd8:	strbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9fdc:			; <UNDEFINED> instruction: 0xf7f74478
    9fe0:			; <UNDEFINED> instruction: 0xf7feecca
    9fe4:	blmi	ffff9980 <blocksz@@Base+0xfffd2058>
    9fe8:			; <UNDEFINED> instruction: 0xf8df2001
    9fec:			; <UNDEFINED> instruction: 0xf8d5e3fc
    9ff0:			; <UNDEFINED> instruction: 0xf85ac05c
    9ff4:			; <UNDEFINED> instruction: 0xf85a2003
    9ff8:			; <UNDEFINED> instruction: 0xf8d5100e
    9ffc:	ldmdavs	r2, {r3, r4, r6, ip, pc}
    a000:	ldrhcc	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a004:	blx	32e4ac <blocksz@@Base+0x306b84>
    a008:	stmdbls	r8!, {r1, r8, r9, sl, ip, sp, lr, pc}
    a00c:	stfeqd	f7, [r0], #-648	; 0xfffffd78
    a010:	stc2	10, cr15, [ip], {9}	; <UNPREDICTABLE>
    a014:	vmlscs.f32	s29, s6, s30
    a018:	movweq	lr, #51783	; 0xca47
    a01c:			; <UNDEFINED> instruction: 0xf1c29319
    a020:	stmdavs	fp, {r5, sl, fp}
    a024:	blx	a70490 <blocksz@@Base+0xa48b68>
    a028:	svcls	0x0016fc0c
    a02c:	tsteq	ip, r1, asr #20
    a030:	blx	26e49c <blocksz@@Base+0x246b74>
    a034:	tstls	r8, r2, lsl #2	; <UNPREDICTABLE>
    a038:			; <UNDEFINED> instruction: 0xbc18e9dd
    a03c:	eoreq	pc, r0, #-1073741776	; 0xc0000030
    a040:	bl	6ef054 <blocksz@@Base+0x6c772c>
    a044:	strls	r0, [r2, -lr, lsl #22]
    a048:	stfeqd	f7, [r0], {76}	; 0x4c
    a04c:			; <UNDEFINED> instruction: 0xf103fa2b
    a050:	vpmax.s8	d15, d2, d12
    a054:			; <UNDEFINED> instruction: 0xf1a34311
    a058:	blx	b0a8e0 <blocksz@@Base+0xae2fb8>
    a05c:	blx	b4686c <blocksz@@Base+0xb1ef44>
    a060:	movwmi	pc, #41731	; 0xa303	; <UNPREDICTABLE>
    a064:			; <UNDEFINED> instruction: 0xf8d56e29
    a068:	tstls	r0, r4, rrx
    a06c:			; <UNDEFINED> instruction: 0xf8cd49ed
    a070:	ldrbtmi	ip, [r9], #-4
    a074:	stc	7, cr15, [r6, #-988]	; 0xfffffc24
    a078:	ldrhcc	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a07c:	ldrdcs	pc, [r0], -r8
    a080:			; <UNDEFINED> instruction: 0x932818f3
    a084:			; <UNDEFINED> instruction: 0xf8b32a01
    a088:	ldrmi	fp, [fp], #20
    a08c:	blge	1647e90 <blocksz@@Base+0x1620568>
    a090:	ldrbtmi	r4, [r8], #-2277	; 0xfffff71b
    a094:	stcl	7, cr15, [lr], #-988	; 0xfffffc24
    a098:	ldmibne	r0!, {r0, r5, r9, sl, lr}^
    a09c:	blx	cc60ae <blocksz@@Base+0xc9e786>
    a0a0:	bllt	13c80a4 <blocksz@@Base+0x13a077c>
    a0a4:	andcs	r4, r1, pc, asr #23
    a0a8:	ldrsbgt	pc, [ip], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a0ac:			; <UNDEFINED> instruction: 0xf85a6da9
    a0b0:			; <UNDEFINED> instruction: 0xf8b53003
    a0b4:			; <UNDEFINED> instruction: 0xf8df4054
    a0b8:	ldmdavs	pc, {r4, r5, r8, r9, sp, lr, pc}	; <UNPREDICTABLE>
    a0bc:	vpmax.s8	d15, d7, d12
    a0c0:	stfeqd	f7, [r0], #-668	; 0xfffffd64
    a0c4:	andcc	pc, lr, sl, asr r8	; <UNPREDICTABLE>
    a0c8:	stc2	10, cr15, [ip], {1}	; <UNPREDICTABLE>
    a0cc:	vmlscs.f32	s29, s8, s30
    a0d0:	strteq	pc, [r0], #-455	; 0xfffffe39
    a0d4:	vst1.8	{d15-d16}, [r4 :128], r1
    a0d8:	andeq	lr, ip, #270336	; 0x42000
    a0dc:	andsls	r4, sp, #-2013265920	; 0x88000000
    a0e0:	vpmax.s8	d15, d7, d1
    a0e4:	ldmib	sp, {r2, r3, r4, r9, ip, pc}^
    a0e8:	ldmdavs	fp, {r2, r3, r4, sl, fp, ip, sp, pc}
    a0ec:	bleq	3c4d60 <blocksz@@Base+0x39d438>
    a0f0:			; <UNDEFINED> instruction: 0xf14c9928
    a0f4:			; <UNDEFINED> instruction: 0xf1c30c00
    a0f8:	lfmls	f0, 4, [r6], {32}
    a0fc:	blx	32e50c <blocksz@@Base+0x306be4>
    a100:	blx	b06910 <blocksz@@Base+0xadefe8>
    a104:	tstmi	r1, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
    a108:	eoreq	pc, r0, #-1073741784	; 0xc0000028
    a10c:	vpmax.s8	d15, d2, d28
    a110:	movwmi	r9, #41987	; 0xa403
    a114:	cdpvs	14, 6, cr6, cr12, cr9, {1}
    a118:	vpmax.u8	d15, d3, d28
    a11c:	stmibmi	r3, {r8, ip, pc}^
    a120:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    a124:	stc	7, cr15, [lr], #988	; 0x3dc
    a128:	ldrhcc	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a12c:	stmdavs	r2!, {r2, r4, r5, r6, r7, fp, ip}
    a130:	bcs	fe42cbc4 <blocksz@@Base+0xfe40529c>
    a134:			; <UNDEFINED> instruction: 0xf47f9332
    a138:			; <UNDEFINED> instruction: 0xf8d8ad39
    a13c:	blcs	56144 <blocksz@@Base+0x2e81c>
    a140:	mcrge	7, 7, pc, cr1, cr14, {3}	; <UNPREDICTABLE>
    a144:	bl	1b0dec <blocksz@@Base+0x1894c4>
    a148:	ldmmi	r9!, {r0, r1, r8, fp}
    a14c:			; <UNDEFINED> instruction: 0xf7f74478
    a150:	ldmdbls	r6, {r1, r4, sl, fp, sp, lr, pc}
    a154:			; <UNDEFINED> instruction: 0xf0024648
    a158:	strb	pc, [r8, #-2773]	; 0xfffff52b	; <UNPREDICTABLE>
    a15c:			; <UNDEFINED> instruction: 0x200149b5
    a160:	cdpvs	14, 2, cr6, cr10, cr11, {3}
    a164:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    a168:			; <UNDEFINED> instruction: 0xf7f77400
    a16c:	stmdals	r7, {r2, r3, r7, sl, fp, sp, lr, pc}
    a170:	ldrdcc	pc, [r0], -r8
    a174:	ldrhls	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a178:	blcs	64980 <blocksz@@Base+0x3d058>
    a17c:			; <UNDEFINED> instruction: 0x901644b1
    a180:	stmdage	r2, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}
    a184:	ldrbtmi	r4, [r8], #-2220	; 0xfffff754
    a188:	bl	ffd4816c <blocksz@@Base+0xffd20844>
    a18c:	ldmibne	r0!, {r0, r5, r9, sl, lr}^
    a190:	blx	fee461a0 <blocksz@@Base+0xfee1e878>
    a194:	svclt	0x00f8f7fe
    a198:	mulcs	r1, r2, fp
    a19c:	ldrsb	pc, [ip], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a1a0:	subgt	pc, r4, #14614528	; 0xdf0000
    a1a4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    a1a8:	ldrhmi	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a1ac:	ldmdavs	sl, {r0, r1, r2, r3, r5, r7, r8, sl, fp, sp, lr}
    a1b0:	andne	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    a1b4:	mcrrcs	10, 4, lr, r4, cr15
    a1b8:	vpmax.u8	d15, d2, d14
    a1bc:	ldcls	3, cr9, [fp], {27}
    a1c0:	msreq	CPSR_, #-2147483608	; 0x80000028
    a1c4:	vpmax.u8	d15, d3, d7
    a1c8:	ldrls	r4, [fp], #-796	; 0xfffffce4
    a1cc:			; <UNDEFINED> instruction: 0xf1c2680b
    a1d0:	ldmdbls	fp, {r5, sl}
    a1d4:	vpmax.s8	d15, d2, d7
    a1d8:	blx	9eea48 <blocksz@@Base+0x9c7120>
    a1dc:	bls	a471f4 <blocksz@@Base+0xa1f8cc>
    a1e0:	tstls	fp, r1, lsr #6
    a1e4:	andlt	pc, ip, sp, asr #17
    a1e8:	ldmib	sp, {r1, r9, ip, pc}^
    a1ec:	bl	44ea5c <blocksz@@Base+0x427134>
    a1f0:			; <UNDEFINED> instruction: 0xf1c3010c
    a1f4:			; <UNDEFINED> instruction: 0xf1420c20
    a1f8:	stmib	sp, {r9}^
    a1fc:	bls	5cea5c <blocksz@@Base+0x5a7134>
    a200:	vst1.8	{d15-d16}, [r3 :128], r1
    a204:	msreq	CPSR_, r3, lsr #3
    a208:	stc2	10, cr15, [ip], {2}	; <UNPREDICTABLE>
    a20c:			; <UNDEFINED> instruction: 0xf101fa22
    a210:	b	111a580 <blocksz@@Base+0x10f2c58>
    a214:			; <UNDEFINED> instruction: 0xf8d5040c
    a218:	ldrmi	ip, [r3], -r4, rrx
    a21c:	andeq	lr, r1, #68, 20	; 0x44000
    a220:			; <UNDEFINED> instruction: 0xf8cd6e29
    a224:	tstls	r0, r4
    a228:	ldrbtmi	r4, [r9], #-2436	; 0xfffff67c
    a22c:	stc	7, cr15, [sl], #-988	; 0xfffffc24
    a230:	ldrdcc	pc, [r0], -r8
    a234:			; <UNDEFINED> instruction: 0xf77e2b01
    a238:	stmmi	r1, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    a23c:			; <UNDEFINED> instruction: 0xf7f74478
    a240:	blmi	1b450b0 <blocksz@@Base+0x1b1d788>
    a244:			; <UNDEFINED> instruction: 0xf85a4630
    a248:			; <UNDEFINED> instruction: 0xf8d99003
    a24c:			; <UNDEFINED> instruction: 0xf0021000
    a250:			; <UNDEFINED> instruction: 0xf7fefa59
    a254:	ldmdbmi	fp!, {r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, pc}^
    a258:	cdpvs	0, 2, cr2, cr10, cr1, {0}
    a25c:	ldrbtmi	r6, [r9], #-3691	; 0xfffff195
    a260:	strls	lr, [r0], #-2509	; 0xfffff633
    a264:	stc	7, cr15, [lr], {247}	; 0xf7
    a268:	ldrhcs	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a26c:	ldrdcc	pc, [r0], -r8
    a270:	blcs	50540 <blocksz@@Base+0x28c18>
    a274:	bls	1dbad8 <blocksz@@Base+0x1b41b0>
    a278:	ldrdlt	pc, [r0], -r2	; <UNPREDICTABLE>
    a27c:	svcge	0x00b4f77e
    a280:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
    a284:	bl	1dc8268 <blocksz@@Base+0x1da0940>
    a288:	bl	19bb14 <blocksz@@Base+0x1741ec>
    a28c:			; <UNDEFINED> instruction: 0xf0020009
    a290:			; <UNDEFINED> instruction: 0xf7fefa39
    a294:	blmi	14fa140 <blocksz@@Base+0x14d2818>
    a298:			; <UNDEFINED> instruction: 0xf8d52001
    a29c:			; <UNDEFINED> instruction: 0xf8dfc05c
    a2a0:			; <UNDEFINED> instruction: 0xf85ae148
    a2a4:	stcvs	0, cr2, [r9, #12]!
    a2a8:	ldrhcc	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a2ac:	ldrdls	pc, [r0], -r2
    a2b0:	andvc	pc, lr, sl, asr r8	; <UNPREDICTABLE>
    a2b4:	stc2	10, cr15, [r9], {12}	; <UNPREDICTABLE>
    a2b8:	vmlscs.f32	s29, s6, s30
    a2bc:			; <UNDEFINED> instruction: 0xf1a94662
    a2c0:	blx	4d348 <blocksz@@Base+0x25a20>
    a2c4:	b	10c92fc <blocksz@@Base+0x10a19d4>
    a2c8:			; <UNDEFINED> instruction: 0x9321030c
    a2cc:	stfeqd	f7, [r0], #-804	; 0xfffffcdc
    a2d0:	svcls	0x0021683b
    a2d4:	stc2	10, cr15, [ip], {33}	; 0x21	; <UNPREDICTABLE>
    a2d8:	blx	70b38 <blocksz@@Base+0x49210>
    a2dc:	b	1206708 <blocksz@@Base+0x11dede0>
    a2e0:			; <UNDEFINED> instruction: 0x9120070c
    a2e4:	ldmib	sp, {r0, r5, r8, r9, sl, ip, pc}^
    a2e8:	andls	fp, r4, #32, 24	; 0x2000
    a2ec:	bl	6f0b94 <blocksz@@Base+0x6c926c>
    a2f0:			; <UNDEFINED> instruction: 0xf14c0b0e
    a2f4:	strls	r0, [r3], #-3072	; 0xfffff400
    a2f8:			; <UNDEFINED> instruction: 0xf103fa2b
    a2fc:			; <UNDEFINED> instruction: 0xf1c39202
    a300:	blx	30ab88 <blocksz@@Base+0x2e3260>
    a304:	tstmi	r1, #536870912	; 0x20000000	; <UNPREDICTABLE>
    a308:	eoreq	pc, r0, #-1073741784	; 0xc0000028
    a30c:	vpmax.s8	d15, d2, d28
    a310:	vpmax.u8	d15, d3, d28
    a314:	cdpvs	3, 2, cr4, cr9, cr10, {0}
    a318:	ldrdgt	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a31c:	stmdbmi	fp, {r8, ip, pc}^
    a320:	andgt	pc, r4, sp, asr #17
    a324:			; <UNDEFINED> instruction: 0xf7f74479
    a328:			; <UNDEFINED> instruction: 0xf8d8ebae
    a32c:	blcs	56334 <blocksz@@Base+0x2ea0c>
    a330:	stmdami	r7, {r3, r8, sl, fp, ip, lr, pc}^
    a334:			; <UNDEFINED> instruction: 0xf7f74478
    a338:	blls	a44fb8 <blocksz@@Base+0xa1d690>
    a33c:	ldmne	r0!, {r0, r5, r9, sl, lr}^
    a340:			; <UNDEFINED> instruction: 0xf9e0f002
    a344:	ldrhcc	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a348:	ldmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    a34c:	ldrtmi	r9, [r4], #-2824	; 0xfffff4f8
    a350:	ldrmi	r4, [r9], #1626	; 0x65a
    a354:	strbmi	r4, [r9], -r0, lsr #12
    a358:	b	ff24833c <blocksz@@Base+0xff220a14>
    a35c:			; <UNDEFINED> instruction: 0xf0402800
    a360:			; <UNDEFINED> instruction: 0xf8d883b1
    a364:	blcs	5636c <blocksz@@Base+0x2ea44>
    a368:	stcge	7, cr15, [r2], #504	; 0x1f8
    a36c:	andcs	r4, r1, r9, lsr sl
    a370:	ldrbtmi	r4, [sl], #-2361	; 0xfffff6c7
    a374:			; <UNDEFINED> instruction: 0xf7f74479
    a378:			; <UNDEFINED> instruction: 0xf7feeb86
    a37c:	svclt	0x0000bc99
    a380:	andeq	r7, r0, r2, lsl pc
    a384:	muleq	r0, r8, sl
    a388:	andeq	r7, r0, r2, lsr #29
    a38c:	andeq	r8, r0, r8, lsr #20
    a390:	andeq	r7, r0, sl, lsr #28
    a394:			; <UNDEFINED> instruction: 0x000089b0
    a398:			; <UNDEFINED> instruction: 0x00007db0
    a39c:	andeq	r8, r0, r6, lsr r9
    a3a0:	andeq	r8, r0, ip, lsl #23
    a3a4:			; <UNDEFINED> instruction: 0x00007cb2
    a3a8:	andeq	r8, r0, r8, lsr r8
    a3ac:	andeq	r0, r0, r0, ror #3
    a3b0:	andeq	r7, r0, r2, lsr sl
    a3b4:			; <UNDEFINED> instruction: 0x000085b8
    a3b8:	andeq	r8, r0, r4, ror #5
    a3bc:	andeq	r8, r0, r6, lsl r8
    a3c0:			; <UNDEFINED> instruction: 0x000079ba
    a3c4:	andeq	r8, r0, r0, asr #10
    a3c8:	ldrdeq	fp, [r0], -sl
    a3cc:	andeq	r8, r0, r8, ror #11
    a3d0:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    a3d4:	andeq	r8, r0, r4, lsr r9
    a3d8:	andeq	r8, r0, r6, asr #18
    a3dc:	andeq	r8, r0, r2, asr #18
    a3e0:			; <UNDEFINED> instruction: 0x000089be
    a3e4:	andeq	r0, r0, r0, lsr #3
    a3e8:	ldrdeq	r0, [r0], -ip
    a3ec:	andeq	r8, r0, r4, lsr #2
    a3f0:	andeq	r8, r0, r8, ror #5
    a3f4:	andeq	r0, r0, r0, lsl #4
    a3f8:	andeq	r7, r0, ip, ror r6
    a3fc:	andeq	r8, r0, r0, ror r0
    a400:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    a404:	andeq	r8, r0, r4, lsr r0
    a408:	andeq	r8, r0, r4, lsr #1
    a40c:	andeq	r8, r0, sl, lsr r3
    a410:	andeq	r8, r0, r2, asr #6
    a414:	muleq	r0, r4, r0
    a418:	andeq	r7, r0, r0, ror pc
    a41c:			; <UNDEFINED> instruction: 0x00007eb6
    a420:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    a424:	andeq	r7, r0, lr, asr sp
    a428:	andeq	r8, r0, lr, lsr #3
    a42c:	andeq	r7, r0, lr, lsr #25
    a430:	strdeq	r8, [r0], -r4
    a434:			; <UNDEFINED> instruction: 0x00007dbc
    a438:	andeq	r7, r0, r2, lsr #28
    a43c:	andeq	r7, r0, r6, lsr #23
    a440:	andeq	r7, r0, ip, ror #26
    a444:	andeq	r7, r0, r2, asr #25
    a448:	andeq	r7, r0, r6, lsr #26
    a44c:	andeq	r8, r0, r4, ror #4
    a450:	andeq	r7, r0, r4, ror ip
    a454:	andeq	r7, r0, r2, asr sl
    a458:	andeq	r7, r0, r4, lsl #31
    a45c:	stmibvs	r3!, {r0, r5, r6, r7, r8, fp, sp, lr}
    a460:	teqls	r1, r9, lsl #5
    a464:	ldmib	r0, {r4, r5, r8, r9, ip, pc}^
    a468:	ldmib	sp, {r8, r9, sp}^
    a46c:	addsmi	r0, r9, #48, 2
    a470:	addsmi	fp, r0, #8, 30
    a474:	blge	fe207678 <blocksz@@Base+0xfe1dfd50>
    a478:			; <UNDEFINED> instruction: 0xf8dc6922
    a47c:	addsmi	r3, sl, #16
    a480:	blge	fe087684 <blocksz@@Base+0xfe05fd5c>
    a484:			; <UNDEFINED> instruction: 0x3016f8bc
    a488:			; <UNDEFINED> instruction: 0xf47f455b
    a48c:			; <UNDEFINED> instruction: 0xf1bbab7c
    a490:	andle	r0, r8, r0, lsl #30
    a494:			; <UNDEFINED> instruction: 0xf10c465a
    a498:	stmdals	r8, {r3, r4, r8}
    a49c:	b	9c8480 <blocksz@@Base+0x9a0b58>
    a4a0:			; <UNDEFINED> instruction: 0xf47f2800
    a4a4:	svccs	0x0001ab70
    a4a8:	stcge	7, cr15, [r2], {126}	; 0x7e
    a4ac:	blcs	ffb48830 <blocksz@@Base+0xffb20f08>
    a4b0:			; <UNDEFINED> instruction: 0xf7ff447a
    a4b4:	strbeq	fp, [r2, -lr, ror #22]!
    a4b8:	mrcge	4, 4, APSR_nzcv, cr11, cr14, {3}
    a4bc:	movweq	lr, #39684	; 0x9b04
    a4c0:			; <UNDEFINED> instruction: 0xf63e455b
    a4c4:			; <UNDEFINED> instruction: 0x9328ae96
    a4c8:	blls	59b794 <blocksz@@Base+0x573e6c>
    a4cc:	ldrmi	r4, [sl], -r8, asr #12
    a4d0:	ldrmi	r9, [sl], #-2824	; 0xfffff4f8
    a4d4:			; <UNDEFINED> instruction: 0x46224611
    a4d8:	mcr2	7, 7, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    a4dc:			; <UNDEFINED> instruction: 0xf0002800
    a4e0:	blls	a2b5a4 <blocksz@@Base+0xa03c7c>
    a4e4:	bl	feadbe0c <blocksz@@Base+0xfeab44e4>
    a4e8:	ldmne	r1!, {r0, r1, r9}^
    a4ec:	ldmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a4f0:			; <UNDEFINED> instruction: 0x465b69fa
    a4f4:	blne	53091c <blocksz@@Base+0x508ff4>
    a4f8:	ldrtmi	r9, [r2], -r7, lsl #16
    a4fc:			; <UNDEFINED> instruction: 0xf7fa61fc
    a500:			; <UNDEFINED> instruction: 0xf8d8fa87
    a504:	blcs	5650c <blocksz@@Base+0x2ebe4>
    a508:	vmax.u8	d20, d16, d3
    a50c:			; <UNDEFINED> instruction: 0xf8df8576
    a510:	mulcs	r1, r0, fp
    a514:	blne	fe348898 <blocksz@@Base+0xfe320f70>
    a518:	ldrbtmi	r2, [sl], #-1038	; 0xfffffbf2
    a51c:			; <UNDEFINED> instruction: 0xf7f74479
    a520:			; <UNDEFINED> instruction: 0xf1bbeab2
    a524:			; <UNDEFINED> instruction: 0xf43e0f00
    a528:			; <UNDEFINED> instruction: 0xf7feabc3
    a52c:			; <UNDEFINED> instruction: 0xf8dfbc28
    a530:	ldrbtmi	r0, [r8], #-2936	; 0xfffff488
    a534:	b	7c8518 <blocksz@@Base+0x7a0bf0>
    a538:	ldmdavs	r8, {r1, r3, r5, r8, r9, fp, ip, pc}
    a53c:	blx	ff04852a <blocksz@@Base+0xff020c02>
    a540:			; <UNDEFINED> instruction: 0xf43f2800
    a544:	bvc	6f4888 <blocksz@@Base+0x6ccf60>
    a548:			; <UNDEFINED> instruction: 0xf43f2b00
    a54c:	blls	5b4880 <blocksz@@Base+0x58cf58>
    a550:			; <UNDEFINED> instruction: 0xf47f075b
    a554:			; <UNDEFINED> instruction: 0xf8dfa8c7
    a558:	bls	a192b0 <blocksz@@Base+0x9f1988>
    a55c:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    a560:			; <UNDEFINED> instruction: 0x912818a1
    a564:	ldrdcc	pc, [r0], -r9
    a568:	teqls	r5, #-1879048183	; 0x90000009
    a56c:	ldmge	sl!, {r0, r1, r2, r3, r4, r5, r9, sl, ip, sp, lr, pc}
    a570:	svcls	0x00089832
    a574:			; <UNDEFINED> instruction: 0x46174438
    a578:			; <UNDEFINED> instruction: 0x46019033
    a57c:			; <UNDEFINED> instruction: 0x462218b0
    a580:			; <UNDEFINED> instruction: 0xf7f79032
    a584:			; <UNDEFINED> instruction: 0x4683e9b4
    a588:			; <UNDEFINED> instruction: 0xf0002800
    a58c:	blls	5ab3e4 <blocksz@@Base+0x583abc>
    a590:	blcs	30668 <blocksz@@Base+0x8d40>
    a594:	bl	fe831270 <blocksz@@Base+0xfe809948>
    a598:	ldrtmi	r0, [r8], #-4
    a59c:	ldrhi	pc, [r4, #-768]	; 0xfffffd00
    a5a0:	blne	6fe5c8 <blocksz@@Base+0x6d6ca0>
    a5a4:	bne	690630 <blocksz@@Base+0x668d08>
    a5a8:	ldrtmi	r9, [r1], #-2856	; 0xfffff4d8
    a5ac:			; <UNDEFINED> instruction: 0x46184433
    a5b0:	ldmdb	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5b4:			; <UNDEFINED> instruction: 0x46229933
    a5b8:			; <UNDEFINED> instruction: 0xf7f79832
    a5bc:	svcls	0x002ae98c
    a5c0:	stmdals	r7, {r1, r2, r4, r9, fp, ip, pc}
    a5c4:	ldrdgt	pc, [r4], -r7
    a5c8:			; <UNDEFINED> instruction: 0x46134639
    a5cc:	rsbsvs	r4, fp, r3, ror #8
    a5d0:	ldrmi	r6, [r3], #-2483	; 0xfffff64d
    a5d4:			; <UNDEFINED> instruction: 0xf7fa61b3
    a5d8:			; <UNDEFINED> instruction: 0xf8d8f867
    a5dc:	blcs	565e4 <blocksz@@Base+0x2ecbc>
    a5e0:	vmax.u8	d4, d16, d3
    a5e4:			; <UNDEFINED> instruction: 0xf1bb8488
    a5e8:			; <UNDEFINED> instruction: 0xf0000f00
    a5ec:			; <UNDEFINED> instruction: 0xf8d88491
    a5f0:	blcs	565f8 <blocksz@@Base+0x2ecd0>
    a5f4:	strhi	pc, [r9], #832	; 0x340
    a5f8:	bcs	fed4897c <blocksz@@Base+0xfed21054>
    a5fc:	cmn	r2, #2046820352	; 0x7a000000
    a600:	ldrbeq	r9, [ip, -r8, lsr #22]
    a604:	cfstrdge	mvd15, [r6, #504]	; 0x1f8
    a608:	ldrtmi	r9, [fp], #-2582	; 0xfffff5ea
    a60c:			; <UNDEFINED> instruction: 0xf63e4293
    a610:	teqls	r2, #12352	; 0x3040
    a614:	blls	1dbee0 <blocksz@@Base+0x1b45b8>
    a618:	eoreq	pc, r0, r3, lsl #2
    a61c:	stc2l	7, cr15, [ip, #996]	; 0x3e4
    a620:			; <UNDEFINED> instruction: 0xf47e2800
    a624:	blls	235d08 <blocksz@@Base+0x20e3e0>
    a628:	bls	a10d20 <blocksz@@Base+0x9e93f8>
    a62c:	tsteq	fp, r3, lsl #22
    a630:			; <UNDEFINED> instruction: 0x912a4620
    a634:	ldmdb	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a638:			; <UNDEFINED> instruction: 0x46839b32
    a63c:			; <UNDEFINED> instruction: 0xf0402800
    a640:			; <UNDEFINED> instruction: 0xf8d884ea
    a644:	blcs	5664c <blocksz@@Base+0x2ed24>
    a648:	blge	cc8448 <blocksz@@Base+0xca0b20>
    a64c:	bcs	19489d0 <blocksz@@Base+0x19210a8>
    a650:			; <UNDEFINED> instruction: 0xf8df447a
    a654:	andcs	r1, r1, r4, ror #20
    a658:	ldrbtmi	r2, [r9], #-1039	; 0xfffffbf1
    a65c:	b	4c8640 <blocksz@@Base+0x4a0d18>
    a660:	svceq	0x0000f1bb
    a664:	blge	947764 <blocksz@@Base+0x91fe3c>
    a668:	bllt	fe288668 <blocksz@@Base+0xfe260d40>
    a66c:	movweq	pc, #28692	; 0x7014	; <UNPREDICTABLE>
    a670:			; <UNDEFINED> instruction: 0xf47f9333
    a674:			; <UNDEFINED> instruction: 0xf8dfa86a
    a678:	bls	598f50 <blocksz@@Base+0x571628>
    a67c:	eorsls	r1, r2, #10616832	; 0xa20000
    a680:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    a684:	ldrdcc	pc, [r0], -r9
    a688:			; <UNDEFINED> instruction: 0xf63f429a
    a68c:	blls	5b480c <blocksz@@Base+0x58cee4>
    a690:	stmdals	r8, {r1, r5, r9, sl, lr}
    a694:	stmdbls	sl!, {r0, r1, r4, r5, r6, r7, fp, ip}
    a698:	ldrmi	r4, [r8], -r1, lsl #8
    a69c:			; <UNDEFINED> instruction: 0xf7f9461f
    a6a0:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    a6a4:	ldrhi	pc, [r7], #-0
    a6a8:	ldmvs	r1!, {r0, r1, r3, r5, r8, fp, sp, lr}
    a6ac:	bne	ff264a7c <blocksz@@Base+0xff23d154>
    a6b0:	stmdbvs	fp!, {r2, r3, r5, r8, ip, pc}^
    a6b4:	tsteq	r3, r2, ror #22
    a6b8:	ldmib	sp, {r0, r2, r3, r5, r8, ip, pc}^
    a6bc:	stmdbcs	r0, {r2, r3, r5, r9, ip}
    a6c0:	tsteq	r0, r2, ror r1	; <UNPREDICTABLE>
    a6c4:	strbhi	pc, [r2], #-640	; 0xfffffd80	; <UNPREDICTABLE>
    a6c8:	ldrdcc	pc, [r0], -r8
    a6cc:			; <UNDEFINED> instruction: 0xf77e2b01
    a6d0:			; <UNDEFINED> instruction: 0xf8dfaba4
    a6d4:			; <UNDEFINED> instruction: 0xf8dd29e8
    a6d8:	ldrbtmi	fp, [sl], #-204	; 0xffffff34
    a6dc:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a6e0:	strcs	r2, [ip], #-1
    a6e4:			; <UNDEFINED> instruction: 0xf7f74479
    a6e8:			; <UNDEFINED> instruction: 0xf1bbe9ce
    a6ec:			; <UNDEFINED> instruction: 0xf43e0f00
    a6f0:			; <UNDEFINED> instruction: 0xf7feaadf
    a6f4:			; <UNDEFINED> instruction: 0xf7fbbb44
    a6f8:	strmi	pc, [r3], r1, ror #20
    a6fc:	svceq	0x0000f1bb
    a700:	bge	ff5c7800 <blocksz@@Base+0xff59fed8>
    a704:	bllt	f08704 <blocksz@@Base+0xee0ddc>
    a708:	ldrdcc	pc, [r0], -r8
    a70c:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    a710:			; <UNDEFINED> instruction: 0xf8df80e2
    a714:	stmdbls	r8!, {r3, r4, r7, r8, fp, sp}
    a718:	andls	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    a71c:	movweq	lr, #6923	; 0x1b0b
    a720:	ldrdcs	pc, [r0], -r9
    a724:	vqsub.s8	d4, d16, d3
    a728:	ldrtmi	r8, [r1], #-209	; 0xffffff2f
    a72c:			; <UNDEFINED> instruction: 0x460c465a
    a730:			; <UNDEFINED> instruction: 0x46209916
    a734:	ldm	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a738:			; <UNDEFINED> instruction: 0xf0402800
    a73c:			; <UNDEFINED> instruction: 0xf8d8825e
    a740:	blcs	56748 <blocksz@@Base+0x2ee20>
    a744:	bge	fed48544 <blocksz@@Base+0xfed20c1c>
    a748:	ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a74c:			; <UNDEFINED> instruction: 0xf8df2001
    a750:	ldrbtmi	r1, [sl], #-2424	; 0xfffff688
    a754:			; <UNDEFINED> instruction: 0xf7f74479
    a758:			; <UNDEFINED> instruction: 0xf7fee996
    a75c:			; <UNDEFINED> instruction: 0xf8dfbaa9
    a760:	ldrcs	r0, [r0], #-2412	; 0xfffff694
    a764:	bleq	868a8 <blocksz@@Base+0x5ef80>
    a768:			; <UNDEFINED> instruction: 0xf7f74478
    a76c:			; <UNDEFINED> instruction: 0xf7fee904
    a770:	ldrbmi	fp, [sl], -r6, lsl #22
    a774:			; <UNDEFINED> instruction: 0x46204639
    a778:	stmia	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a77c:	blcs	2d150 <blocksz@@Base+0x5828>
    a780:	msrhi	SPSR_fsxc, r0
    a784:			; <UNDEFINED> instruction: 0xf8d88af3
    a788:			; <UNDEFINED> instruction: 0xf0132000
    a78c:			; <UNDEFINED> instruction: 0xf0000101
    a790:	bcs	6b46c <blocksz@@Base+0x43b44>
    a794:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    a798:	sfmle	f0, 1, [r9, #-972]	; 0xfffffc34
    a79c:	ldmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a7a0:			; <UNDEFINED> instruction: 0xf7f74478
    a7a4:			; <UNDEFINED> instruction: 0xf8d9e8e8
    a7a8:	ldrtmi	r1, [r0], -r0
    a7ac:			; <UNDEFINED> instruction: 0xffaaf001
    a7b0:	ldrdcc	pc, [r0], -r9
    a7b4:	stmdbls	r8, {r1, r4, r5, r9, sl, lr}
    a7b8:			; <UNDEFINED> instruction: 0xf7fa9807
    a7bc:			; <UNDEFINED> instruction: 0xf8d8f929
    a7c0:	blcs	567c8 <blocksz@@Base+0x2eea0>
    a7c4:	strcs	fp, [r3], #-4056	; 0xfffff028
    a7c8:			; <UNDEFINED> instruction: 0xf77f4683
    a7cc:			; <UNDEFINED> instruction: 0xf8dfab66
    a7d0:	andcs	r2, r1, r4, lsl #18
    a7d4:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a7d8:	ldrbtmi	r2, [sl], #-1027	; 0xfffffbfd
    a7dc:			; <UNDEFINED> instruction: 0xf7f74479
    a7e0:			; <UNDEFINED> instruction: 0xf1bbe952
    a7e4:			; <UNDEFINED> instruction: 0xf43e0f00
    a7e8:			; <UNDEFINED> instruction: 0xf7feab18
    a7ec:			; <UNDEFINED> instruction: 0xf7fabac8
    a7f0:	selmi	pc, r3, r7	; <UNPREDICTABLE>
    a7f4:	svceq	0x0000f1bb
    a7f8:	bge	16c78f8 <blocksz@@Base+0x169ffd0>
    a7fc:	blt	ff0087fc <blocksz@@Base+0xfefe0ed4>
    a800:	ldrdcc	pc, [r0], -r8
    a804:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    a808:			; <UNDEFINED> instruction: 0xf8df818f
    a80c:	stmdbls	r8!, {r5, r7, fp, sp}
    a810:	andls	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    a814:	movweq	lr, #6923	; 0x1b0b
    a818:	ldrdcs	pc, [r0], -r9
    a81c:	vqsub.s8	d4, d16, d3
    a820:	ldrtmi	r8, [r1], #-382	; 0xfffffe82
    a824:			; <UNDEFINED> instruction: 0x460c465a
    a828:			; <UNDEFINED> instruction: 0x46209916
    a82c:	ldmda	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a830:			; <UNDEFINED> instruction: 0xf0402800
    a834:			; <UNDEFINED> instruction: 0xf8d88211
    a838:	blcs	56840 <blocksz@@Base+0x2ef18>
    a83c:	bge	e4863c <blocksz@@Base+0xe20d14>
    a840:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a844:			; <UNDEFINED> instruction: 0xf8df2001
    a848:	ldrbtmi	r1, [sl], #-2200	; 0xfffff768
    a84c:			; <UNDEFINED> instruction: 0xf7f74479
    a850:			; <UNDEFINED> instruction: 0xf7fee91a
    a854:			; <UNDEFINED> instruction: 0xf8d8ba2d
    a858:			; <UNDEFINED> instruction: 0xf8b53000
    a85c:			; <UNDEFINED> instruction: 0xf8b5b050
    a860:	blcs	5a9b0 <blocksz@@Base+0x33088>
    a864:	vshl.u8	d4, d19, d16
    a868:			; <UNDEFINED> instruction: 0xf8df80a0
    a86c:	ldmdbls	r6, {r6, fp, sp}
    a870:	andls	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    a874:	ldrbmi	r4, [fp], #-1547	; 0xfffff9f5
    a878:	ldrdcs	pc, [r0], -r9
    a87c:	vqsub.s8	d4, d16, d3
    a880:	ldrtmi	r8, [r3], #143	; 0x8f
    a884:	ldrtmi	r4, [r9], -sl, lsl #12
    a888:			; <UNDEFINED> instruction: 0xf7f74658
    a88c:	stmdacs	r0, {r4, r5, fp, sp, lr, pc}
    a890:	eorhi	pc, r6, #64	; 0x40
    a894:	ldrdcc	pc, [r0], -r8
    a898:			; <UNDEFINED> instruction: 0xf77e2b01
    a89c:			; <UNDEFINED> instruction: 0xf8dfaa09
    a8a0:	andcs	r2, r1, r4, asr #16
    a8a4:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a8a8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    a8ac:	stmia	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a8b0:	ldmiblt	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a8b4:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a8b8:	bleq	869fc <blocksz@@Base+0x5f0d4>
    a8bc:			; <UNDEFINED> instruction: 0xf7f74478
    a8c0:			; <UNDEFINED> instruction: 0x4630e85a
    a8c4:	svc	0x00faf7f6
    a8c8:	svclt	0x00edf7fd
    a8cc:			; <UNDEFINED> instruction: 0xf04f2404
    a8d0:			; <UNDEFINED> instruction: 0xf7fe0b01
    a8d4:			; <UNDEFINED> instruction: 0xf8dfba54
    a8d8:	andcs	r3, r1, r8, lsl r8
    a8dc:	ldrsbgt	pc, [ip], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a8e0:	ldmda	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a8e4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    a8e8:			; <UNDEFINED> instruction: 0xf8b56da9
    a8ec:	ldmdavs	sl, {r2, r4, r6, lr}
    a8f0:	andcc	pc, lr, sl, asr r8	; <UNPREDICTABLE>
    a8f4:			; <UNDEFINED> instruction: 0xf702fa0c
    a8f8:	stfeqd	f7, [r0], #-648	; 0xfffffd78
    a8fc:	stc2	10, cr15, [ip], {1}	; <UNPREDICTABLE>
    a900:	vmlscs.f32	s29, s8, s30
    a904:	streq	lr, [ip], #-2631	; 0xfffff5b9
    a908:	ldmdavs	pc, {r0, r2, r5, sl, ip, pc}	; <UNPREDICTABLE>
    a90c:	strteq	pc, [r0], #-450	; 0xfffffe3e
    a910:	blx	8715ac <blocksz@@Base+0x849c84>
    a914:			; <UNDEFINED> instruction: 0xf8cdf404
    a918:			; <UNDEFINED> instruction: 0x4323b00c
    a91c:	blx	6f5b8 <blocksz@@Base+0x47c90>
    a920:	msrls	CPSR_s, #134217728	; 0x8000000
    a924:	movwls	r9, #11048	; 0x2b28
    a928:			; <UNDEFINED> instruction: 0x2324e9dd
    a92c:	andeq	lr, lr, #18432	; 0x4800
    a930:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    a934:			; <UNDEFINED> instruction: 0x4613461c
    a938:	eoreq	pc, r0, #-1073741775	; 0xc0000031
    a93c:	strtcc	lr, [sl], #-2509	; 0xfffff633
    a940:	vpmax.s8	d15, d2, d4
    a944:	stcls	6, cr4, [fp], #-100	; 0xffffff9c
    a948:	tstmi	r1, #249	; 0xf9
    a94c:	eoreq	pc, r0, #-1073741783	; 0xc0000029
    a950:	vpmax.s8	d15, d2, d20
    a954:	vpmax.u8	d15, d7, d20
    a958:	cdpvs	3, 2, cr4, cr9, cr10, {0}
    a95c:	tstls	r0, ip, ror #28
    a960:			; <UNDEFINED> instruction: 0x1794f8df
    a964:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    a968:	stm	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a96c:	ldrdcc	pc, [r0], -r8
    a970:			; <UNDEFINED> instruction: 0xf77f2b01
    a974:			; <UNDEFINED> instruction: 0xf8dfaece
    a978:	ldrbtmi	r0, [r8], #-1924	; 0xfffff87c
    a97c:	svc	0x00faf7f6
    a980:	ldrbmi	r9, [r9], -r8, lsr #22
    a984:			; <UNDEFINED> instruction: 0xf00118f0
    a988:			; <UNDEFINED> instruction: 0xe6c2febd
    a98c:			; <UNDEFINED> instruction: 0x0770f8df
    a990:	bleq	86ad4 <blocksz@@Base+0x5f1ac>
    a994:			; <UNDEFINED> instruction: 0xf7f64478
    a998:	andcs	lr, fp, lr, ror #31
    a99c:	stclt	7, cr15, [r1, #-1016]	; 0xfffffc08
    a9a0:			; <UNDEFINED> instruction: 0xf04f2410
    a9a4:			; <UNDEFINED> instruction: 0xf7fe0b01
    a9a8:			; <UNDEFINED> instruction: 0xf8dfb9ea
    a9ac:	andcs	r3, r1, r4, asr #14
    a9b0:	ldrsbgt	pc, [ip], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a9b4:	ldrsbls	pc, [r8], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a9b8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    a9bc:	ldrhmi	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a9c0:			; <UNDEFINED> instruction: 0xe730f8df
    a9c4:	blx	324a34 <blocksz@@Base+0x2fd10c>
    a9c8:			; <UNDEFINED> instruction: 0xf1a2f102
    a9cc:			; <UNDEFINED> instruction: 0xf85a0c20
    a9d0:	blx	256a10 <blocksz@@Base+0x22f0e8>
    a9d4:	b	1409a0c <blocksz@@Base+0x13e20e4>
    a9d8:			; <UNDEFINED> instruction: 0xf1c22e44
    a9dc:	b	104ba64 <blocksz@@Base+0x102413c>
    a9e0:	blx	a4ae18 <blocksz@@Base+0xa234f0>
    a9e4:	msrmi	CPSR_c, #4, 8	; 0x4000000
    a9e8:	ldmdbls	r6, {r0, r1, r2, r5, r8, ip, pc}
    a9ec:	vpmax.s8	d15, d2, d9
    a9f0:	ldmdavs	fp, {r1, r2, r5, r9, ip, pc}
    a9f4:	ldmib	sp, {r0, r1, r8, ip, pc}^
    a9f8:			; <UNDEFINED> instruction: 0xf1c31226
    a9fc:			; <UNDEFINED> instruction: 0xf8cd0c20
    aa00:	bl	476a28 <blocksz@@Base+0x44f100>
    aa04:			; <UNDEFINED> instruction: 0xf142010e
    aa08:	stmib	sp, {r9}^
    aa0c:	bls	a4f2b4 <blocksz@@Base+0xa2798c>
    aa10:	vst1.8	{d15-d16}, [r3 :128], r1
    aa14:	msreq	CPSR_, r3, lsr #3
    aa18:	stc2	10, cr15, [ip], {2}	; <UNPREDICTABLE>
    aa1c:			; <UNDEFINED> instruction: 0xf101fa22
    aa20:	b	111ad90 <blocksz@@Base+0x10f3468>
    aa24:			; <UNDEFINED> instruction: 0xf8d5040c
    aa28:	ldrmi	ip, [r3], -r4, rrx
    aa2c:	andeq	lr, r1, #68, 20	; 0x44000
    aa30:			; <UNDEFINED> instruction: 0xf8df6e2c
    aa34:			; <UNDEFINED> instruction: 0xf8cd16d0
    aa38:	strls	ip, [r0], #-4
    aa3c:			; <UNDEFINED> instruction: 0xf7f74479
    aa40:			; <UNDEFINED> instruction: 0xf8d8e822
    aa44:	blcs	56a4c <blocksz@@Base+0x2f124>
    aa48:	svcge	0x000ff77f
    aa4c:	ssateq	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    aa50:			; <UNDEFINED> instruction: 0xf7f64478
    aa54:	ldmdbls	r6, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
    aa58:	andeq	lr, fp, r6, lsl #22
    aa5c:	cdp2	0, 5, cr15, cr2, cr1, {0}
    aa60:	bhi	ffd04674 <blocksz@@Base+0xffcdcd4c>
    aa64:	ldrdcs	pc, [r0], -r8
    aa68:			; <UNDEFINED> instruction: 0x4649e693
    aa6c:			; <UNDEFINED> instruction: 0x4620465a
    aa70:	svc	0x0030f7f6
    aa74:	ldrdcc	pc, [r0], -r8
    aa78:	vstrle	d2, [r8, #-4]
    aa7c:	pkhtbeq	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    aa80:			; <UNDEFINED> instruction: 0xf7f64478
    aa84:	usub16mi	lr, r9, r8
    aa88:			; <UNDEFINED> instruction: 0xf0014620
    aa8c:	stmdbls	r8, {r0, r1, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    aa90:	stmdals	r7, {r1, r4, r5, r9, sl, lr}
    aa94:	mcr2	7, 6, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    aa98:	ldrdcc	pc, [r0], -r8
    aa9c:	strmi	r2, [r3], r1, lsl #22
    aaa0:	addshi	pc, sp, r0, asr #6
    aaa4:			; <UNDEFINED> instruction: 0x2668f8df
    aaa8:			; <UNDEFINED> instruction: 0xf8df2001
    aaac:	strcs	r1, [r8], #-1640	; 0xfffff998
    aab0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    aab4:	svc	0x00e6f7f6
    aab8:	svceq	0x0000f1bb
    aabc:	ldmge	r8!, {r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    aac0:	ldmdblt	sp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aac4:	ldrbmi	r4, [sl], -r9, asr #12
    aac8:			; <UNDEFINED> instruction: 0xf7f64620
    aacc:			; <UNDEFINED> instruction: 0xf8d8ef04
    aad0:	blcs	56ad8 <blocksz@@Base+0x2f1b0>
    aad4:			; <UNDEFINED> instruction: 0xf8dfdd08
    aad8:	ldrbtmi	r0, [r8], #-1600	; 0xfffff9c0
    aadc:	svc	0x004af7f6
    aae0:			; <UNDEFINED> instruction: 0x46204659
    aae4:	cdp2	0, 0, cr15, cr14, cr1, {0}
    aae8:	ldrdeq	lr, [r7, -sp]
    aaec:	bvs	dc3bc <blocksz@@Base+0xb4a94>
    aaf0:			; <UNDEFINED> instruction: 0xff8ef7f9
    aaf4:	ldrdcc	pc, [r0], -r8
    aaf8:	strmi	r2, [r3], r1, lsl #22
    aafc:			; <UNDEFINED> instruction: 0xf8dfdd6f
    ab00:	andcs	r2, r1, ip, lsl r6
    ab04:			; <UNDEFINED> instruction: 0x1618f8df
    ab08:	ldrbtmi	r2, [sl], #-1032	; 0xfffffbf8
    ab0c:			; <UNDEFINED> instruction: 0xf7f64479
    ab10:			; <UNDEFINED> instruction: 0xf1bbefba
    ab14:			; <UNDEFINED> instruction: 0xf43e0f00
    ab18:			; <UNDEFINED> instruction: 0xf7fea8cb
    ab1c:	strcs	fp, [r7], #-2352	; 0xfffff6d0
    ab20:	bleq	86c64 <blocksz@@Base+0x5f33c>
    ab24:	stmdblt	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ab28:	strbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    ab2c:			; <UNDEFINED> instruction: 0xf8d52001
    ab30:			; <UNDEFINED> instruction: 0xf8dfc05c
    ab34:			; <UNDEFINED> instruction: 0xf85ae5c0
    ab38:	stcvs	0, cr3, [r9, #12]!
    ab3c:	ldrhmi	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    ab40:			; <UNDEFINED> instruction: 0xf85a681a
    ab44:	blx	316b84 <blocksz@@Base+0x2ef25c>
    ab48:			; <UNDEFINED> instruction: 0xf1a2f702
    ab4c:	blx	4dbd4 <blocksz@@Base+0x262ac>
    ab50:	b	1409b88 <blocksz@@Base+0x13e2260>
    ab54:	b	11d646c <blocksz@@Base+0x11aeb44>
    ab58:	strtls	r0, [r3], #-1036	; 0xfffffbf4
    ab5c:			; <UNDEFINED> instruction: 0xf1c2681f
    ab60:	blls	8cbbe8 <blocksz@@Base+0x8a42c0>
    ab64:	vst1.8	{d15-d16}, [r4 :128], r1
    ab68:	andlt	pc, ip, sp, asr #17
    ab6c:			; <UNDEFINED> instruction: 0x93234323
    ab70:	vpmax.u8	d15, d2, d1
    ab74:	blls	a2f804 <blocksz@@Base+0xa07edc>
    ab78:	ldmib	sp, {r1, r8, r9, ip, pc}^
    ab7c:	bl	49380c <blocksz@@Base+0x46bee4>
    ab80:			; <UNDEFINED> instruction: 0xf143020e
    ab84:	ldrmi	r0, [ip], -r0, lsl #6
    ab88:			; <UNDEFINED> instruction: 0xf1c74613
    ab8c:	stmib	sp, {r5, r9}^
    ab90:	blx	117c40 <blocksz@@Base+0xf0318>
    ab94:	ldrmi	pc, [r9], -r2, lsl #4
    ab98:	rscsmi	r9, r9, fp, lsr #24
    ab9c:			; <UNDEFINED> instruction: 0xf1a74311
    aba0:	blx	90b428 <blocksz@@Base+0x8e3b00>
    aba4:	blx	9473b4 <blocksz@@Base+0x91fa8c>
    aba8:	movwmi	pc, #41735	; 0xa307	; <UNPREDICTABLE>
    abac:	cdpvs	14, 6, cr6, cr12, cr9, {1}
    abb0:			; <UNDEFINED> instruction: 0xf8df9100
    abb4:	strls	r1, [r1], #-1392	; 0xfffffa90
    abb8:			; <UNDEFINED> instruction: 0xf7f64479
    abbc:			; <UNDEFINED> instruction: 0xf8d8ef64
    abc0:	blcs	56bc8 <blocksz@@Base+0x2f2a0>
    abc4:	mcrge	7, 1, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    abc8:	ldrbeq	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    abcc:			; <UNDEFINED> instruction: 0xf7f64478
    abd0:	blls	a46720 <blocksz@@Base+0xa1edf8>
    abd4:	ldmne	r0!, {r0, r3, r4, r6, r9, sl, lr}^
    abd8:	ldc2	0, cr15, [r4, #4]
    abdc:	strcs	lr, [r8], #-1557	; 0xfffff9eb
    abe0:	svceq	0x0000f1bb
    abe4:	stmdage	r4!, {r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    abe8:	stmialt	r9, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    abec:			; <UNDEFINED> instruction: 0xf8dc6a62
    abf0:	addsmi	r3, sl, #16
    abf4:	svcge	0x00c7f47e
    abf8:	ldmdbls	r6, {r2, r6, sl, sp, lr, pc}
    abfc:			; <UNDEFINED> instruction: 0x4620465a
    ac00:	mcr	7, 3, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    ac04:	ldrdcc	pc, [r0], -r8
    ac08:	vstrle	d2, [r8, #-4]
    ac0c:	ldreq	pc, [ip, #-2271]	; 0xfffff721
    ac10:			; <UNDEFINED> instruction: 0xf7f64478
    ac14:			; <UNDEFINED> instruction: 0x4659eeb0
    ac18:			; <UNDEFINED> instruction: 0xf0014620
    ac1c:			; <UNDEFINED> instruction: 0xf8d9fd73
    ac20:	ldrtmi	r3, [r2], -r0
    ac24:	stmdals	r7, {r3, r8, fp, ip, pc}
    ac28:	mrc2	7, 7, pc, cr2, cr9, {7}
    ac2c:	ldrdcc	pc, [r0], -r8
    ac30:	strmi	r2, [r3], r1, lsl #22
    ac34:	cmnhi	ip, r0, asr #6	; <UNPREDICTABLE>
    ac38:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    ac3c:			; <UNDEFINED> instruction: 0xf8df2001
    ac40:	strcs	r1, [r4], #-1268	; 0xfffffb0c
    ac44:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    ac48:	svc	0x001cf7f6
    ac4c:	svceq	0x0000f1bb
    ac50:	stmdage	lr!, {r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    ac54:	ldmlt	r3, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac58:			; <UNDEFINED> instruction: 0x465a9916
    ac5c:			; <UNDEFINED> instruction: 0xf7f64620
    ac60:			; <UNDEFINED> instruction: 0xf8d8ee3a
    ac64:	blcs	56c6c <blocksz@@Base+0x2f344>
    ac68:			; <UNDEFINED> instruction: 0xf8dfdd08
    ac6c:	ldrbtmi	r0, [r8], #-1228	; 0xfffffb34
    ac70:	mcr	7, 4, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
    ac74:			; <UNDEFINED> instruction: 0x46204659
    ac78:	stc2l	0, cr15, [r4, #-4]
    ac7c:	ldrdcc	pc, [r0], -r9
    ac80:	stmdbls	r8, {r1, r4, r5, r9, sl, lr}
    ac84:			; <UNDEFINED> instruction: 0xf7f99807
    ac88:			; <UNDEFINED> instruction: 0xf8d8fec3
    ac8c:	blcs	56c94 <blocksz@@Base+0x2f36c>
    ac90:	vmax.u8	d20, d16, d3
    ac94:			; <UNDEFINED> instruction: 0xf8df81a4
    ac98:	andcs	r2, r1, r4, lsr #9
    ac9c:	strtne	pc, [r0], #2271	; 0x8df
    aca0:	ldrbtmi	r2, [sl], #-1031	; 0xfffffbf9
    aca4:			; <UNDEFINED> instruction: 0xf7f64479
    aca8:			; <UNDEFINED> instruction: 0xf1bbeeee
    acac:			; <UNDEFINED> instruction: 0xf43d0f00
    acb0:			; <UNDEFINED> instruction: 0xf7feafff
    acb4:			; <UNDEFINED> instruction: 0xf8d8b864
    acb8:	blcs	56cc0 <blocksz@@Base+0x2f398>
    acbc:	svcge	0x00f8f77d
    acc0:	strcs	pc, [r0], #2271	; 0x8df
    acc4:			; <UNDEFINED> instruction: 0xf8df447a
    acc8:	andcs	r1, r1, r0, lsl #9
    accc:	ldrbtmi	r2, [r9], #-1033	; 0xfffffbf7
    acd0:	mrc	7, 6, APSR_nzcv, cr8, cr6, {7}
    acd4:	svceq	0x0000f1bb
    acd8:	svcge	0x00eaf43d
    acdc:	stmdalt	pc, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    ace0:			; <UNDEFINED> instruction: 0x46399c16
    ace4:			; <UNDEFINED> instruction: 0x46224658
    ace8:	ldcl	7, cr15, [r4, #984]!	; 0x3d8
    acec:	ldrdcc	pc, [r0], -r8
    acf0:	vstrle	d2, [r8, #-4]
    acf4:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    acf8:			; <UNDEFINED> instruction: 0xf7f64478
    acfc:			; <UNDEFINED> instruction: 0x4621ee3c
    ad00:			; <UNDEFINED> instruction: 0xf0014658
    ad04:			; <UNDEFINED> instruction: 0xf8d9fcff
    ad08:	ldrtmi	r3, [r2], -r0
    ad0c:	stmdals	r7, {r3, r8, fp, ip, pc}
    ad10:	mrc2	7, 3, pc, cr14, cr9, {7}
    ad14:	ldrdcc	pc, [r0], -r8
    ad18:	strmi	r2, [r3], r1, lsl #22
    ad1c:	cmnhi	r4, r0, asr #6	; <UNPREDICTABLE>
    ad20:	strtcs	pc, [ip], #-2271	; 0xfffff721
    ad24:			; <UNDEFINED> instruction: 0xf8df2001
    ad28:	ldrcs	r1, [r0], #-1068	; 0xfffffbd4
    ad2c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    ad30:	mcr	7, 5, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    ad34:	svceq	0x0000f1bb
    ad38:	svcge	0x00baf43d
    ad3c:	ldmdalt	pc, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    ad40:	ldrtmi	r9, [r1], -r7, lsl #22
    ad44:	eoreq	pc, r0, r3, lsl #2
    ad48:	blx	dc8d34 <blocksz@@Base+0xda140c>
    ad4c:	streq	pc, [r8], #-2271	; 0xfffff721
    ad50:			; <UNDEFINED> instruction: 0xf7f64478
    ad54:			; <UNDEFINED> instruction: 0x4659ee10
    ad58:			; <UNDEFINED> instruction: 0xf0014630
    ad5c:			; <UNDEFINED> instruction: 0xf8d8fcd3
    ad60:	blcs	56d68 <blocksz@@Base+0x2f440>
    ad64:	svcge	0x00a4f77d
    ad68:	strdcs	r4, [r1], -ip
    ad6c:	ldrbtmi	r4, [sl], #-2556	; 0xfffff604
    ad70:			; <UNDEFINED> instruction: 0xf7f64479
    ad74:			; <UNDEFINED> instruction: 0xf7fdee88
    ad78:	svcls	0x0016bf9b
    ad7c:	ldrdlt	pc, [r8], sp	; <UNPREDICTABLE>
    ad80:	blne	ff6f1228 <blocksz@@Base+0xff6c9900>
    ad84:	bne	16b0e5c <blocksz@@Base+0x1689534>
    ad88:	ldrtmi	r4, [r0], #-1625	; 0xfffff9a7
    ad8c:	stc	7, cr15, [r8, #984]	; 0x3d8
    ad90:	ldmdbls	r3!, {r1, r3, r4, r5, r9, sl, lr}
    ad94:			; <UNDEFINED> instruction: 0xf7f64658
    ad98:	stmdbvs	r2!, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    ad9c:	ldrtmi	r6, [sl], #-2147	; 0xfffff79d
    ada0:	ldrtmi	r6, [fp], #-290	; 0xfffffede
    ada4:	tstlt	r6, r3, rrx
    ada8:	ldrtmi	r6, [fp], #-2483	; 0xfffff64d
    adac:	blls	ca3480 <blocksz@@Base+0xc7bb58>
    adb0:	andle	r1, r6, r3, ror #17
    adb4:	ldmibvs	sl, {r0, r3, r4, r6, r8, fp, sp, lr}
    adb8:	strmi	r9, [r1], #-2070	; 0xfffff7ea
    adbc:	cmpvs	r9, r2, lsl #8
    adc0:			; <UNDEFINED> instruction: 0xf8d8619a
    adc4:	blcs	56dcc <blocksz@@Base+0x2f4a4>
    adc8:	stmiami	r6!, {r0, r1, r2, r8, sl, fp, ip, lr, pc}^
    adcc:			; <UNDEFINED> instruction: 0xf7f64478
    add0:	ldmdbls	r6, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    add4:			; <UNDEFINED> instruction: 0xf001982a
    add8:			; <UNDEFINED> instruction: 0xf8d9fc95
    addc:	ldrtmi	r3, [r2], -r0
    ade0:	stmdals	r7, {r3, r8, fp, ip, pc}
    ade4:	mrc2	7, 0, pc, cr4, cr9, {7}
    ade8:	ldrdcc	pc, [r0], -r8
    adec:	strmi	r2, [r3], r1, lsl #22
    adf0:	adchi	pc, r5, r0, asr #6
    adf4:	ldrbtmi	r4, [sl], #-2780	; 0xfffff524
    adf8:	stmialt	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    adfc:			; <UNDEFINED> instruction: 0x91168ab3
    ae00:			; <UNDEFINED> instruction: 0xf8d649da
    ae04:			; <UNDEFINED> instruction: 0x461cb018
    ae08:			; <UNDEFINED> instruction: 0xf8cd4479
    ae0c:	smlawtls	r8, r8, r0, sl
    ae10:	strls	r4, [sl, #-1738]!	; 0xfffff936
    ae14:	and	r4, r4, r1, asr #13
    ae18:	ldmdble	sp, {r0, r1, r5, r7, r8, sl, lr}
    ae1c:	ldmdbcs	r0!, {r0, r3, r5, fp, sp, lr}
    ae20:	ldmdbne	r5!, {r1, r3, r4, fp, ip, lr, pc}
    ae24:	stmdavs	r9!, {r0, r1, r2, r3, r5, r6, fp, sp, lr}
    ae28:	stmdaeq	r7, {r2, r8, r9, fp, sp, lr, pc}
    ae2c:	svclt	0x00182930
    ae30:	mvnsle	r4, r4, asr #12
    ae34:			; <UNDEFINED> instruction: 0xf8dabb52
    ae38:	bl	192e40 <blocksz@@Base+0x16b518>
    ae3c:	blls	58b264 <blocksz@@Base+0x56393c>
    ae40:	blne	49c6e8 <blocksz@@Base+0x474dc0>
    ae44:	bleq	205cf8 <blocksz@@Base+0x1de3d0>
    ae48:	movwcc	r1, #7122	; 0x1bd2
    ae4c:			; <UNDEFINED> instruction: 0xf7f69316
    ae50:			; <UNDEFINED> instruction: 0xf8d9ed28
    ae54:	ldrb	r2, [pc, r0]
    ae58:	bcs	6da2c <blocksz@@Base+0x46104>
    ae5c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    ae60:			; <UNDEFINED> instruction: 0xf04346c8
    ae64:	ldrbmi	r0, [r1], r1, lsl #6
    ae68:			; <UNDEFINED> instruction: 0xf8dd9d2a
    ae6c:			; <UNDEFINED> instruction: 0xf8c6a0c8
    ae70:	ldrtvc	fp, [r1], #24
    ae74:	ldrbtvc	r8, [r1], #755	; 0x2f3
    ae78:	blls	5c1ec4 <blocksz@@Base+0x59a59c>
    ae7c:			; <UNDEFINED> instruction: 0xf47f2b00
    ae80:	mulcs	r3, r7, ip
    ae84:	bleq	86fc8 <blocksz@@Base+0x5f6a0>
    ae88:	blt	fe308e88 <blocksz@@Base+0xfe2e1560>
    ae8c:	cmpeq	sl, r4, lsl #2	; <UNPREDICTABLE>
    ae90:			; <UNDEFINED> instruction: 0x2058f895
    ae94:	stmdals	r8!, {r0, r4, r5, sl, lr}
    ae98:	stc2	0, cr15, [r2], #4
    ae9c:	ldmmi	r4!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    aea0:			; <UNDEFINED> instruction: 0xf7f64478
    aea4:			; <UNDEFINED> instruction: 0xf8d9ed68
    aea8:	ldrtmi	r1, [r0], -r0
    aeac:	stc2	0, cr15, [sl], #-4
    aeb0:	blcs	31b10 <blocksz@@Base+0xa1e8>
    aeb4:	cfldrdge	mvd15, [ip], #-508	; 0xfffffe04
    aeb8:	ldrdcc	pc, [r0], -r8
    aebc:			; <UNDEFINED> instruction: 0xdde02b01
    aec0:	andcs	r4, r1, ip, lsr #21
    aec4:	strmi	r4, [r3], ip, lsr #19
    aec8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    aecc:	ldcl	7, cr15, [sl, #984]	; 0x3d8
    aed0:			; <UNDEFINED> instruction: 0xf7fe2003
    aed4:			; <UNDEFINED> instruction: 0xf8d8ba66
    aed8:	blcs	56ee0 <blocksz@@Base+0x2f5b8>
    aedc:	mcrge	7, 7, pc, cr8, cr13, {3}	; <UNPREDICTABLE>
    aee0:	strmi	r4, [r3], r6, lsr #21
    aee4:			; <UNDEFINED> instruction: 0xf7ff447a
    aee8:	bmi	fe979ed4 <blocksz@@Base+0xfe9525ac>
    aeec:			; <UNDEFINED> instruction: 0xf7ff447a
    aef0:			; <UNDEFINED> instruction: 0xf7f6b85c
    aef4:	stmiami	r3!, {r3, r8, sl, fp, sp, lr, pc}
    aef8:			; <UNDEFINED> instruction: 0xf7f64478
    aefc:			; <UNDEFINED> instruction: 0x4621ed3c
    af00:			; <UNDEFINED> instruction: 0xf0019832
    af04:			; <UNDEFINED> instruction: 0xf7fffbff
    af08:	andcs	fp, r9, lr, ror #22
    af0c:	blt	1288f0c <blocksz@@Base+0x12615e4>
    af10:	ldrdcc	pc, [r0], -r9
    af14:	stmdbls	r8, {r1, r4, r5, r9, sl, lr}
    af18:			; <UNDEFINED> instruction: 0xf7f99807
    af1c:			; <UNDEFINED> instruction: 0xf8d8fd79
    af20:	blcs	56f28 <blocksz@@Base+0x2f600>
    af24:	vmax.u8	d20, d16, d3
    af28:	bmi	fe5eb1d8 <blocksz@@Base+0xfe5c38b0>
    af2c:	uxtab16	r4, sl, sl, ror #8
    af30:			; <UNDEFINED> instruction: 0xf1bb2404
    af34:			; <UNDEFINED> instruction: 0xf43d0f00
    af38:			; <UNDEFINED> instruction: 0xf7fdaebb
    af3c:	strcs	fp, [sp], #-3872	; 0xfffff0e0
    af40:	svceq	0x0000f1bb
    af44:	mrcge	4, 5, APSR_nzcv, cr4, cr13, {1}
    af48:	svclt	0x0019f7fd
    af4c:	ldrdcc	pc, [r0], -r9
    af50:	ldmdbls	r2!, {r3, r4, r5, r9, sl, lr}
    af54:	blne	6f17b4 <blocksz@@Base+0x6c9e8c>
    af58:	bne	fe69c024 <blocksz@@Base+0xfe6746fc>
    af5c:	stc	7, cr15, [r0], #984	; 0x3d8
    af60:	ldmdbvs	sl, {r3, r5, r8, r9, fp, ip, pc}
    af64:	ldmdavs	fp, {r0, r3, r4, r9, sl, lr}^
    af68:	tstvs	sl, r2, lsl fp
    af6c:	subvs	r1, fp, fp, lsl fp
    af70:	blne	6e5644 <blocksz@@Base+0x6bdd1c>
    af74:			; <UNDEFINED> instruction: 0xf1bb61b3
    af78:	andle	r0, r9, r0, lsl #30
    af7c:			; <UNDEFINED> instruction: 0x2014f8db
    af80:			; <UNDEFINED> instruction: 0x3018f8db
    af84:			; <UNDEFINED> instruction: 0xf8cb1b12
    af88:	blne	6d2fe0 <blocksz@@Base+0x6ab6b8>
    af8c:	andscc	pc, r8, fp, asr #17
    af90:	ldrdcc	pc, [r0], -r8
    af94:	vstrle	d2, [r7, #-4]
    af98:	ldrbtmi	r4, [r8], #-2172	; 0xfffff784
    af9c:	stcl	7, cr15, [sl], #984	; 0x3d8
    afa0:	ldrtmi	r4, [r8], -r1, lsr #12
    afa4:	blx	febc6fb2 <blocksz@@Base+0xfeb9f68a>
    afa8:	ldrdcc	pc, [r0], -r9
    afac:	stmdbls	r8, {r1, r4, r5, r9, sl, lr}
    afb0:			; <UNDEFINED> instruction: 0xf7f99807
    afb4:			; <UNDEFINED> instruction: 0xf8d8fd2d
    afb8:	blcs	56fc0 <blocksz@@Base+0x2f698>
    afbc:	ldcle	6, cr4, [r5, #-524]	; 0xfffffdf4
    afc0:	ldrbtmi	r4, [sl], #-2675	; 0xfffff58d
    afc4:	bllt	fe2c8fc8 <blocksz@@Base+0xfe2a16a0>
    afc8:	stmdane	r1!, {r0, r1, r3, r4, r8, r9, fp, ip}
    afcc:	blls	a11f3c <blocksz@@Base+0x9ea614>
    afd0:			; <UNDEFINED> instruction: 0x46184431
    afd4:			; <UNDEFINED> instruction: 0xf7f64430
    afd8:			; <UNDEFINED> instruction: 0xf7ffec64
    afdc:	strcs	fp, [r7], #-2795	; 0xfffff515
    afe0:	svceq	0x0000f1bb
    afe4:	mcrge	4, 3, pc, cr4, cr13, {1}	; <UNPREDICTABLE>
    afe8:	mcrlt	7, 6, pc, cr9, cr13, {7}	; <UNPREDICTABLE>
    afec:			; <UNDEFINED> instruction: 0xf1bb240c
    aff0:			; <UNDEFINED> instruction: 0xf43d0f00
    aff4:			; <UNDEFINED> instruction: 0xf7fdaf12
    aff8:	strcs	fp, [lr], #-3778	; 0xfffff13e
    affc:	svceq	0x0000f1bb
    b000:	mrcge	4, 2, APSR_nzcv, cr6, cr13, {1}
    b004:	mrclt	7, 5, APSR_nzcv, cr11, cr13, {7}
    b008:			; <UNDEFINED> instruction: 0xf1bb2410
    b00c:			; <UNDEFINED> instruction: 0xf43d0f00
    b010:			; <UNDEFINED> instruction: 0xf7fdae4f
    b014:	bls	5baaec <blocksz@@Base+0x5931c4>
    b018:			; <UNDEFINED> instruction: 0x462118f0
    b01c:			; <UNDEFINED> instruction: 0xf7f61ad2
    b020:	svcls	0x0028ec40
    b024:	strtmi	r9, [r0], -sl, lsr #18
    b028:			; <UNDEFINED> instruction: 0xf7f6463a
    b02c:			; <UNDEFINED> instruction: 0xf8d8ec54
    b030:			; <UNDEFINED> instruction: 0xf8d92000
    b034:	bcs	570ac <blocksz@@Base+0x2f784>
    b038:			; <UNDEFINED> instruction: 0xf8c9443b
    b03c:	stcle	0, cr3, [r7, #-112]	; 0xffffff90
    b040:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
    b044:	ldc	7, cr15, [r6], {246}	; 0xf6
    b048:			; <UNDEFINED> instruction: 0x46204639
    b04c:	blx	16c705a <blocksz@@Base+0x169f732>
    b050:	ldmdbhi	r8, {r1, r3, r5, r8, r9, fp, ip, pc}
    b054:			; <UNDEFINED> instruction: 0xf7f63008
    b058:			; <UNDEFINED> instruction: 0xb108ec9a
    b05c:	stc	7, cr15, [lr], #-984	; 0xfffffc28
    b060:			; <UNDEFINED> instruction: 0x46329b16
    b064:	stmdals	r7, {r3, r8, fp, ip, pc}
    b068:	ldc2l	7, cr15, [r2], {249}	; 0xf9
    b06c:	ldrdcc	pc, [r0], -r8
    b070:	strmi	r2, [r3], r1, lsl #22
    b074:	bmi	12424a4 <blocksz@@Base+0x121ab7c>
    b078:			; <UNDEFINED> instruction: 0xf7ff447a
    b07c:	strcs	fp, [r9], #-2794	; 0xfffff516
    b080:	svceq	0x0000f1bb
    b084:	mcrge	4, 6, pc, cr9, cr13, {1}	; <UNPREDICTABLE>
    b088:	mrclt	7, 3, APSR_nzcv, cr9, cr13, {7}
    b08c:			; <UNDEFINED> instruction: 0xf1bb240f
    b090:			; <UNDEFINED> instruction: 0xf43d0f00
    b094:			; <UNDEFINED> instruction: 0xf7fdae0d
    b098:	svclt	0x0000be72
    b09c:	ldrdeq	r7, [r0], -r8
    b0a0:	andeq	r7, r0, r6, asr ip
    b0a4:	andeq	r7, r0, r0, asr sl
    b0a8:	muleq	r0, sl, sp
    b0ac:	andeq	r0, r0, r0, lsl #4
    b0b0:	andeq	r7, r0, ip, lsl r9
    b0b4:	andeq	r7, r0, r4, ror r7
    b0b8:	andeq	r7, r0, r2, lsl r9
    b0bc:	andeq	r7, r0, r2, lsr #15
    b0c0:	andeq	r7, r0, r4, lsl #15
    b0c4:	andeq	r7, r0, r2, ror r6
    b0c8:	andeq	r7, r0, r4, lsl r7
    b0cc:	ldrdeq	r7, [r0], -r8
    b0d0:	andeq	r7, r0, r4, ror #16
    b0d4:	andeq	r7, r0, lr, lsr r7
    b0d8:	andeq	r7, r0, ip, lsl #13
    b0dc:	andeq	r7, r0, sl, ror r5
    b0e0:	andeq	r7, r0, ip, lsl r6
    b0e4:	andeq	r7, r0, ip, lsl r5
    b0e8:			; <UNDEFINED> instruction: 0x000075be
    b0ec:	andeq	r7, r0, r8, ror #23
    b0f0:	andeq	r0, r0, r0, lsr #3
    b0f4:	ldrdeq	r0, [r0], -ip
    b0f8:	andeq	r7, r0, sl, ror #8
    b0fc:	andeq	r7, r0, lr, lsr #12
    b100:	andeq	r7, r0, r0, lsr #23
    b104:	muleq	r0, r4, r3
    b108:	andeq	r7, r0, r8, asr r5
    b10c:	andeq	r7, r0, r4, lsl #11
    b110:	andeq	r7, r0, r8, ror #8
    b114:	andeq	r7, r0, r6, asr #16
    b118:	andeq	r7, r0, sl, lsr #10
    b11c:	andeq	r7, r0, lr, lsl #8
    b120:	andeq	r7, r0, ip, ror #15
    b124:	andeq	r7, r0, r8, lsl r2
    b128:	ldrdeq	r7, [r0], -ip
    b12c:	strdeq	r7, [r0], -r4
    b130:	ldrdeq	r7, [r0], -r4
    b134:	andeq	r7, r0, r2, lsr #4
    b138:	muleq	r0, r6, r3
    b13c:	andeq	r7, r0, r6, ror r2
    b140:	andeq	r7, r0, r4, asr #3
    b144:	andeq	r7, r0, r0, lsl #2
    b148:	muleq	r0, sl, r1
    b14c:	andeq	r7, r0, ip, lsl #6
    b150:	andeq	r7, r0, ip, ror #3
    b154:	andeq	r7, r0, sl, lsr r1
    b158:	ldrdeq	r7, [r0], -ip
    b15c:	andeq	r7, r0, r6, asr r0
    b160:	strdeq	r7, [r0], -ip
    b164:	andeq	r7, r0, ip, asr r7
    b168:	andeq	r6, r0, r2, asr #31
    b16c:	andeq	r7, r0, r4, asr #13
    b170:	andeq	r7, r0, r4, ror #2
    b174:	andeq	r7, r0, r0, asr r0
    b178:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    b17c:	andeq	r6, r0, r0, ror #29
    b180:	ldrdeq	r6, [r0], -r8
    b184:	andeq	r7, r0, ip, lsl #2
    b188:	andeq	r6, r0, ip, ror #31
    b18c:			; <UNDEFINED> instruction: 0x000072ba
    b190:			; <UNDEFINED> instruction: 0x00006eba
    b194:	andeq	r7, r0, r6, ror #3
    b198:	andeq	r7, r0, ip, ror #1
    b19c:	andeq	r0, r0, r0
    b1a0:	svcmi	0x00f0e92d
    b1a4:			; <UNDEFINED> instruction: 0xf8dfb085
    b1a8:	movwcs	fp, #324	; 0x144
    b1ac:	pkhtbmi	r4, r1, r0, asr #20
    b1b0:	ldmdbmi	r0, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    b1b4:	tstls	r3, r9, ror r4
    b1b8:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    b1bc:			; <UNDEFINED> instruction: 0xf8d29202
    b1c0:	ldrbmi	ip, [sl], -r0
    b1c4:			; <UNDEFINED> instruction: 0x4613469b
    b1c8:	svceq	0x0000f1b9
    b1cc:	bmi	12bf340 <blocksz@@Base+0x1297a18>
    b1d0:	beq	47314 <blocksz@@Base+0x1f9ec>
    b1d4:			; <UNDEFINED> instruction: 0x464c4650
    b1d8:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    b1dc:	stmdbvs	r1!, {r1, r2, r5, sp, lr, pc}
    b1e0:	ldrdcs	pc, [r0], -r8
    b1e4:			; <UNDEFINED> instruction: 0xe014f8d4
    b1e8:			; <UNDEFINED> instruction: 0xf8d81a8e
    b1ec:	bl	1b93204 <blocksz@@Base+0x1b6b8dc>
    b1f0:	cdpcs	7, 0, cr0, cr1, cr2, {0}
    b1f4:	andeq	pc, r0, #-1073741795	; 0xc000001d
    b1f8:	andeq	lr, r5, #160, 22	; 0x28000
    b1fc:			; <UNDEFINED> instruction: 0xf282fab2
    b200:			; <UNDEFINED> instruction: 0x2101bfb4
    b204:	stfcss	f2, [r0, #-0]
    b208:	strmi	fp, [sp], -ip, lsl #30
    b20c:	ldmdbeq	r2, {r8, sl, sp}^
    b210:	svclt	0x00082800
    b214:	bllt	f53a1c <blocksz@@Base+0xf2c0f4>
    b218:	svclt	0x001f4211
    b21c:			; <UNDEFINED> instruction: 0xf04f68e2
    b220:	b	108da2c <blocksz@@Base+0x1066104>
    b224:	rscvs	r0, r2, sl, lsl #4
    b228:			; <UNDEFINED> instruction: 0xb3246864
    b22c:	strhcs	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    b230:	bcs	6e5fcc <blocksz@@Base+0x6be6a4>
    b234:	stmiavs	r2!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}^
    b238:	tsteq	r1, r2	; <UNPREDICTABLE>
    b23c:	bicle	r4, lr, r1, lsl #6
    b240:	andeq	pc, r1, #66	; 0x42
    b244:	rscvs	r4, r2, r8, lsr #12
    b248:	svceq	0x0000f1bc
    b24c:	strtmi	sp, [sl], -r7, asr #1
    b250:	andcs	r9, r1, r3, lsl #18
    b254:			; <UNDEFINED> instruction: 0xf7f69301
    b258:	blls	c62b8 <blocksz@@Base+0x9e990>
    b25c:	blvs	195cb04 <blocksz@@Base+0x19351dc>
    b260:	ldrdgt	pc, [r0], -r3
    b264:	ldr	r9, [sl, r1, lsl #22]!
    b268:			; <UNDEFINED> instruction: 0xf04268e2
    b26c:	rscvs	r0, r2, r1, lsl #4
    b270:	stccs	8, cr6, [r0], {100}	; 0x64
    b274:			; <UNDEFINED> instruction: 0xf1bad1da
    b278:	andsle	r0, r6, r0, lsl #30
    b27c:	bleq	876b0 <blocksz@@Base+0x5fd88>
    b280:	svceq	0x0000f1b9
    b284:	ldrbmi	sp, [fp], -r3, lsr #3
    b288:	svceq	0x0000f1bc
    b28c:			; <UNDEFINED> instruction: 0xf1bcd010
    b290:	svclt	0x00180f00
    b294:	vstrle	d2, [fp, #-4]
    b298:			; <UNDEFINED> instruction: 0x461a4918
    b29c:	ldrbtmi	r2, [r9], #-1
    b2a0:	pop	{r0, r2, ip, sp, pc}
    b2a4:			; <UNDEFINED> instruction: 0xf7f64ff0
    b2a8:			; <UNDEFINED> instruction: 0xf1bcbbeb
    b2ac:	tstle	r2, r0, lsl #30
    b2b0:	pop	{r0, r2, ip, sp, pc}
    b2b4:	ldcmi	15, cr8, [r2], {240}	; 0xf0
    b2b8:			; <UNDEFINED> instruction: 0x464d465e
    b2bc:	and	r4, r1, ip, ror r4
    b2c0:	cmnlt	sp, sp, ror #16
    b2c4:	blcs	26078 <_IO_stdin_used@@Base+0x14bc0>
    b2c8:	stmiavs	fp!, {r1, r3, r4, r5, r6, r7, ip, lr, pc}^
    b2cc:	ldrbtle	r0, [r7], #2011	; 0x7db
    b2d0:	strtmi	r6, [r1], -sl, lsr #17
    b2d4:			; <UNDEFINED> instruction: 0xf7f62001
    b2d8:	stmdavs	sp!, {r1, r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    b2dc:	mvnsle	r2, r0, lsl #26
    b2e0:	ldrtmi	r9, [r3], -r2, lsl #20
    b2e4:	ldrdgt	pc, [r0], -r2
    b2e8:	svclt	0x0000e7d1
    b2ec:	andeq	fp, r1, ip, lsr #24
    b2f0:	andeq	r0, r0, ip, asr r1
    b2f4:	andeq	r7, r0, r4, lsl #10
    b2f8:	andeq	r0, r0, ip, lsr r1
    b2fc:	andeq	r7, r0, r2, asr r4
    b300:	andeq	r7, r0, r8, lsl r4
    b304:	svcmi	0x00f0e92d
    b308:	ldcmi	6, cr4, [r3, #88]	; 0x58
    b30c:			; <UNDEFINED> instruction: 0xf8df4698
    b310:	strmi	sl, [r1], ip, asr #4
    b314:	svcmi	0x0092447d
    b318:			; <UNDEFINED> instruction: 0xb09944fa
    b31c:	stcge	13, cr12, [fp], {15}
    b320:	andvc	pc, r7, sl, asr r8	; <UNPREDICTABLE>
    b324:	ldclvc	6, cr15, [pc], #276	; b440 <ntfs_mst_pre_write_fixup@plt+0x98f0>
    b328:	lfmvs	f7, 1, [r5], {193}	; 0xc1
    b32c:	cdpmi	2, 15, cr15, cr11, cr9, {2}
    b330:	cdpvs	6, 10, cr15, cr14, cr15, {6}
    b334:	blcs	647b78 <blocksz@@Base+0x620250>
    b338:	blge	45aac <blocksz@@Base+0x1e184>
    b33c:	bl	5b0f68 <blocksz@@Base+0x589640>
    b340:	strgt	r0, [pc], #-1804	; b348 <ntfs_mst_pre_write_fixup@plt+0x97f8>
    b344:	movweq	lr, #60232	; 0xeb48
    b348:	stcgt	3, cr9, [pc, #-28]	; b334 <ntfs_mst_pre_write_fixup@plt+0x97e4>
    b34c:	svcls	0x00099706
    b350:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
    b354:			; <UNDEFINED> instruction: 0xf8d7000f
    b358:	stm	r4, {lr, pc}
    b35c:			; <UNDEFINED> instruction: 0xf8cd000f
    b360:	ldmib	sp, {r2, r3, r4, r6, lr, pc}^
    b364:	strmi	r3, [r3, #1030]!	; 0x406
    b368:	ldrmi	fp, [sl, #3848]	; 0xf08
    b36c:	adcshi	pc, sp, r0, lsl #1
    b370:	vst2.<illegal width 64>	{d18-d21}, [pc], r9
    b374:	ldrtmi	r4, [r0], -r0, asr #4
    b378:	rsbcs	pc, r9, #203423744	; 0xc200000
    b37c:			; <UNDEFINED> instruction: 0xf6434641
    b380:			; <UNDEFINED> instruction: 0xf0052bb1
    b384:	vrecps.f32	<illegal reg q15.5>, q0, <illegal reg q12.5>
    b388:			; <UNDEFINED> instruction: 0xf6c361bd
    b38c:	vmla.f<illegal width 8>	d17, d0, d3[6]
    b390:			; <UNDEFINED> instruction: 0xf44f0b02
    b394:			; <UNDEFINED> instruction: 0xf64a75c8
    b398:	vmull.s8	q9, d1, d13
    b39c:			; <UNDEFINED> instruction: 0xf6483c23
    b3a0:	vceq.f32	d22, d27, d28
    b3a4:	vmvn.i16	q8, #4864	; 0x1300
    b3a8:	vpmax.s8	q11, <illegal reg q3.5>, <illegal reg q14.5>
    b3ac:	vrshr.s64	d21, d25, #64
    b3b0:	blx	fe867d9e <blocksz@@Base+0xfe840476>
    b3b4:	vrhadd.s8	d19, d0, d0
    b3b8:	bleq	ff260294 <blocksz@@Base+0xff23896c>
    b3bc:	andseq	pc, r1, fp, lsl #22
    b3c0:			; <UNDEFINED> instruction: 0xf101fb05
    b3c4:	bl	1124dc <blocksz@@Base+0xeabb4>
    b3c8:	vshl.s8	q0, q2, <illegal reg q0.5>
    b3cc:	blx	feb260da <blocksz@@Base+0xfeafe7b2>
    b3d0:			; <UNDEFINED> instruction: 0xf04f1404
    b3d4:	sha1c.32	q8, q4, q10
    b3d8:	vorr.i32	d21, #95	; 0x0000005f
    b3dc:	bleq	190fb90 <blocksz@@Base+0x18e8268>
    b3e0:	andseq	pc, r4, lr, lsl #22
    b3e4:	cdpne	2, 6, cr15, cr13, cr0, {2}
    b3e8:	strlt	pc, [r4], #-2828	; 0xfffff4f4
    b3ec:	bvc	4a29c <blocksz@@Base+0x22974>
    b3f0:	bne	ff6c5d34 <blocksz@@Base+0xff69e40c>
    b3f4:	tsteq	sl, #3072	; 0xc00	; <UNPREDICTABLE>
    b3f8:	streq	lr, [sl], #2820	; 0xb04
    b3fc:	bl	12564 <_IO_stdin_used@@Base+0x10ac>
    b400:	blx	fe88b50a <blocksz@@Base+0xfe863be2>
    b404:	ldmdbeq	r2, {r9}^
    b408:	blx	39c462 <blocksz@@Base+0x374b3a>
    b40c:	blx	fe857c5e <blocksz@@Base+0xfe830336>
    b410:	stmdbeq	fp, {r2, r8, ip, sp}^
    b414:	tstmi	r3, #12, 22	; 0x3000	; <UNPREDICTABLE>
    b418:	stmibeq	fp, {r0, r1, r7, r8, r9, fp, ip, sp, pc}^
    b41c:	tstmi	r3, #5120	; 0x1400	; <UNPREDICTABLE>
    b420:	svclt	0x00183300
    b424:	cmnlt	fp, #67108864	; 0x4000000
    b428:			; <UNDEFINED> instruction: 0xf1022a3a
    b42c:	vrshl.s8	d0, d1, d0
    b430:	vhadd.s8	d24, d17, d8
    b434:			; <UNDEFINED> instruction: 0xf6c00a85
    b438:	blx	fea8dd4a <blocksz@@Base+0xfea66422>
    b43c:	bl	fe899c4c <blocksz@@Base+0xfe872324>
    b440:	bl	28c070 <blocksz@@Base+0x264748>
    b444:	b	13cdd98 <blocksz@@Base+0x13a6470>
    b448:	bl	ff291cb8 <blocksz@@Base+0xff26a390>
    b44c:	bne	feb4fd7c <blocksz@@Base+0xfeb28454>
    b450:	strls	sl, [r1], #-2840	; 0xfffff4e8
    b454:	beq	fe2c6068 <blocksz@@Base+0xfe29e740>
    b458:	strtmi	r4, [fp], -r2, asr #18
    b45c:			; <UNDEFINED> instruction: 0xf85a464a
    b460:	andcs	r4, r1, r4, lsr ip
    b464:	strls	r4, [r0], #-1145	; 0xfffffb87
    b468:	bl	349448 <blocksz@@Base+0x321b20>
    b46c:	bls	5f2098 <blocksz@@Base+0x5ca770>
    b470:	addsmi	r6, sl, #1769472	; 0x1b0000
    b474:	andslt	sp, r9, r7, ror #2
    b478:	svchi	0x00f0e8bd
    b47c:	movweq	pc, #12308	; 0x3014	; <UNPREDICTABLE>
    b480:	movwcs	fp, #7960	; 0x1f18
    b484:	bicle	r2, pc, r0, lsl #22
    b488:	svclt	0x00982a3b
    b48c:	ldmible	r0, {r0, r2, r4, r6, sl, fp, ip}^
    b490:	addeq	lr, r2, r2, lsl #22
    b494:	bicseq	pc, r7, r8, asr #4
    b498:	vaddl.s8	<illegal reg q9.5>, d29, d17
    b49c:	orrscs	r6, r9, #-1073741814	; 0xc000000a
    b4a0:	strbvs	pc, [r7, #-582]!	; 0xfffffdba	; <UNPREDICTABLE>
    b4a4:	smlatbvc	r0, r1, fp, pc	; <UNPREDICTABLE>
    b4a8:	strbvs	pc, [r6, #-710]!	; 0xfffffd3a	; <UNPREDICTABLE>
    b4ac:	sfmvc	f7, 3, [r4], {64}	; 0x40
    b4b0:	b	13dca38 <blocksz@@Base+0x13b5110>
    b4b4:			; <UNDEFINED> instruction: 0xf10111d1
    b4b8:	blx	da0be <blocksz@@Base+0xb2796>
    b4bc:			; <UNDEFINED> instruction: 0xf1a3f301
    b4c0:	blx	fe14c352 <blocksz@@Base+0xfe124a2a>
    b4c4:	b	13e2cd8 <blocksz@@Base+0x13bb3b0>
    b4c8:	bl	ff168c5c <blocksz@@Base+0xff141334>
    b4cc:	bl	fe88ca8c <blocksz@@Base+0xfe865164>
    b4d0:	ldmible	sp!, {r0, r2, r8, sl}
    b4d4:	ldrtmi	r9, [r2], -r1, lsl #2
    b4d8:	strbmi	r4, [r3], -r3, lsr #18
    b4dc:	andcs	r9, r1, r2, lsl #8
    b4e0:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    b4e4:	b	ff3c94c4 <blocksz@@Base+0xff3a1b9c>
    b4e8:			; <UNDEFINED> instruction: 0x4630e7b2
    b4ec:	movwcs	r4, #1601	; 0x641
    b4f0:	addvs	pc, r0, #-1879048188	; 0x90000004
    b4f4:	addseq	pc, r8, #192, 4
    b4f8:	cdp2	0, 11, cr15, cr14, cr5, {0}
    b4fc:	bicsmi	pc, lr, #1325400064	; 0x4f000000
    b500:	mvnne	pc, #196, 12	; 0xc400000
    b504:	stmdage	sl, {r0, r1, sl, lr}
    b508:			; <UNDEFINED> instruction: 0xf7f6930a
    b50c:	strbmi	lr, [sl], -lr, lsr #21
    b510:	strmi	r6, [r4], -r1, lsl #16
    b514:	andcs	r6, r1, r3, ror #17
    b518:	stmdavs	r5!, {r2, r8, ip, pc}^
    b51c:	strls	r4, [r3, #-2323]	; 0xfffff6ed
    b520:	stmiavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    b524:	stmdbvs	r5!, {r1, r8, sl, ip, pc}^
    b528:	strbvc	pc, [ip, #-517]!	; 0xfffffdfb	; <UNPREDICTABLE>
    b52c:	stmdbvs	r4!, {r0, r8, sl, ip, pc}
    b530:	bl	176998 <blocksz@@Base+0x14f070>
    b534:			; <UNDEFINED> instruction: 0xf8540484
    b538:	strls	r4, [r0], #-3124	; 0xfffff3cc
    b53c:	b	fe8c951c <blocksz@@Base+0xfe8a1bf4>
    b540:			; <UNDEFINED> instruction: 0x462ae794
    b544:			; <UNDEFINED> instruction: 0xf7f6e7a0
    b548:	svclt	0x0000e9de
    b54c:	andhi	pc, r0, pc, lsr #7
    b550:			; <UNDEFINED> instruction: 0xd6a7bffe
    b554:			; <UNDEFINED> instruction: 0x00988db3
    b558:	strdeq	fp, [r1], -r0
    b55c:	andeq	fp, r1, r4, asr #21
    b560:	andeq	r0, r0, r0, asr r1
    b564:	andeq	r7, r0, r0, lsl #6
    b568:	andeq	r7, r0, r2, asr r2
    b56c:	strdeq	r7, [r0], -r0
    b570:	mvnsmi	lr, sp, lsr #18
    b574:	ldrsbt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b578:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b57c:			; <UNDEFINED> instruction: 0xf85e44fe
    b580:	ldmib	r8, {r2, r3, pc}^
    b584:	bl	fec3d58c <blocksz@@Base+0xfec15c64>
    b588:	bl	184bdc0 <blocksz@@Base+0x1824498>
    b58c:	bcs	4c1b4 <blocksz@@Base+0x2488c>
    b590:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    b594:	blmi	5c2218 <blocksz@@Base+0x59a8f0>
    b598:	andcs	pc, r3, lr, asr r8	; <UNPREDICTABLE>
    b59c:	andcc	lr, r0, #3440640	; 0x348000
    b5a0:	bl	18520b8 <blocksz@@Base+0x182a790>
    b5a4:	cfstr32cs	mvfx0, [r1], {2}
    b5a8:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    b5ac:	blmi	4821f0 <blocksz@@Base+0x45a8c8>
    b5b0:	andcs	pc, r3, lr, asr r8	; <UNPREDICTABLE>
    b5b4:	andcc	lr, r0, #3440640	; 0x348000
    b5b8:	bl	18520d8 <blocksz@@Base+0x182a7b0>
    b5bc:	cdpcs	7, 0, cr0, cr1, cr2, {0}
    b5c0:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
    b5c4:	stmdami	ip, {r0, r1, r3, r8, r9, fp, ip, lr, pc}
    b5c8:	pop	{r3, r4, r5, r6, sl, lr}
    b5cc:	stmdami	fp, {r4, r5, r6, r7, r8, pc}
    b5d0:	pop	{r3, r4, r5, r6, sl, lr}
    b5d4:	stmdami	sl, {r4, r5, r6, r7, r8, pc}
    b5d8:	pop	{r3, r4, r5, r6, sl, lr}
    b5dc:	stmdami	r9, {r4, r5, r6, r7, r8, pc}
    b5e0:	pop	{r3, r4, r5, r6, sl, lr}
    b5e4:	svclt	0x000081f0
    b5e8:	andeq	fp, r1, r0, ror #16
    b5ec:	andeq	r0, r0, ip, asr #2
    b5f0:	andeq	r0, r0, ip, lsr r1
    b5f4:	andeq	r0, r0, r4, asr #3
    b5f8:	ldrdeq	r7, [r0], -r4
    b5fc:	andeq	r7, r0, r0, asr #3
    b600:	andeq	r7, r0, r0, lsr #3
    b604:	andeq	r7, r0, r0, lsr #3
    b608:			; <UNDEFINED> instruction: 0x460cb5f0
    b60c:	addlt	r4, r5, sl, asr sp
    b610:	ldrbtmi	r4, [sp], #-2906	; 0xfffff4a6
    b614:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    b618:	teqle	r4, r0, lsl #22
    b61c:	stmiapl	fp!, {r3, r4, r6, r8, r9, fp, lr}^
    b620:	cmnlt	r3, #1769472	; 0x1b0000
    b624:	stmiavs	pc, {r1, r2, r3, r7, fp, sp, lr}^	; <UNPREDICTABLE>
    b628:			; <UNDEFINED> instruction: 0x46394630
    b62c:			; <UNDEFINED> instruction: 0xffa0f7ff
    b630:	stmiapl	sp!, {r2, r4, r6, r8, r9, fp, lr}^
    b634:	bne	1c656e0 <blocksz@@Base+0x1c3ddb8>
    b638:	addhi	pc, r6, r0, lsl #2
    b63c:	ldrdgt	pc, [r8, #-143]	; 0xffffff71
    b640:	strdls	r4, [r1, -ip]
    b644:	ldmdbmi	r1, {r1, r4, r5, r9, sl, lr}^
    b648:	andls	r4, r2, fp, lsr r6
    b64c:			; <UNDEFINED> instruction: 0xf8cd2001
    b650:	ldrbtmi	ip, [r9], #-0
    b654:	b	5c9634 <blocksz@@Base+0x5a1d0c>
    b658:	bvs	1925ef8 <blocksz@@Base+0x18fe5d0>
    b65c:			; <UNDEFINED> instruction: 0x46214630
    b660:			; <UNDEFINED> instruction: 0xff86f7ff
    b664:	bne	1c65710 <blocksz@@Base+0x1c3dde8>
    b668:	cfstrdmi	mvd13, [r9, #-468]	; 0xfffffe2c
    b66c:	tstls	r1, sp, ror r4
    b670:	stmdbmi	r8, {r1, r4, r5, r9, sl, lr}^
    b674:	andls	r4, r2, r3, lsr #12
    b678:	strls	r2, [r0, #-1]
    b67c:			; <UNDEFINED> instruction: 0xf7f64479
    b680:	andlt	lr, r5, r2, lsl #20
    b684:	stmdavs	sl, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    b688:	stmdbmi	r3, {r1, r2, r9, sl, lr}^
    b68c:	ldrbtmi	r2, [r9], #-1
    b690:	ldmib	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b694:	stmiahi	r2!, {r0, r6, r8, fp, lr}
    b698:	ldrbtmi	r2, [r9], #-1
    b69c:	ldmib	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6a0:	stmiahi	r2!, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    b6a4:	ldrbtmi	r2, [r9], #-1
    b6a8:	stmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6ac:	ldmdble	r8, {r0, r1, r9, sl, fp, sp}^
    b6b0:	stmiavs	r2!, {r2, r4, r5, r8, fp, lr}
    b6b4:	stmdapl	sp!, {r0, r1, r5, r6, r7, fp, sp, lr}^
    b6b8:	bne	1465764 <blocksz@@Base+0x143de3c>
    b6bc:	ldmdami	r9!, {r3, r6, sl, ip, lr, pc}
    b6c0:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    b6c4:	andcs	r0, r1, r0, lsl #2
    b6c8:	ldrbtmi	r4, [r9], #-2359	; 0xfffff6c9
    b6cc:	ldmib	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6d0:	andcs	r4, r1, r6, lsr r9
    b6d4:	ldrbtmi	r6, [r9], #-2338	; 0xfffff6de
    b6d8:	ldmib	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6dc:	bhi	fe89dbb4 <blocksz@@Base+0xfe87628c>
    b6e0:	ldrbtmi	r2, [r9], #-1
    b6e4:	stmib	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6e8:	bhi	ff89dbb8 <blocksz@@Base+0xff876290>
    b6ec:	ldrbtmi	r2, [r9], #-1
    b6f0:	stmib	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6f4:	blhi	89dbbc <blocksz@@Base+0x876294>
    b6f8:	ldrbtmi	r2, [r9], #-1
    b6fc:	stmib	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b700:	blhi	fe8ee68c <blocksz@@Base+0xfe8c6d64>
    b704:	blhi	1893710 <blocksz@@Base+0x186bde8>
    b708:	stmdbmi	ip!, {r8, ip, pc}
    b70c:			; <UNDEFINED> instruction: 0xf7f64479
    b710:	stmdavs	r9!, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    b714:	bvs	18e5fa4 <blocksz@@Base+0x18be67c>
    b718:	ldrle	r1, [pc], #-2641	; b720 <ntfs_mst_pre_write_fixup@plt+0x9bd0>
    b71c:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    b720:	smlabteq	r0, sp, r9, lr
    b724:	stmdbmi	r7!, {r0, sp}
    b728:			; <UNDEFINED> instruction: 0xf7f64479
    b72c:	stmiahi	r3!, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
    b730:	andcs	r4, r1, r5, lsr #18
    b734:	bpl	ff89c920 <blocksz@@Base+0xff874ff8>
    b738:	stmib	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b73c:	andlt	r2, r5, sl
    b740:	ldrhtmi	lr, [r0], #141	; 0x8d
    b744:	ldmdblt	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b748:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    b74c:			; <UNDEFINED> instruction: 0xe77844fc
    b750:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    b754:	ldcmi	7, cr14, [pc, #-724]	; b488 <ntfs_mst_pre_write_fixup@plt+0x9938>
    b758:			; <UNDEFINED> instruction: 0xe788447d
    b75c:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    b760:	ldmdbmi	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b764:	stmiavs	r3!, {r0, sp}^
    b768:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    b76c:	stmib	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b770:	stmiapl	sp!, {r2, r8, r9, fp, lr}^
    b774:	svclt	0x0000e7ac
    b778:	andeq	fp, r1, sl, asr #15
    b77c:	andeq	r0, r0, ip, asr r1
    b780:	andeq	r0, r0, r8, asr r1
    b784:	andeq	r0, r0, ip, asr #2
    b788:	andeq	r7, r0, r4, ror #2
    b78c:	andeq	r7, r0, r6, asr #5
    b790:	andeq	r7, r0, r8, lsr r1
    b794:	andeq	r7, r0, r8, asr #5
    b798:	andeq	r7, r0, sl, lsl r1
    b79c:	andeq	r7, r0, sl, lsr #2
    b7a0:	andeq	r7, r0, sl, lsr r1
    b7a4:	andeq	r7, r0, r4, ror #1
    b7a8:	andeq	r7, r0, lr, asr #2
    b7ac:	andeq	r7, r0, lr, ror #2
    b7b0:	andeq	r7, r0, lr, ror r1
    b7b4:	andeq	r7, r0, sl, lsl #3
    b7b8:	muleq	r0, r6, r1
    b7bc:	andeq	r7, r0, r0, lsr #3
    b7c0:	andeq	r7, r0, r6, lsl #1
    b7c4:	andeq	r7, r0, r8, lsr #3
    b7c8:	andeq	r7, r0, r8, asr #3
    b7cc:	andeq	r9, r0, r0, asr #21
    b7d0:			; <UNDEFINED> instruction: 0x00009aba
    b7d4:			; <UNDEFINED> instruction: 0x00009ab4
    b7d8:	andeq	r9, r0, lr, lsr #21
    b7dc:	muleq	r0, r2, r0
    b7e0:	blcs	65ff4 <blocksz@@Base+0x3e6cc>
    b7e4:	blcs	bf814 <blocksz@@Base+0x97eec>
    b7e8:	mvfhis	f5, f5
    b7ec:	vmovhi.8	d3[1], fp
    b7f0:	blcs	785c4 <blocksz@@Base+0x50c9c>
    b7f4:	movwcs	sp, #41	; 0x29
    b7f8:			; <UNDEFINED> instruction: 0x47704618
    b7fc:	bcs	96f00c <blocksz@@Base+0x9476e4>
    b800:	mcrhi	8, 2, sp, cr2, cr9, {7}
    b804:	ldmle	r6!, {r0, r2, r5, r9, fp, sp}^
    b808:			; <UNDEFINED> instruction: 0xf0128e82
    b80c:	mvnsle	r0, r7, lsl #2
    b810:	svchi	0x0004b430
    b814:	tstle	lr, r5, ror #14
    b818:	cmnlt	r1, r1, asr #20
    b81c:			; <UNDEFINED> instruction: 0xc018f8d0
    b820:	svccc	0x0080f5bc
    b824:	streq	pc, [r2, #-972]	; 0xfffffc34
    b828:	tstcs	r0, ip, lsr #30
    b82c:	stfcss	f2, [r0, #-4]
    b830:	tstcs	r0, r8, lsl pc
    b834:			; <UNDEFINED> instruction: 0x460bb9b9
    b838:	ldclt	6, cr4, [r0], #-96	; 0xffffffa0
    b83c:	blcs	5d604 <blocksz@@Base+0x35cdc>
    b840:	mcrhi	1, 6, sp, cr3, cr9, {6}
    b844:	bicsle	r2, r6, r0, lsl #22
    b848:	svchi	0x0043e7d1
    b84c:	bicsle	r2, r2, r0, lsl #22
    b850:	blcs	26164 <_IO_stdin_used@@Base+0x14cac>
    b854:	stmibvs	r3, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    b858:			; <UNDEFINED> instruction: 0xf0333b68
    b85c:	svclt	0x000c0308
    b860:	movwcs	r2, #769	; 0x301
    b864:	bcs	a0578c <blocksz@@Base+0x9dde64>
    b868:	svclt	0x00948ec1
    b86c:	strcs	r2, [r1, #-1280]	; 0xfffffb00
    b870:	svclt	0x00082900
    b874:	movtlt	r2, #21761	; 0x5501
    b878:	svchi	0x00402c27
    b87c:	strcs	fp, [r0, #-3988]	; 0xfffff06c
    b880:	stmdacs	r0, {r0, r8, sl, sp}
    b884:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    b888:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    b88c:	stmdacs	r0, {r2, r4, r6, r7, ip, lr, pc}
    b890:	adcmi	sp, r2, #210	; 0xd2
    b894:	bne	2fb4a4 <blocksz@@Base+0x2d3b7c>
    b898:			; <UNDEFINED> instruction: 0xf383fab3
    b89c:	sbcle	r0, fp, fp, asr r9
    b8a0:	stmne	fp, {r0, r3, r9, ip, lr, pc}
    b8a4:			; <UNDEFINED> instruction: 0xf0433b01
    b8a8:	movwcc	r0, #4871	; 0x1307
    b8ac:	blx	fecd2520 <blocksz@@Base+0xfecaabf8>
    b8b0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    b8b4:	stmdbne	r3, {r6, r7, r8, r9, sl, sp, lr, pc}
    b8b8:			; <UNDEFINED> instruction: 0xf0433b01
    b8bc:	movwcc	r0, #4871	; 0x1307
    b8c0:	blx	fecd2334 <blocksz@@Base+0xfecaaa0c>
    b8c4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    b8c8:			; <UNDEFINED> instruction: 0x462be7b6
    b8cc:	svclt	0x0000e7b4
    b8d0:			; <UNDEFINED> instruction: 0x4605b570
    b8d4:	blmi	49f120 <blocksz@@Base+0x4777f8>
    b8d8:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    b8dc:	stmiblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    b8e0:	ldrcc	r6, [r8, #-2284]	; 0xfffff714
    b8e4:			; <UNDEFINED> instruction: 0xf084fa15
    b8e8:			; <UNDEFINED> instruction: 0xf7ffb2a4
    b8ec:	ldmdblt	r0!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    b8f0:	ldmpl	r3!, {r2, r3, r8, r9, fp, lr}^
    b8f4:	mrccc	8, 1, r6, cr0, cr14, {0}
    b8f8:			; <UNDEFINED> instruction: 0xf7ffe002
    b8fc:	ldmdblt	r0!, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    b900:	adclt	r3, r4, #8, 8	; 0x8000000
    b904:	bl	15c3dc <blocksz@@Base+0x134ab4>
    b908:	ldmible	r6!, {r2}^
    b90c:	strtmi	r2, [r0], -r0, lsl #8
    b910:	stmdami	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    b914:			; <UNDEFINED> instruction: 0xf7f64478
    b918:	strb	lr, [r1, lr, lsr #16]!
    b91c:	andeq	fp, r1, r4, lsl #10
    b920:	andeq	r0, r0, r0, ror #3
    b924:	andeq	r0, r0, ip, lsl r2
    b928:	andeq	r7, r0, ip, asr r0
    b92c:	svcmi	0x00f0e92d
    b930:			; <UNDEFINED> instruction: 0xf8df4689
    b934:	umulllt	r8, r5, r0, r1
    b938:	bcs	1cd20 <_IO_stdin_used@@Base+0xb868>
    b93c:	ldmvs	r7, {r2, r3, r5, r6, ip, lr, pc}^
    b940:	cfmsub32hi	mvax4, mvfx4, mvfx4, mvfx3
    b944:	blx	7dd1a0 <blocksz@@Base+0x7b5878>
    b948:	ldmdblt	ip, {r0, r1, r2, r7, r9, fp, ip, sp, lr, pc}
    b94c:	svceq	0x0000f1ba
    b950:			; <UNDEFINED> instruction: 0x4654d051
    b954:			; <UNDEFINED> instruction: 0xf8584b5c
    b958:	ldmdavs	r3!, {r0, r1, sp, lr}
    b95c:	stmdbcs	pc!, {r0, r3, r4, r8, r9, fp, ip}	; <UNPREDICTABLE>
    b960:	stmdbne	sl!, {r0, r3, r6, r8, fp, ip, lr, pc}
    b964:	stmdacs	r0, {r4, r8, r9, fp, sp, lr}
    b968:			; <UNDEFINED> instruction: 0xf64fd069
    b96c:	strbmi	r7, [r0, #-3280]!	; 0xfffff330
    b970:			; <UNDEFINED> instruction: 0xf100b2bf
    b974:	ldmdale	fp!, {r4, r5, r9}^
    b978:	vrshr.s64	d4, d1, #64
    b97c:	blne	ff6ebbdc <blocksz@@Base+0xff6c42b4>
    b980:	bleq	87db4 <blocksz@@Base+0x6048c>
    b984:	blx	4dc9de <blocksz@@Base+0x4b50b6>
    b988:	bne	ff9485bc <blocksz@@Base+0xff920c94>
    b98c:	strmi	fp, [r2, #676]!	; 0x2a4
    b990:	blmi	13c0370 <blocksz@@Base+0x1398a48>
    b994:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    b998:	cmnlt	r3, fp, lsr r8
    b99c:	blne	4a5a6c <blocksz@@Base+0x47e144>
    b9a0:	ldmdble	ip!, {r0, r1, r2, r3, r5, r9, fp, sp}^
    b9a4:	vstrle	d2, [r6, #-4]
    b9a8:	strtmi	r4, [r3], -r9, asr #18
    b9ac:	andcs	r6, r1, sl, lsr #16
    b9b0:			; <UNDEFINED> instruction: 0xf7f64479
    b9b4:	bicslt	lr, r4, r8, ror #16
    b9b8:			; <UNDEFINED> instruction: 0xf8d9682a
    b9bc:	addsmi	r3, sl, #0
    b9c0:			; <UNDEFINED> instruction: 0xf8b9d915
    b9c4:	adcmi	r3, r3, #48	; 0x30
    b9c8:			; <UNDEFINED> instruction: 0xf109d011
    b9cc:	strtmi	r0, [r0], #-24	; 0xffffffe8
    b9d0:			; <UNDEFINED> instruction: 0xff06f7ff
    b9d4:	ldmdblt	r0, {r0, r1, r9, sl, lr}^
    b9d8:			; <UNDEFINED> instruction: 0xf8584a3e
    b9dc:	ldmdavs	r2, {r1, sp}
    b9e0:	subsle	r2, r3, r0, lsl #20
    b9e4:			; <UNDEFINED> instruction: 0x461c483c
    b9e8:			; <UNDEFINED> instruction: 0xf7f54478
    b9ec:	strtmi	lr, [r0], -r4, asr #31
    b9f0:	pop	{r0, r2, ip, sp, pc}
    b9f4:	bmi	d6f9bc <blocksz@@Base+0xd48094>
    b9f8:	ldrdcc	pc, [ip], -r9
    b9fc:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    ba00:	ldmdavs	r2, {r2, r3, r4, r7, r9, ip, sp, pc}
    ba04:	vldrle	s5, [r6, #4]
    ba08:	addslt	r4, fp, #52, 18	; 0xd0000
    ba0c:	andcs	r6, r1, sl, lsr #16
    ba10:			; <UNDEFINED> instruction: 0xf7f64479
    ba14:			; <UNDEFINED> instruction: 0xe7cee838
    ba18:	stmiavs	fp, {r2, r3, r5, r9, fp, lr}^
    ba1c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    ba20:	ldmdavs	r2, {r2, r3, r4, r7, r9, ip, sp, pc}
    ba24:			; <UNDEFINED> instruction: 0xdde22a01
    ba28:	addslt	r6, fp, #655360	; 0xa0000
    ba2c:	andcs	r4, r1, ip, lsr #18
    ba30:			; <UNDEFINED> instruction: 0xf7f64479
    ba34:	strtmi	lr, [r0], -r8, lsr #16
    ba38:	pop	{r0, r2, ip, sp, pc}
    ba3c:	stmdbmi	r9!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ba40:	stmdavs	sl!, {r0, sp}
    ba44:			; <UNDEFINED> instruction: 0xf7f64479
    ba48:			; <UNDEFINED> instruction: 0xf1bbe81e
    ba4c:	teqle	r4, r0, lsl #30
    ba50:	strcs	r4, [r0], #-2848	; 0xfffff4e0
    ba54:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    ba58:	blcs	25acc <_IO_stdin_used@@Base+0x14614>
    ba5c:	strbmi	sp, [r8], -r7, asr #3
    ba60:			; <UNDEFINED> instruction: 0xff36f7ff
    ba64:	stmdami	r0!, {r2, r9, sl, lr}
    ba68:			; <UNDEFINED> instruction: 0xf7f54478
    ba6c:	str	lr, [r2, r4, lsl #31]!
    ba70:	andcs	r4, r1, lr, lsl r9
    ba74:	ldrbmi	r9, [r4], -r0, lsl #8
    ba78:	ldrbtmi	r6, [r9], #-2091	; 0xfffff7d5
    ba7c:	stmda	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ba80:	adcmi	r3, r7, #47, 30	; 0xbc
    ba84:			; <UNDEFINED> instruction: 0x4654bfd8
    ba88:			; <UNDEFINED> instruction: 0xe782dd95
    ba8c:			; <UNDEFINED> instruction: 0xf7ff4648
    ba90:			; <UNDEFINED> instruction: 0x4604ff1f
    ba94:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    ba98:	svc	0x006cf7f5
    ba9c:	ldmdami	r5, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    baa0:			; <UNDEFINED> instruction: 0xf7f54478
    baa4:	ldmdavs	fp!, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    baa8:	ldmdami	r3, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    baac:	ldrbtmi	r9, [r8], #-515	; 0xfffffdfd
    bab0:	svc	0x0060f7f5
    bab4:	bls	e5b88 <blocksz@@Base+0xbe260>
    bab8:	ldmdami	r0, {r0, r5, r6, r8, r9, sl, sp, lr, pc}
    babc:			; <UNDEFINED> instruction: 0xf7f54478
    bac0:			; <UNDEFINED> instruction: 0xe7c5ef5a
    bac4:	andeq	fp, r1, r4, lsr #9
    bac8:	andeq	r0, r0, ip, lsl r2
    bacc:	andeq	r0, r0, ip, asr r1
    bad0:	andeq	r7, r0, ip, ror #1
    bad4:	andeq	r0, r0, r0, ror #3
    bad8:	andeq	r7, r0, ip, asr r1
    badc:	andeq	r7, r0, r8, asr #1
    bae0:	andeq	r7, r0, r4, ror #1
    bae4:	andeq	r6, r0, r8, asr pc
    bae8:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    baec:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    baf0:	andeq	r7, r0, r6, asr #1
    baf4:	andeq	r6, r0, r4, ror #31
    baf8:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    bafc:	andeq	r6, r0, ip, lsl #30
    bb00:	svcmi	0x00f0e92d
    bb04:			; <UNDEFINED> instruction: 0xf8d04605
    bb08:	addlt	r8, r9, r0
    bb0c:	strmi	r4, [pc], -r6, ror #25
    bb10:			; <UNDEFINED> instruction: 0xf1b8447c
    bb14:			; <UNDEFINED> instruction: 0xf0000f00
    bb18:	blvc	2ebf30 <blocksz@@Base+0x2c4608>
    bb1c:	stceq	0, cr15, [r1], {79}	; 0x4f
    bb20:			; <UNDEFINED> instruction: 0xf8917aca
    bb24:	bl	b7b60 <blocksz@@Base+0x90238>
    bb28:	blmi	ff81433c <blocksz@@Base+0xff7eca14>
    bb2c:	addslt	r4, r1, #224, 28	; 0xe00
    bb30:	stmiapl	r3!, {r5, r6, r7, fp, lr}^
    bb34:	tstls	r4, lr, ror r4
    bb38:	movwls	r4, #30234	; 0x761a
    bb3c:	vqrdmulh.s<illegal width 8>	d15, d1, d11
    bb40:	blcs	abb8c <blocksz@@Base+0x84264>
    bb44:	stmdapl	r6!, {r0, r1, r4, r5, sp, lr}
    bb48:	andgt	pc, r0, r6, asr #17
    bb4c:	bls	141f84 <blocksz@@Base+0x11a65c>
    bb50:	tstcs	r2, r0, ror #12
    bb54:	vseleq.f32	s30, s2, s0
    bb58:	ldrbmi	r4, [r3, #-1676]!	; 0xfffff974
    bb5c:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    bb60:	andls	sp, r4, #248, 16	; 0xf80000
    bb64:	andgt	pc, r0, r6, asr #17
    bb68:	umaalgt	pc, r0, r7, r8	; <UNPREDICTABLE>
    bb6c:	movt	pc, #35039	; 0x88df	; <UNPREDICTABLE>
    bb70:	svceq	0x0080f01c
    bb74:	ldrdeq	lr, [ip, -r7]
    bb78:			; <UNDEFINED> instruction: 0xf00cbf18
    bb7c:	ldmib	r7, {r0, r1, r2, r3, sl, fp}^
    bb80:	svclt	0x001ca70a
    bb84:			; <UNDEFINED> instruction: 0xf1cc2301
    bb88:			; <UNDEFINED> instruction: 0xf8540c10
    bb8c:	svclt	0x0014200e
    bb90:	vpmax.u8	d15, d12, d3
    bb94:	vqrdmulh.s<illegal width 8>	d15, d12, d3
    bb98:	msrgt	CPSR_, #14614528	; 0xdf0000
    bb9c:	smlabteq	r0, r2, r9, lr
    bba0:	andls	r2, r6, #1
    bba4:	blcs	9e2c4 <blocksz@@Base+0x7699c>
    bba8:	andcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    bbac:	andsvs	r9, r3, r5, lsl #4
    bbb0:	andls	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    bbb4:	andeq	pc, r0, r9, asr #17
    bbb8:	bls	141fec <blocksz@@Base+0x11a6c4>
    bbbc:	blx	13fcc <_IO_stdin_used@@Base+0x2b14>
    bbc0:	strmi	pc, [ip], r1, lsl #28
    bbc4:			; <UNDEFINED> instruction: 0xf1014573
    bbc8:	ldmle	r8!, {r0, r8}^
    bbcc:			; <UNDEFINED> instruction: 0xf8c99204
    bbd0:	blmi	fef3bbd8 <blocksz@@Base+0xfef142b0>
    bbd4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    bbd8:	rsble	r2, sl, r0, lsl #22
    bbdc:			; <UNDEFINED> instruction: 0x2010f8bd
    bbe0:	ldmib	r1, {r0, r2, r3, r5, r7, r8, sp, pc}^
    bbe4:	blx	fe88bfee <blocksz@@Base+0xfe8646c6>
    bbe8:	strbmi	r8, [r0, #-2314]	; 0xfffff6f6
    bbec:	stmdbls	r7, {r1, r8, r9, fp, ip, sp, lr, pc}
    bbf0:	movweq	lr, #39793	; 0x9b71
    bbf4:	tsthi	r2, r0, asr #5	; <UNPREDICTABLE>
    bbf8:	subcs	pc, r0, #68, 4	; 0x40000004
    bbfc:	vsubw.s8	q9, q0, d0
    bc00:	strbmi	r0, [r0], -pc, lsl #4
    bc04:			; <UNDEFINED> instruction: 0xf0054649
    bc08:			; <UNDEFINED> instruction: 0xf8dffb37
    bc0c:	ldrbtmi	ip, [ip], #700	; 0x2bc
    bc10:	stmib	sp, {r1, r6, r9, sl, lr}^
    bc14:	strbmi	r0, [fp], -r0, lsl #2
    bc18:	andcs	r4, r1, r1, ror #12
    bc1c:	adchi	pc, ip, #14614528	; 0xdf0000
    bc20:	svc	0x0030f7f5
    bc24:	ldrbmi	r9, [r2], -r7, lsl #22
    bc28:	ldrbtmi	r2, [r8], #1
    bc2c:			; <UNDEFINED> instruction: 0x463b8819
    bc30:	andge	pc, r0, sp, asr #17
    bc34:	smlabtvc	r1, sp, r9, lr
    bc38:	ldrbtmi	r4, [r9], #-2469	; 0xfffff65b
    bc3c:	svc	0x0022f7f5
    bc40:			; <UNDEFINED> instruction: 0x4650465a
    bc44:	movwcs	r4, #1593	; 0x639
    bc48:	blx	19c7c66 <blocksz@@Base+0x19a033e>
    bc4c:	ldmdavs	r1!, {r0, r1, r3, r7, r9, sl, lr}
    bc50:	ldrdvs	pc, [r0], -r8
    bc54:	ldrbmi	r4, [r2], -r2, lsl #13
    bc58:	andcs	r4, r1, fp, asr r6
    bc5c:	blge	46398 <blocksz@@Base+0x1ea70>
    bc60:	smlabtvs	r2, sp, r9, lr
    bc64:	ldrbtmi	r4, [r9], #-2459	; 0xfffff665
    bc68:	svc	0x000cf7f5
    bc6c:	andcs	r9, r1, r6, lsl #22
    bc70:			; <UNDEFINED> instruction: 0x6700e9d3
    bc74:	ldrtmi	r9, [r2], -r5, lsl #22
    bc78:			; <UNDEFINED> instruction: 0x463b6819
    bc7c:	strvs	lr, [r0, -sp, asr #19]
    bc80:	mvflss	f1, f4
    bc84:			; <UNDEFINED> instruction: 0x96024994
    bc88:			; <UNDEFINED> instruction: 0xf7f54479
    bc8c:	bls	187884 <blocksz@@Base+0x15ff5c>
    bc90:	ldrdcc	pc, [r0], -r8
    bc94:	addsmi	r6, r8, #16, 16	; 0x100000
    bc98:	sbcshi	pc, r1, r0, asr #4
    bc9c:			; <UNDEFINED> instruction: 0xf0054619
    bca0:	stmibmi	lr, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    bca4:			; <UNDEFINED> instruction: 0x46024479
    bca8:			; <UNDEFINED> instruction: 0xf7f52001
    bcac:			; <UNDEFINED> instruction: 0xf8d5eeec
    bcb0:	stmdals	r6, {pc}
    bcb4:	ldmib	r8, {r8, r9, sp}^
    bcb8:			; <UNDEFINED> instruction: 0xf8d8671c
    bcbc:	bls	14feb4 <blocksz@@Base+0x12858c>
    bcc0:	strvs	lr, [r0, -r0, asr #19]
    bcc4:	ldrdeq	lr, [sl, -r1]
    bcc8:			; <UNDEFINED> instruction: 0xf0056812
    bccc:	vstrmi	s30, [r4, #852]	; 0x354
    bcd0:	movwcs	r2, #514	; 0x202
    bcd4:	eorvs	r5, r8, r5, ror #18
    bcd8:			; <UNDEFINED> instruction: 0xf7f54640
    bcdc:	bmi	fe087954 <blocksz@@Base+0xfe06002c>
    bce0:	andsvs	r5, r0, r2, lsr #17
    bce4:	bmi	fe03832c <blocksz@@Base+0xfe010a04>
    bce8:	orrcs	r2, r0, r0, lsl #6
    bcec:			; <UNDEFINED> instruction: 0xf7f558a2
    bcf0:	blmi	1fc7720 <blocksz@@Base+0x1f9fdf8>
    bcf4:	andsvs	r5, r8, r3, ror #17
    bcf8:	blmi	1f78200 <blocksz@@Base+0x1f508d8>
    bcfc:	bvs	fe095108 <blocksz@@Base+0xfe06d7e0>
    bd00:	andsvs	r5, sl, r3, ror #17
    bd04:	andlt	r4, r9, r8, lsr #12
    bd08:	svchi	0x00f0e8bd
    bd0c:	andscs	r4, pc, #123904	; 0x1e400
    bd10:	tstcs	r1, r9, ror r8
    bd14:	stmiapl	r3!, {r8, sl, sp}^
    bd18:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    bd1c:	mcr	7, 0, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    bd20:	stmdavs	r3, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    bd24:	rsble	r2, lr, r0, lsl #22
    bd28:	vadd.i8	d22, d5, d10
    bd2c:	vorr.i32	<illegal reg q9.5>, #20992	; 0x00005200
    bd30:	addsmi	r2, sl, #84, 6	; 0x50000001
    bd34:			; <UNDEFINED> instruction: 0xf644d005
    bd38:	vqdmlal.s<illegal width 8>	q8, d4, d3[0]
    bd3c:	addsmi	r4, sl, #738197505	; 0x2c000001
    bd40:	stmdami	lr!, {r0, r5, r6, r8, ip, lr, pc}^
    bd44:			; <UNDEFINED> instruction: 0xf7f54478
    bd48:	andcs	lr, r2, #352	; 0x160
    bd4c:	stmdavs	r8!, {r8, sp}^
    bd50:	mcr	7, 7, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    bd54:			; <UNDEFINED> instruction: 0xf7f56868
    bd58:	ldmdbvs	sl!, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
    bd5c:	mvnsne	pc, #64, 4
    bd60:	addsmi	r6, sl, #1982464	; 0x1e4000
    bd64:	stmdble	r4!, {r7, r9, sl, lr}^
    bd68:	stmdble	r2!, {r0, r3, r4, r7, r9, lr}^
    bd6c:	mcrne	14, 2, r1, cr11, cr5, {2}
    bd70:	andmi	r4, fp, r5, lsl r0
    bd74:	cmple	ip, sp, lsl r3
    bd78:			; <UNDEFINED> instruction: 0xf0138b3b
    bd7c:	svclt	0x00180107
    bd80:	addsmi	r2, r3, #1073741824	; 0x40000000
    bd84:			; <UNDEFINED> instruction: 0xf041bf88
    bd88:	stmdbcs	r0, {r0, r8}
    bd8c:	ldrmi	sp, [pc], #-356	; bd94 <ntfs_mst_pre_write_fixup@plt+0xa244>
    bd90:	blcs	ae6284 <blocksz@@Base+0xabe95c>
    bd94:	blcs	b7ff48 <blocksz@@Base+0xb58620>
    bd98:	blmi	168032c <blocksz@@Base+0x1658a04>
    bd9c:	andvc	pc, r0, #1325400064	; 0x4f000000
    bda0:	andsvs	r4, sl, fp, ror r4
    bda4:	strcs	r4, [r1, #-2115]	; 0xfffff7bd
    bda8:			; <UNDEFINED> instruction: 0x462b4a56
    bdac:	stmdapl	r6!, {r0, r1, r2, r3, r5, r9, sl, lr}
    bdb0:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    bdb4:	and	r6, r0, r5, lsr r0
    bdb8:	blx	1d41c4 <blocksz@@Base+0x1ac89c>
    bdbc:	ldrmi	pc, [r8], -r3, lsl #10
    bdc0:			; <UNDEFINED> instruction: 0xf1034295
    bdc4:	mvnsle	r0, #67108864	; 0x4000000
    bdc8:	eorsvs	fp, r0, r1, lsl #2
    bdcc:	andcs	r4, r1, lr, asr #18
    bdd0:			; <UNDEFINED> instruction: 0xf7f54479
    bdd4:	blmi	138773c <blocksz@@Base+0x135fe14>
    bdd8:	andcs	r4, r0, r5, asr #20
    bddc:	stmiapl	r5!, {r8, sp}^
    bde0:	stmib	r5, {r3, r4, r5, r8, r9, fp, lr}^
    bde4:	stmiapl	r2!, {r8}
    bde8:	andhi	pc, r0, r2, asr #17
    bdec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    bdf0:	cmple	r2, r0, lsl #22
    bdf4:	tstcs	r0, r1, lsr sl
    bdf8:	strcs	r4, [r1, #-2865]	; 0xfffff4cf
    bdfc:	andsvs	r5, r1, r2, lsr #17
    be00:	andsvs	r5, r9, r3, ror #17
    be04:	blmi	f05c04 <blocksz@@Base+0xede2dc>
    be08:	stmdami	r1, {r0, r5, r9, sp}^
    be0c:	strcs	r2, [r0, #-257]	; 0xfffffeff
    be10:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    be14:			; <UNDEFINED> instruction: 0xf7f5681b
    be18:	ldrb	lr, [r3, -r8, lsl #27]!
    be1c:	ldmib	r3, {r5, r8, r9, sp, pc}^
    be20:	strbmi	r2, [r0], -r0, lsl #6
    be24:			; <UNDEFINED> instruction: 0xf0054649
    be28:			; <UNDEFINED> instruction: 0xf8dffa27
    be2c:	ldrbtmi	ip, [ip], #232	; 0xe8
    be30:	ldmdami	r9!, {r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    be34:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    be38:	ldc	7, cr15, [ip, #980]	; 0x3d4
    be3c:	strmi	lr, [r1], -r2, ror #14
    be40:			; <UNDEFINED> instruction: 0xf0054618
    be44:	ldmdbmi	r5!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    be48:			; <UNDEFINED> instruction: 0x46024479
    be4c:			; <UNDEFINED> instruction: 0xf7f52001
    be50:			; <UNDEFINED> instruction: 0xf8d5ee1a
    be54:	str	r8, [ip, -r0]!
    be58:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    be5c:	stc	7, cr15, [sl, #980]	; 0x3d4
    be60:	blmi	c45ba8 <blocksz@@Base+0xc1e280>
    be64:	addpl	pc, r0, #1325400064	; 0x4f000000
    be68:	andsvs	r4, sl, fp, ror r4
    be6c:	blmi	bc5cdc <blocksz@@Base+0xb9e3b4>
    be70:	addvs	pc, r0, #1325400064	; 0x4f000000
    be74:	andsvs	r4, sl, fp, ror r4
    be78:	stcmi	7, cr14, [ip, #-592]!	; 0xfffffdb0
    be7c:	stmdbmi	ip!, {r1, r6, r9, sl, lr}
    be80:	ldrbtmi	r1, [sp], #-2003	; 0xfffff82d
    be84:	ldrbtmi	r2, [r9], #-1
    be88:	strls	r6, [r0, #-2093]	; 0xfffff7d3
    be8c:	ldcl	7, cr15, [sl, #980]!	; 0x3d4
    be90:	svclt	0x0000e7b0
    be94:	andhi	pc, r0, pc, lsr #7
    be98:	strpl	lr, [fp], #-1024	; 0xfffffc00
    be9c:	andeq	r0, r0, r2
    bea0:	blcc	fe6be6a8 <blocksz@@Base+0xfe696d80>
    bea4:	andeq	r0, r0, r0
    bea8:	andeq	fp, r1, ip, asr #5
    beac:	andeq	r0, r0, r4, asr r1
    beb0:	andeq	fp, r1, r0, lsr #10
    beb4:	andeq	r0, r0, r0, lsr #3
    beb8:			; <UNDEFINED> instruction: 0x000001b8
    bebc:	andeq	r0, r0, r0, lsl #4
    bec0:	ldrdeq	r0, [r0], -ip
    bec4:	andeq	r0, r0, ip, asr r1
    bec8:	andeq	r6, r0, lr, lsl #31
    becc:	andeq	fp, r1, sl, lsr #8
    bed0:	andeq	r6, r0, r2, lsl #31
    bed4:	andeq	r6, r0, lr, ror pc
    bed8:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    bedc:	andeq	r6, r0, r4, lsr #31
    bee0:	andeq	r0, r0, ip, asr #3
    bee4:	muleq	r0, r4, r1
    bee8:	andeq	r0, r0, r4, lsr r1
    beec:	muleq	r0, r0, r1
    bef0:	andeq	r0, r0, r8, lsl #4
    bef4:	muleq	r0, ip, r1
    bef8:	andeq	r6, r0, ip, ror #30
    befc:	andeq	r6, r0, r0, ror #30
    bf00:			; <UNDEFINED> instruction: 0x0001b2b4
    bf04:	andeq	fp, r1, r4, lsr #5
    bf08:	andeq	r6, r0, r4, lsr pc
    bf0c:	muleq	r0, r8, r1
    bf10:	andeq	r6, r0, lr, lsr pc
    bf14:	andeq	r6, r0, lr, asr #26
    bf18:	andeq	r6, r0, sl, lsl #29
    bf1c:	andeq	r6, r0, ip, lsl lr
    bf20:	andeq	r6, r0, r2, lsl #29
    bf24:	andeq	fp, r1, ip, ror #3
    bf28:	andeq	fp, r1, r0, ror #3
    bf2c:	ldrdeq	fp, [r1], -r2
    bf30:	muleq	r0, lr, lr
    bf34:	mvnsmi	lr, sp, lsr #18
    bf38:	ldcmi	6, cr4, [fp], #-20	; 0xffffffec
    bf3c:	blmi	edd764 <blocksz@@Base+0xeb5e3c>
    bf40:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
    bf44:			; <UNDEFINED> instruction: 0xf5ad493a
    bf48:	andcs	r6, r0, #8256	; 0x2040
    bf4c:	ldrbtmi	r5, [r9], #-2278	; 0xfffff71a
    bf50:	eorvs	r6, sl, r3, lsr r8
    bf54:	strcc	pc, [r4], #-2253	; 0xfffff733
    bf58:	stcl	7, cr15, [sl, #980]	; 0x3d4
    bf5c:	cmnlt	r0, #104	; 0x68
    bf60:	strmi	r4, [r3], -r8, ror #13
    bf64:	addvs	pc, r0, #1325400064	; 0x4f000000
    bf68:	strbmi	r2, [r0], -r1, lsl #2
    bf6c:	stcl	7, cr15, [r8], #980	; 0x3d4
    bf70:	svcvs	0x0080f5b0
    bf74:			; <UNDEFINED> instruction: 0xf8d8d120
    bf78:	vhadd.s8	d18, d5, d0
    bf7c:	vorr.i32	<illegal reg q9.5>, #20992	; 0x00005200
    bf80:	addsmi	r2, sl, #84, 6	; 0x50000001
    bf84:			; <UNDEFINED> instruction: 0xf644d005
    bf88:	vqdmlal.s<illegal width 8>	q8, d4, d3[0]
    bf8c:	addsmi	r4, sl, #738197505	; 0x2c000001
    bf90:	movwcs	sp, #274	; 0x112
    bf94:	strtmi	r4, [r8], -r1, asr #12
    bf98:			; <UNDEFINED> instruction: 0xf7ff602b
    bf9c:			; <UNDEFINED> instruction: 0x4604fdb1
    bfa0:	eorsle	r2, fp, r0, lsl #16
    bfa4:	strcs	pc, [r4], #-2269	; 0xfffff723
    bfa8:	ldmdavs	r3!, {r5, r9, sl, lr}
    bfac:	teqle	r9, sl	; <illegal shifter operand>
    bfb0:	cfstr32vs	mvfx15, [r1, #52]	; 0x34
    bfb4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bfb8:			; <UNDEFINED> instruction: 0xf7f56868
    bfbc:	bmi	787584 <blocksz@@Base+0x75fc5c>
    bfc0:	blmi	7543c8 <blocksz@@Base+0x72caa0>
    bfc4:	ldmdbmi	sp, {r0, r3, r5, r6, sp, lr}
    bfc8:	bmi	762250 <blocksz@@Base+0x73a928>
    bfcc:	stmdapl	r1!, {r0, r1, r5, r6, r7, fp, ip, lr}^
    bfd0:	ldmdavs	fp, {r1, r5, r7, fp, ip, lr}
    bfd4:	stmdavs	r9, {fp, sp, lr}
    bfd8:	ldmdavs	r2, {r0, r1, r8, r9, lr}
    bfdc:	tstmi	r3, #738197504	; 0x2c000000
    bfe0:	tstcs	r1, r8, lsl #30
    bfe4:	blmi	600008 <blocksz@@Base+0x5d86e0>
    bfe8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    bfec:	svclt	0x00142b00
    bff0:			; <UNDEFINED> instruction: 0xf04f2101
    bff4:	ldrtmi	r6, [r8], -r0, lsl #3
    bff8:	stcl	7, cr15, [r8, #-980]!	; 0xfffffc2c
    bffc:	strmi	r6, [r4], -r8, lsr #32
    c000:	sbcle	r2, pc, r0, lsl #16
    c004:	strtmi	r4, [r8], -r9, ror #12
    c008:	ldc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
    c00c:	stmdacs	r0, {r2, r9, sl, lr}
    c010:	stmdavs	r8!, {r3, r6, r7, r8, ip, lr, pc}
    c014:			; <UNDEFINED> instruction: 0xf7f52101
    c018:	strb	lr, [r3, ip, lsr #24]
    c01c:			; <UNDEFINED> instruction: 0xf7f56868
    c020:			; <UNDEFINED> instruction: 0xe7bfed3e
    c024:	stcl	7, cr15, [lr], #-980	; 0xfffffc2c
    c028:	muleq	r1, sl, lr
    c02c:	andeq	r0, r0, r0, asr r1
    c030:	andeq	r6, r0, r6, lsr #28
    c034:	andeq	r0, r0, r4, ror #2
    c038:	strdeq	r0, [r0], -ip
    c03c:	andeq	r0, r0, r4, ror #3
    c040:	andeq	r0, r0, r0, ror #3
    c044:	andeq	r0, r0, ip, ror r1
    c048:	mcrmi	5, 1, fp, cr14, cr8, {7}
    c04c:	ldrbtmi	r4, [lr], #-2862	; 0xfffff4d2
    c050:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    c054:	streq	pc, [r0, -r3, lsr #3]!
    c058:	eoreq	pc, r0, #-1073741776	; 0xc0000030
    c05c:			; <UNDEFINED> instruction: 0xf507fa01
    c060:	vpmax.s8	d15, d2, d17
    c064:	blx	5ccc0 <blocksz@@Base+0x35398>
    c068:	teqlt	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    c06c:	ldmpl	r7!, {r0, r1, r2, r5, r8, r9, fp, lr}^
    c070:			; <UNDEFINED> instruction: 0xf1c3683b
    c074:	blx	90c4fc <blocksz@@Base+0x8e4bd4>
    c078:	blx	18888c <blocksz@@Base+0x160f64>
    c07c:			; <UNDEFINED> instruction: 0xf1b3f101
    c080:	b	108c108 <blocksz@@Base+0x10647e0>
    c084:	stmdbmi	r2!, {r0, r9}
    c088:	blx	117bdf0 <blocksz@@Base+0x11544c8>
    c08c:	blx	1188094 <blocksz@@Base+0x116076c>
    c090:	svclt	0x0058f303
    c094:	ldmdapl	r1!, {r1, r8, r9, lr}^
    c098:			; <UNDEFINED> instruction: 0xf7f56808
    c09c:	ldmdavs	fp!, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
    c0a0:	strteq	pc, [r0], #-419	; 0xfffffe5d
    c0a4:	eoreq	pc, r0, #-1073741776	; 0xc0000030
    c0a8:	vst1.8	{d15-d16}, [r4], r0
    c0ac:	blx	81c318 <blocksz@@Base+0x7f49f0>
    c0b0:	msrmi	CPSR_c, #536870912	; 0x20000000
    c0b4:	tstmi	r1, #152	; 0x98
    c0b8:	blmi	5bb8a0 <blocksz@@Base+0x593f78>
    c0bc:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    c0c0:	addsmi	r2, r4, #0, 6
    c0c4:	movweq	lr, #15221	; 0x3b75
    c0c8:	bmi	44292c <blocksz@@Base+0x41b004>
    c0cc:	ldmpl	r1!, {r1, r4, r8, r9, fp, lr}
    c0d0:	stmdavs	fp, {r1, r4, r5, r6, r7, fp, ip, lr}
    c0d4:	ldrdeq	lr, [r0, -r2]
    c0d8:	strteq	pc, [r0], -r3, lsr #3
    c0dc:	eoreq	pc, r0, #-1073741776	; 0xc0000030
    c0e0:			; <UNDEFINED> instruction: 0xf606fa00
    c0e4:	vpmax.s8	d15, d2, d16
    c0e8:	umullsmi	r4, r8, r9, r0
    c0ec:	stmdbne	r0, {r0, r4, r5, r8, r9, lr}
    c0f0:	tsteq	r2, r1, asr #20
    c0f4:	tsteq	r1, r5, asr #22
    c0f8:			; <UNDEFINED> instruction: 0xf04fbdf8
    c0fc:			; <UNDEFINED> instruction: 0x460130ff
    c100:	svclt	0x0000bdf8
    c104:	andeq	sl, r1, lr, lsl #27
    c108:	andeq	r0, r0, r4, lsl r1
    c10c:	andeq	r0, r0, r0, lsr #3
    c110:	muleq	r0, r0, r1
    c114:	andeq	r0, r0, r8, lsl #4
    c118:	muleq	r0, r8, r1
    c11c:			; <UNDEFINED> instruction: 0xf8b04b16
    c120:	ldrbtmi	ip, [fp], #-62	; 0xffffffc2
    c124:	svceq	0x0000f1bc
    c128:	push	{r0, r1, r5, ip, lr, pc}
    c12c:	strdcs	r4, [r0, -r0]
    c130:			; <UNDEFINED> instruction: 0x460a4f12
    c134:	ldmibpl	lr, {r1, r4, r9, sl, fp, lr}
    c138:	ldmib	r6, {r0, r1, r3, r4, r6, r7, r8, fp, ip, lr}^
    c13c:	ldmib	r3, {r8, r9, sl, sp, lr}^
    c140:			; <UNDEFINED> instruction: 0xf1028900
    c144:	andcc	r0, r1, #671088640	; 0x28000000
    c148:	biceq	lr, r3, #0, 22
    c14c:	ldrd	pc, [r4], -r3
    c150:	blx	7e61c8 <blocksz@@Base+0x7be8a0>
    c154:	adcsmi	pc, sp, #595591168	; 0x23800000
    c158:	adcsmi	fp, r4, #8, 30
    c15c:	strmi	sp, [r9, #772]!	; 0x304
    c160:	strmi	fp, [r0, #3848]!	; 0xf08
    c164:	tstcs	r1, r8, lsr #30
    c168:	mvnle	r4, r2, ror #10
    c16c:	pop	{r3, r9, sl, lr}
    c170:			; <UNDEFINED> instruction: 0x466083f0
    c174:	svclt	0x00004770
    c178:			; <UNDEFINED> instruction: 0x0001acba
    c17c:	andeq	r0, r0, r8, lsl r2
    c180:	ldrdeq	r0, [r0], -r4
    c184:	svcmi	0x00f0e92d
    c188:			; <UNDEFINED> instruction: 0xf8df2a01
    c18c:	umulllt	r8, r9, ip, r2
    c190:	strmi	r4, [r6], -r6, lsr #23
    c194:	strdls	r4, [r4, -r8]
    c198:			; <UNDEFINED> instruction: 0xf8584692
    c19c:	ldmdble	r2, {r0, r1, ip, sp, pc}
    c1a0:	ldrdcs	pc, [r0], -fp
    c1a4:	svclt	0x00cc2a01
    c1a8:	movwcs	r2, #4864	; 0x1300
    c1ac:	svceq	0x0003f1ba
    c1b0:	movwcs	fp, #3976	; 0xf88
    c1b4:	blmi	fe7ba6a8 <blocksz@@Base+0xfe792d80>
    c1b8:	eorseq	pc, pc, #10
    c1bc:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c1c0:	eormi	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    c1c4:	blmi	fe6c41e4 <blocksz@@Base+0xfe69c8bc>
    c1c8:	subeq	pc, r0, #-2147483646	; 0x80000002
    c1cc:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c1d0:	eormi	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    c1d4:			; <UNDEFINED> instruction: 0xf8584a97
    c1d8:			; <UNDEFINED> instruction: 0xf8d99002
    c1dc:	stccs	0, cr7, [r0], {-0}
    c1e0:	adchi	pc, pc, r0
    c1e4:	adcsmi	r6, sl, #10616832	; 0xa20000
    c1e8:	adchi	pc, r6, r0, asr #1
    c1ec:			; <UNDEFINED> instruction: 0xf8db6862
    c1f0:	blcs	581f8 <blocksz@@Base+0x308d0>
    c1f4:			; <UNDEFINED> instruction: 0x4657bfd8
    c1f8:	stmibmi	pc, {r0, r2, r3, r8, sl, fp, ip, lr, pc}	; <UNPREDICTABLE>
    c1fc:	movwcs	r4, #9815	; 0x2657
    c200:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    c204:			; <UNDEFINED> instruction: 0xf8513104
    c208:	strmi	r0, [r2, #3844]	; 0xf04
    c20c:	ldrmi	fp, [pc], -r8, lsl #30
    c210:	blcs	898e1c <blocksz@@Base+0x8714f4>
    c214:	adcsmi	sp, sl, #-1073741763	; 0xc000003d
    c218:	adchi	pc, r8, r0
    c21c:	stmib	r4, {r0, r1, r2, r7, r8, r9, fp, lr}^
    c220:	ldmdavs	r6!, {r8, r9, sl, sp, pc}
    c224:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c228:	mcrcs	8, 0, r6, cr0, cr10, {0}
    c22c:	adchi	pc, r6, r0
    c230:			; <UNDEFINED> instruction: 0xf1a24983
    c234:			; <UNDEFINED> instruction: 0xf8d90520
    c238:			; <UNDEFINED> instruction: 0xf1c20000
    c23c:	blx	1ccec4 <blocksz@@Base+0x1a559c>
    c240:	blx	a0965c <blocksz@@Base+0x9e1d34>
    c244:			; <UNDEFINED> instruction: 0xf858f303
    c248:			; <UNDEFINED> instruction: 0x432b1001
    c24c:	vpmax.s8	d15, d2, d7
    c250:	strcs	r9, [r0, #-0]
    c254:	ldreq	pc, [r8], -r4, lsl #2
    c258:	stmib	sp, {r3, fp, sp, lr}^
    c25c:			; <UNDEFINED> instruction: 0xf7f55601
    c260:			; <UNDEFINED> instruction: 0xf8d9ebc6
    c264:	movwcs	r2, #0
    c268:	svclt	0x0004428b
    c26c:	strcs	r4, [r1, #-642]	; 0xfffffd7e
    c270:			; <UNDEFINED> instruction: 0xf0002d00
    c274:	blhi	ff9ec524 <blocksz@@Base+0xff9c4bfc>
    c278:	rsbseq	r6, fp, r2, lsr #16
    c27c:			; <UNDEFINED> instruction: 0xf1032a01
    c280:			; <UNDEFINED> instruction: 0xf04333ff
    c284:			; <UNDEFINED> instruction: 0xf1030307
    c288:	rscvs	r0, r3, r9, lsr #6
    c28c:	adchi	pc, fp, r0, asr #4
    c290:			; <UNDEFINED> instruction: 0x801cf8b4
    c294:	svceq	0x0000f1b8
    c298:	svccs	0x0000bf18
    c29c:	adchi	pc, r3, r0
    c2a0:	ldrdlt	pc, [r0], -r9
    c2a4:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    c2a8:	ldrmi	r9, [fp, #774]	; 0x306
    c2ac:	addshi	pc, fp, r0, asr #4
    c2b0:	rscsvc	pc, pc, #82837504	; 0x4f00000
    c2b4:	rsbseq	pc, pc, #192, 4
    c2b8:	bl	feedd3a8 <blocksz@@Base+0xfeeb5a80>
    c2bc:			; <UNDEFINED> instruction: 0xf0402f42
    c2c0:	svccs	0x00018092
    c2c4:			; <UNDEFINED> instruction: 0x6127bf08
    c2c8:	bmi	17c0420 <blocksz@@Base+0x1798af8>
    c2cc:	movweq	lr, #35590	; 0x8b06
    c2d0:	movwls	r4, #18081	; 0x46a1
    c2d4:	strtmi	r4, [r0], #1146	; 0x47a
    c2d8:	movwcs	r4, #1706	; 0x6aa
    c2dc:	strls	r9, [r7], #-517	; 0xfffffdfb
    c2e0:			; <UNDEFINED> instruction: 0xf7f5e010
    c2e4:			; <UNDEFINED> instruction: 0x462bebd0
    c2e8:	andeq	pc, r1, #-2147483646	; 0x80000002
    c2ec:	stmdbvc	r0, {r0, r3, r8, sl, ip, sp, lr, pc}
    c2f0:			; <UNDEFINED> instruction: 0xf1084297
    c2f4:			; <UNDEFINED> instruction: 0xf0000802
    c2f8:	bl	feeec538 <blocksz@@Base+0xfeec4c10>
    c2fc:	ldrmi	r2, [r2], sl, asr #30
    c300:	addhi	pc, r9, r0, asr #4
    c304:	andcs	r9, r1, r4, lsl #20
    c308:	andsgt	pc, r6, #10027008	; 0x990000
    c30c:			; <UNDEFINED> instruction: 0xf8929905
    c310:	ldrbmi	lr, [r2], -r0
    c314:	mvnle	r4, r6, ror #11
    c318:			; <UNDEFINED> instruction: 0xf8999c06
    c31c:			; <UNDEFINED> instruction: 0xf816c217
    c320:	strbmi	lr, [r6, #4]!
    c324:			; <UNDEFINED> instruction: 0xf898d1dd
    c328:			; <UNDEFINED> instruction: 0xf889201a
    c32c:			; <UNDEFINED> instruction: 0xf8982216
    c330:			; <UNDEFINED> instruction: 0xf889201b
    c334:	bfi	r2, r7, #4, #20
    c338:			; <UNDEFINED> instruction: 0xf7f54620
    c33c:			; <UNDEFINED> instruction: 0xf8d9eac0
    c340:			; <UNDEFINED> instruction: 0xf1077000
    c344:			; <UNDEFINED> instruction: 0xf7f50040
    c348:			; <UNDEFINED> instruction: 0xf1baeb22
    c34c:	svclt	0x00940f03
    c350:	cmpeq	r0, sl, lsl #2	; <UNPREDICTABLE>
    c354:	teqeq	pc, sl	; <UNPREDICTABLE>
    c358:	strmi	r2, [r4], -r0, lsl #4
    c35c:	addvs	r6, r7, r2, lsl #2
    c360:	andeq	pc, r1, #-2147483646	; 0x80000002
    c364:	eoreq	pc, r1, r5, asr #16
    c368:	strb	r6, [r0, -r2, asr #32]
    c36c:	blcs	26800 <_IO_stdin_used@@Base+0x15348>
    c370:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    c374:	andlt	r4, r9, r0, lsr #12
    c378:	svchi	0x00f0e8bd
    c37c:			; <UNDEFINED> instruction: 0xf1a24b32
    c380:	blx	1cdc08 <blocksz@@Base+0x1a62e0>
    c384:			; <UNDEFINED> instruction: 0xf1c2fb06
    c388:	blx	1cdc10 <blocksz@@Base+0x1a62e8>
    c38c:	blx	a0ab9c <blocksz@@Base+0x9e3274>
    c390:			; <UNDEFINED> instruction: 0xf858f606
    c394:	b	12d83a8 <blocksz@@Base+0x12b0a80>
    c398:	ldmdavs	fp, {r1, r2, r8, r9, fp}
    c39c:	ldrmi	r4, [r2, #1562]	; 0x61a
    c3a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c3a4:	movweq	lr, #15227	; 0x3b7b
    c3a8:	bmi	a42c98 <blocksz@@Base+0xa1b370>
    c3ac:			; <UNDEFINED> instruction: 0xf8584b28
    c3b0:			; <UNDEFINED> instruction: 0xf8582002
    c3b4:	ldmdavs	r1, {r0, r1, ip, sp}
    c3b8:	addsmi	r6, r9, fp, lsl r8
    c3bc:	cfstrsls	mvf4, [r4, #-324]	; 0xfffffebc
    c3c0:	stmdavs	r8!, {r9, sp}
    c3c4:	bl	feb4a3a0 <blocksz@@Base+0xfeb22a78>
    c3c8:	stmdami	r2!, {r3, r4, r7, r8, ip, sp, pc}
    c3cc:			; <UNDEFINED> instruction: 0x61232300
    c3d0:	bmi	8547dc <blocksz@@Base+0x82ceb4>
    c3d4:			; <UNDEFINED> instruction: 0xf858463b
    c3d8:	ldrbtmi	r0, [sl], #-0
    c3dc:			; <UNDEFINED> instruction: 0xf7f56800
    c3e0:	stmdbvs	r3!, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    c3e4:	movwcs	lr, #6083	; 0x17c3
    c3e8:			; <UNDEFINED> instruction: 0x61234620
    c3ec:	pop	{r0, r3, ip, sp, pc}
    c3f0:			; <UNDEFINED> instruction: 0xf1048ff0
    c3f4:	stmdavs	fp!, {r3, r4, r9, sl}
    c3f8:			; <UNDEFINED> instruction: 0xf8d92201
    c3fc:	ldrtmi	r1, [r0], -r0
    c400:	b	fe7ca3dc <blocksz@@Base+0xfe7a2ab4>
    c404:	streq	pc, [r1, #-416]	; 0xfffffe60
    c408:			; <UNDEFINED> instruction: 0xf585fab5
    c40c:	vstrcs.16	s0, [r0, #-218]	; 0xffffff26	; <UNPREDICTABLE>
    c410:	svcge	0x0031f47f
    c414:	stcls	7, cr14, [r7], {217}	; 0xd9
    c418:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    c41c:	str	r6, [r6, r3, lsr #2]!
    c420:	mvnscc	pc, pc, asr #32
    c424:	svclt	0x0000e7cb
    c428:	andeq	sl, r1, r8, asr #24
    c42c:			; <UNDEFINED> instruction: 0x000001b0
    c430:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c434:	andeq	r0, r0, ip, lsl r2
    c438:	andeq	r0, r0, r8, asr #2
    c43c:	andeq	r0, r0, r4, lsl r1
    c440:	muleq	r0, r0, r1
    c444:	andeq	r6, r0, r4, lsr #21
    c448:	andeq	r0, r0, r8, lsl #4
    c44c:	muleq	r0, r8, r1
    c450:	andeq	r0, r0, r0, lsr #3
    c454:	muleq	r0, ip, r1
    c458:	andeq	r6, r0, sl, asr #19
    c45c:	svcmi	0x00f0e92d
    c460:	bleq	148868 <blocksz@@Base+0x120f40>
    c464:	addlt	r4, r3, ip, lsr ip
    c468:			; <UNDEFINED> instruction: 0x46894b3c
    c46c:	ldrbtmi	r6, [ip], #-2062	; 0xfffff7f2
    c470:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c474:	stmib	sp, {r0, r2, r5, r6, r7, fp, ip, lr}^
    c478:	stmdavs	fp!, {fp}
    c47c:	svclt	0x00b42b02
    c480:	eorcs	r2, r2, #4, 4	; 0x40000000
    c484:	svclt	0x00c84296
    c488:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    c48c:			; <UNDEFINED> instruction: 0x4632dd1a
    c490:	stmdals	r0, {r0, r3, r4, r6, r9, sl, lr}
    c494:	mrc2	7, 3, pc, cr6, cr15, {7}
    c498:	subsle	r2, r5, r0, lsl #16
    c49c:	ldrbeq	r6, [fp, r3, lsl #21]
    c4a0:	mcrhi	5, 0, sp, cr3, cr14, {1}
    c4a4:	eorsle	r2, fp, r0, lsl #22
    c4a8:	svceq	0x0000f1b8
    c4ac:	bmi	b404d0 <blocksz@@Base+0xb18ba8>
    c4b0:	stmiapl	r2!, {r0, r8, fp, ip, pc}
    c4b4:	bcc	c26504 <blocksz@@Base+0xbfebdc>
    c4b8:	svclt	0x00884293
    c4bc:	andlt	r4, r3, r8, lsl #12
    c4c0:	svchi	0x00f0e8bd
    c4c4:	stmdapl	r1!, {r0, r1, r2, r5, r8, fp, lr}^
    c4c8:	andsle	r6, lr, r9, lsl #16
    c4cc:			; <UNDEFINED> instruction: 0xf8d92b01
    c4d0:			; <UNDEFINED> instruction: 0xf8d9c020
    c4d4:	stcle	0, cr0, [r7, #-144]!	; 0xffffff70
    c4d8:			; <UNDEFINED> instruction: 0xf1a14b23
    c4dc:			; <UNDEFINED> instruction: 0xf1ce0e03
    c4e0:			; <UNDEFINED> instruction: 0xf1a10720
    c4e4:			; <UNDEFINED> instruction: 0xf8540623
    c4e8:	ldmib	sl, {r0, r1, sp, pc}^
    c4ec:	b	1acf4 <_IO_stdin_used@@Base+0x983c>
    c4f0:	b	30c520 <blocksz@@Base+0x2e4bf8>
    c4f4:	blx	d108 <ntfs_mst_pre_write_fixup@plt+0xb5b8>
    c4f8:	blx	90a11c <blocksz@@Base+0x8e27f4>
    c4fc:	blx	84913c <blocksz@@Base+0x821814>
    c500:	teqmi	fp, #6291456	; 0x600000	; <UNPREDICTABLE>
    c504:	addsmi	r4, r6, #2013265920	; 0x78000000
    c508:	blmi	642d20 <blocksz@@Base+0x61b3f8>
    c50c:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    c510:	cdpcc	0, 0, cr4, cr1, cr14, {6}
    c514:	ldcle	14, cr2, [sl], #12
    c518:	andlt	r2, r3, r0
    c51c:	svchi	0x00f0e8bd
    c520:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    c524:	str	r9, [r8, r1]!
    c528:	msreq	CPSR_, #1073741872	; 0x40000030
    c52c:			; <UNDEFINED> instruction: 0x0720f1b1
    c530:			; <UNDEFINED> instruction: 0xf601fa2c
    c534:	vpmax.u8	d15, d3, d0
    c538:	streq	lr, [r3], -r6, asr #20
    c53c:	blx	103c2b4 <blocksz@@Base+0x101498c>
    c540:	teqmi	lr, #1835008	; 0x1c0000	; <UNPREDICTABLE>
    c544:	ldrb	r3, [lr, r1, lsl #28]
    c548:	ldrtmi	r4, [r2], -r9, lsl #18
    c54c:	ldrbtmi	r2, [r9], #-1
    c550:	b	fe64a52c <blocksz@@Base+0xfe622c04>
    c554:	svclt	0x0000e7e0
    c558:	andeq	sl, r1, lr, ror #18
    c55c:			; <UNDEFINED> instruction: 0x000001b0
    c560:	andeq	r0, r0, ip, lsl r2
    c564:	andeq	r0, r0, r4, lsl r1
    c568:	ldrdeq	r0, [r0], -r8
    c56c:	andeq	r0, r0, r8, lsl #4
    c570:	andeq	r6, r0, r6, asr r8
    c574:	svcmi	0x00f8e92d
    c578:	stclmi	6, cr4, [r9, #-512]	; 0xfffffe00
    c57c:	ldrbtmi	r4, [sp], #-2889	; 0xfffff4b7
    c580:			; <UNDEFINED> instruction: 0xf8d658ee
    c584:			; <UNDEFINED> instruction: 0xf1baa000
    c588:	suble	r0, r5, r0, lsl #30
    c58c:	ldrbmi	r4, [r2], -r6, asr #22
    c590:	stceq	0, cr15, [r0], {79}	; 0x4f
    c594:			; <UNDEFINED> instruction: 0xf8d758ef
    c598:			; <UNDEFINED> instruction: 0xf10c9000
    c59c:	and	r0, r5, r1, lsl #10
    c5a0:	eormi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    c5a4:	strbmi	r8, [r4, #-2724]	; 0xfffff55c
    c5a8:			; <UNDEFINED> instruction: 0x461ad95c
    c5ac:	movweq	lr, #51970	; 0xcb02
    c5b0:	b	13dd060 <blocksz@@Base+0x13b5738>
    c5b4:	ldmle	r3!, {r0, r1, r4, r6, r8, r9}^
    c5b8:	stmdble	lr!, {r1, r5, r6, r7, r8, sl, lr}^
    c5bc:	eormi	pc, ip, r9, asr r8	; <UNPREDICTABLE>
    c5c0:	bleq	fe346f04 <blocksz@@Base+0xfe31f5dc>
    c5c4:	strbmi	r8, [r3, #-2723]	; 0xfffff55d
    c5c8:			; <UNDEFINED> instruction: 0xf101d058
    c5cc:			; <UNDEFINED> instruction: 0xf1bc0020
    c5d0:	eorsle	r0, ip, r0, lsl #30
    c5d4:	ldmib	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c5d8:	stmdacs	r0, {r2, r9, sl, lr}
    c5dc:			; <UNDEFINED> instruction: 0xf10ad03e
    c5e0:	eorsvs	r0, r1, r1, lsl #2
    c5e4:	strbmi	r0, [r8], -r9, lsl #1
    c5e8:	ldmib	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c5ec:	stmdacs	r0, {r3, r4, r5, sp, lr}
    c5f0:	ldmdavs	r3!, {r4, r6, ip, lr, pc}
    c5f4:	adcmi	r1, sl, #1440	; 0x5a0
    c5f8:			; <UNDEFINED> instruction: 0xf103d90b
    c5fc:	bl	1d404 <_IO_stdin_used@@Base+0xbf4c>
    c600:	blcc	4cc1c <blocksz@@Base+0x252f4>
    c604:	orreq	lr, r3, #0, 22
    c608:	stccs	8, cr15, [r4, #-332]	; 0xfffffeb4
    c60c:	subsvs	r4, sl, fp, lsl #5
    c610:			; <UNDEFINED> instruction: 0xf840d1fa
    c614:	and	r4, lr, r5, lsr #32
    c618:	eoreq	pc, r0, r1, lsl #2
    c61c:	ldmib	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c620:	bicslt	r4, r8, r4, lsl #12
    c624:	movwcs	r2, #4100	; 0x1004
    c628:			; <UNDEFINED> instruction: 0xf7f56033
    c62c:	blmi	7c6cf4 <blocksz@@Base+0x79f3cc>
    c630:	andvs	r5, r4, fp, ror #17
    c634:	movwcs	r6, #24
    c638:	mrscs	r2, (UNDEF: 0)
    c63c:	andshi	pc, r4, r4, lsr #17
    c640:			; <UNDEFINED> instruction: 0x612382e3
    c644:	smlabteq	r0, r4, r9, lr
    c648:	pop	{r5, r9, sl, lr}
    c64c:			; <UNDEFINED> instruction: 0xf8d98ff8
    c650:	bhi	fe758658 <blocksz@@Base+0xfe730d30>
    c654:	ldmib	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c658:	ldmdblt	r8!, {r2, r9, sl, lr}
    c65c:	strtmi	r2, [r0], -r0, lsl #8
    c660:	svchi	0x00f8e8bd
    c664:	mrrcne	15, 2, fp, sl, cr8
    c668:			; <UNDEFINED> instruction: 0xe796469c
    c66c:			; <UNDEFINED> instruction: 0xf10a4545
    c670:	eorsvs	r0, r1, r1, lsl #2
    c674:	strcs	fp, [r0, #-3980]	; 0xfffff074
    c678:	ldr	r2, [r3, r1, lsl #10]!
    c67c:	addmi	r8, fp, #929792	; 0xe3000
    c680:	strtmi	sp, [r0], -r2, ror #5
    c684:			; <UNDEFINED> instruction: 0xf7f53120
    c688:	ldmdavs	fp!, {r2, r6, r8, fp, sp, lr, pc}
    c68c:			; <UNDEFINED> instruction: 0xf8434604
    c690:	ldrb	r0, [r9, fp]
    c694:	andls	pc, r0, r7, asr #17
    c698:			; <UNDEFINED> instruction: 0xf101e7cd
    c69c:	ldr	r0, [r9, r0, lsr #32]
    c6a0:	andeq	sl, r1, lr, asr r8
    c6a4:	andeq	r0, r0, ip, lsr #3
    c6a8:	andeq	r0, r0, r4, lsl r2
    c6ac:	tstcs	r0, r0, lsl r5
    c6b0:			; <UNDEFINED> instruction: 0xff60f7ff
    c6b4:	bhi	ff0f8dfc <blocksz@@Base+0xff0d14d4>
    c6b8:	bmi	3b8d6c <blocksz@@Base+0x391444>
    c6bc:	tsteq	r6, r0, lsl #2	; <UNPREDICTABLE>
    c6c0:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    c6c4:			; <UNDEFINED> instruction: 0xf8313203
    c6c8:	movwcc	r4, #7938	; 0x1f02
    c6cc:	svcmi	0x0001f802
    c6d0:	bl	fed2f1e8 <blocksz@@Base+0xfed078c0>
    c6d4:	ldmle	r6!, {r0, r1, r6, r8, r9, sl, fp}^
    c6d8:	andcs	r4, r0, #458752	; 0x70000
    c6dc:	strmi	r4, [r3], #-1144	; 0xfffffb88
    c6e0:	tstvc	sl, r4
    c6e4:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
    c6e8:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    c6ec:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    c6f0:	svclt	0x0000bd10
    c6f4:	muleq	r1, r2, r9
    c6f8:	andeq	sl, r1, r8, ror r9
    c6fc:	andeq	r6, r0, r4, ror #13
    c700:	ldrdeq	r6, [r0], -r2
    c704:	subsle	r2, pc, r0, lsl #18
    c708:	svcmi	0x00f0e92d
    c70c:	blmi	bf8930 <blocksz@@Base+0xbd1008>
    c710:			; <UNDEFINED> instruction: 0xf8df2600
    c714:			; <UNDEFINED> instruction: 0xf8df90bc
    c718:	ldrbtmi	sl, [fp], #-188	; 0xffffff44
    c71c:	movwls	r4, #13561	; 0x34f9
    c720:	blmi	b5db10 <blocksz@@Base+0xb361e8>
    c724:	ldrbtmi	r9, [fp], #-257	; 0xfffffeff
    c728:	movwls	r9, #20484	; 0x5004
    c72c:	stmdbls	r3, {r1, r4, r5, r9, sl, lr}
    c730:			; <UNDEFINED> instruction: 0xf1062001
    c734:	strls	r0, [r2], #-1040	; 0xfffffbf0
    c738:	stmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c73c:	blne	fe7f3348 <blocksz@@Base+0xfe7cba20>
    c740:	svclt	0x00982f0f
    c744:	adcsmi	r4, r4, #28, 12	; 0x1c00000
    c748:	ldmdble	r6!, {r0, r1, r2, r5, r9, sl, lr}
    c74c:	vnmlsne.f64	d25, d13, d4
    c750:	stmdaeq	r1, {r0, r1, r6, r7, r8, ip, sp, lr, pc}
    c754:	ldrtmi	r1, [sp], #-2476	; 0xfffff654
    c758:	bl	21e1ec <blocksz@@Base+0x1f68c4>
    c75c:			; <UNDEFINED> instruction: 0xf81b030b
    c760:	ldreq	r2, [fp, r1, lsl #30]
    c764:			; <UNDEFINED> instruction: 0xf04f4649
    c768:	svclt	0x00180001
    c76c:			; <UNDEFINED> instruction: 0xf7f54651
    c770:	strmi	lr, [fp, #2442]!	; 0x98a
    c774:	blne	ff000f40 <blocksz@@Base+0xfefd9618>
    c778:			; <UNDEFINED> instruction: 0x23204918
    c77c:	bl	1d4788 <blocksz@@Base+0x1ace60>
    c780:	ldrbtmi	r0, [r9], #-1991	; 0xfffff839
    c784:	addseq	pc, r8, #-1073741775	; 0xc0000031
    c788:			; <UNDEFINED> instruction: 0xf7f50892
    c78c:			; <UNDEFINED> instruction: 0xf814e97c
    c790:	eorcs	r3, lr, r1, lsl #30
    c794:	eoreq	pc, r1, #-1073741784	; 0xc0000028
    c798:	svclt	0x00982a5d
    c79c:			; <UNDEFINED> instruction: 0xf7f54618
    c7a0:	adcmi	lr, ip, #1343488	; 0x148000
    c7a4:	strdcs	sp, [sl], -r3
    c7a8:			; <UNDEFINED> instruction: 0xf7f59e02
    c7ac:	blls	86ce4 <blocksz@@Base+0x5f3bc>
    c7b0:	ldmle	fp!, {r0, r1, r4, r5, r7, r9, lr}
    c7b4:	pop	{r0, r1, r2, ip, sp, pc}
    c7b8:			; <UNDEFINED> instruction: 0x23208ff0
    c7bc:	stmdbls	r5, {r1, r2, r5, r9, sp}
    c7c0:			; <UNDEFINED> instruction: 0xf7f52001
    c7c4:	strb	lr, [lr, r0, ror #18]!
    c7c8:	svclt	0x00004770
    c7cc:	andeq	r6, r0, sl, asr #13
    c7d0:			; <UNDEFINED> instruction: 0x000066b8
    c7d4:			; <UNDEFINED> instruction: 0x000066bc
    c7d8:	andeq	r6, r0, r6, asr #13
    c7dc:	andeq	r6, r0, sl, ror #12
    c7e0:	mvnsmi	lr, #737280	; 0xb4000
    c7e4:	stmdbmi	r6!, {r1, r2, r3, r9, sl, lr}
    c7e8:	addlt	r4, r3, r7, lsl r6
    c7ec:	ldrbtmi	r4, [r9], #-1538	; 0xfffff9fe
    c7f0:			; <UNDEFINED> instruction: 0xf7f52001
    c7f4:	svccs	0x0000e948
    c7f8:	ldmdahi	r4!, {r0, r1, r4, r5, r8, sl, fp, ip, lr, pc}
    c7fc:			; <UNDEFINED> instruction: 0xf8dfb38c
    c800:	bl	1aca18 <blocksz@@Base+0x1850f0>
    c804:			; <UNDEFINED> instruction: 0xf8df0747
    c808:	strcc	r9, [r2], -r0, lsl #1
    c80c:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    c810:	ldclcs	0, cr14, [pc], #-104	; c7b0 <ntfs_mst_pre_write_fixup@plt+0xac60>
    c814:			; <UNDEFINED> instruction: 0xf5b4dd2f
    c818:	b	13e8420 <blocksz@@Base+0x13c0af8>
    c81c:			; <UNDEFINED> instruction: 0xf00c3224
    c820:			; <UNDEFINED> instruction: 0xf102033f
    c824:			; <UNDEFINED> instruction: 0xf10302e0
    c828:	strbmi	r0, [r1], -r0, lsl #7
    c82c:	andeq	pc, r1, pc, asr #32
    c830:			; <UNDEFINED> instruction: 0x4649da1d
    c834:			; <UNDEFINED> instruction: 0xf10c462b
    c838:			; <UNDEFINED> instruction: 0xf7f502c0
    c83c:	adcsmi	lr, r7, #36, 18	; 0x90000
    c840:			; <UNDEFINED> instruction: 0xf836d00f
    c844:	cmnlt	r4, r2, lsl #22
    c848:			; <UNDEFINED> instruction: 0xf0042c1f
    c84c:	b	13cd550 <blocksz@@Base+0x13a5c28>
    c850:			; <UNDEFINED> instruction: 0xf1031ca4
    c854:	cfldr64le	mvdx0, [ip], {128}	; 0x80
    c858:			; <UNDEFINED> instruction: 0xf7f5202e
    c85c:	adcsmi	lr, r7, #244, 16	; 0xf40000
    c860:	andcs	sp, sl, pc, ror #3
    c864:	pop	{r0, r1, ip, sp, pc}
    c868:			; <UNDEFINED> instruction: 0xf7f543f0
    c86c:	strls	fp, [r0, #-2281]	; 0xfffff717
    c870:	stmdb	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c874:	strtmi	lr, [r0], -r3, ror #15
    c878:	stmia	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c87c:	svclt	0x0000e7df
    c880:	andeq	r9, r0, sl, lsr #7
    c884:	andeq	r6, r0, ip, ror #11
    c888:	andeq	r6, r0, r2, ror #11
    c88c:	svcmi	0x00f0e92d
    c890:			; <UNDEFINED> instruction: 0xf8df4615
    c894:			; <UNDEFINED> instruction: 0x46824638
    c898:	pkhbtmi	r8, r8, r2, lsl #22
    c89c:			; <UNDEFINED> instruction: 0x0630f8df
    c8a0:	stmiane	lr!, {r2, r3, r4, r5, r6, sl, lr}
    c8a4:	bhi	ffdf8ad0 <blocksz@@Base+0xffdd11a8>
    c8a8:	ldrmi	r5, [r7], #-2081	; 0xfffff7df
    c8ac:	tstls	r6, pc, lsr #8
    c8b0:	ldrdls	pc, [r0], -r1
    c8b4:			; <UNDEFINED> instruction: 0xf0002b00
    c8b8:			; <UNDEFINED> instruction: 0xf8df80a2
    c8bc:			; <UNDEFINED> instruction: 0xf1063618
    c8c0:			; <UNDEFINED> instruction: 0xf8d60b30
    c8c4:	ldmdavs	r0!, {lr, pc}^
    c8c8:			; <UNDEFINED> instruction: 0xf8df58e1
    c8cc:			; <UNDEFINED> instruction: 0xf8d7260c
    c8d0:	stmib	r1, {sp, pc}^
    c8d4:	ldmvs	r8!, {lr, pc}
    c8d8:	stmiapl	r2!, {r0, r3, r4, r5, r6, r7, fp, sp, lr}
    c8dc:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c8e0:	smlabteq	r0, r2, r9, lr
    c8e4:	stmiavs	r8!, {r1, r3, r4, r5, r6, fp, sp, lr}^
    c8e8:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c8ec:			; <UNDEFINED> instruction: 0xf8549204
    c8f0:			; <UNDEFINED> instruction: 0xf8df8003
    c8f4:	stmib	r8, {r4, r5, r6, r7, r8, sl, ip, sp}^
    c8f8:	stmiapl	r2!, {r9, sp, pc}^
    c8fc:	ldrdgt	pc, [r0], -r5
    c900:	stmiavs	pc!, {r0, r1, r3, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
    c904:	andgt	pc, r0, r2, asr #17
    c908:	addsvs	r6, r7, r3, asr r0
    c90c:	stmdbvs	fp!, {r4, r6, r7, sp, lr}^
    c910:			; <UNDEFINED> instruction: 0xf8d569af
    c914:	stmibvs	r8!, {r4, lr, pc}^
    c918:			; <UNDEFINED> instruction: 0x46336153
    c91c:			; <UNDEFINED> instruction: 0xf8c26197
    c920:	bicsvs	ip, r0, r0, lsl r0
    c924:	ldrtmi	r5, [sl], -r7, ror #16
    c928:	ldrd	pc, [r0], -r3
    c92c:			; <UNDEFINED> instruction: 0xf8533310
    c930:	andscc	ip, r0, #12, 24	; 0xc00
    c934:	stceq	8, cr15, [r8], {83}	; 0x53
    c938:	stcne	8, cr15, [r4], {83}	; 0x53
    c93c:			; <UNDEFINED> instruction: 0xf842455b
    c940:			; <UNDEFINED> instruction: 0xf842ec10
    c944:			; <UNDEFINED> instruction: 0xf842cc0c
    c948:			; <UNDEFINED> instruction: 0xf8420c08
    c94c:	mvnle	r1, r4, lsl #24
    c950:	ldrcc	pc, [r4, #2271]	; 0x8df
    c954:	bhi	ffe553dc <blocksz@@Base+0xffe2dab4>
    c958:	ldrtmi	r5, [r1], #-2272	; 0xfffff720
    c95c:	svc	0x00baf7f4
    c960:	strcs	pc, [r8, #2271]	; 0x8df
    c964:	stmiapl	r2!, {r0, r1, r4, r5, r6, r7, r8, fp, pc}
    c968:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
    c96c:	strcs	fp, [r1], -ip, lsl #30
    c970:	ldmdavs	r2, {r9, sl, sp}
    c974:	andeq	lr, r2, #364544	; 0x59000
    c978:	teqhi	r2, r0, asr #32	; <UNPREDICTABLE>
    c97c:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c980:	stmiapl	r3!, {r1, r3, r5, r6, r8, fp, sp, lr}^
    c984:			; <UNDEFINED> instruction: 0xf8df601a
    c988:	bcs	99f40 <blocksz@@Base+0x72618>
    c98c:	streq	pc, [r1, #-79]	; 0xffffffb1
    c990:	bls	470f8 <blocksz@@Base+0x1f7d0>
    c994:	andgt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    c998:	andpl	pc, r0, ip, asr #17
    c99c:	addshi	pc, r3, #64, 4
    c9a0:	blx	1555b0 <blocksz@@Base+0x12dc88>
    c9a4:	ldrmi	pc, [r9], -r3
    c9a8:			; <UNDEFINED> instruction: 0xf1034290
    c9ac:	mvnsle	r0, #67108864	; 0x4000000
    c9b0:			; <UNDEFINED> instruction: 0xf8cc1eca
    c9b4:	blx	1509bc <blocksz@@Base+0x129094>
    c9b8:	ldrbne	pc, [r3, r2, lsl #4]	; <UNPREDICTABLE>
    c9bc:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
    c9c0:			; <UNDEFINED> instruction: 0xf8df2501
    c9c4:	stmdapl	r1!, {r3, r4, r5, r8, sl}^
    c9c8:	bls	470d4 <blocksz@@Base+0x1f7ac>
    c9cc:	stmdapl	r7!, {r0, r3, r4, r5, r8, fp, sp, lr}
    c9d0:	smlalbteq	pc, r0, r1, r1	; <UNPREDICTABLE>
    c9d4:	eoreq	pc, r0, r1, lsr #3
    c9d8:	strteq	pc, [r0], #-449	; 0xfffffe3f
    c9dc:			; <UNDEFINED> instruction: 0xf000fa05
    c9e0:			; <UNDEFINED> instruction: 0xf101fa05
    c9e4:	vst1.8	{d15-d16}, [r4 :128], r5
    c9e8:	b	1013414 <blocksz@@Base+0xfebaec>
    c9ec:	eorsvs	r0, r9, r4
    c9f0:	andeq	lr, r3, r0, ror #22
    c9f4:			; <UNDEFINED> instruction: 0x46306078
    c9f8:	pop	{r0, r3, ip, sp, pc}
    c9fc:			; <UNDEFINED> instruction: 0xf1b98ff0
    ca00:			; <UNDEFINED> instruction: 0xf0000f00
    ca04:			; <UNDEFINED> instruction: 0xf1b98109
    ca08:	vpmax.f32	d0, d0, d1
    ca0c:			; <UNDEFINED> instruction: 0x46418192
    ca10:	ldrdeq	pc, [r0], -sl
    ca14:	blx	64aa1a <blocksz@@Base+0x6230f2>
    ca18:	strbmi	r4, [r2], -r3, asr #12
    ca1c:	smlabteq	r0, sp, r9, lr
    ca20:			; <UNDEFINED> instruction: 0xf8df2001
    ca24:	ldrbtmi	r1, [r9], #-1244	; 0xfffffb24
    ca28:	stmda	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca2c:	vadd.i8	d22, d5, d26
    ca30:			; <UNDEFINED> instruction: 0xf6443152
    ca34:	vqdmlal.s<illegal width 8>	q8, d5, d3[0]
    ca38:	vorr.i32	q9, #68	; 0x00000044
    ca3c:	addsmi	r4, sl, #738197505	; 0x2c000001
    ca40:	addmi	fp, sl, #24, 30	; 0x60
    ca44:	mvnshi	pc, r0, asr #32
    ca48:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    ca4c:			; <UNDEFINED> instruction: 0xf0402b00
    ca50:			; <UNDEFINED> instruction: 0xf8df812e
    ca54:	stmiapl	r3!, {r3, r4, r7, sl, ip, sp}^
    ca58:	blcs	26acc <_IO_stdin_used@@Base+0x15614>
    ca5c:	rscshi	pc, r0, r0
    ca60:	strtne	pc, [r0], #2271	; 0x8df
    ca64:	stmiavs	sl!, {r0, sp}
    ca68:	ldrbtmi	r6, [r9], #-2283	; 0xfffff715
    ca6c:	stmda	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca70:			; <UNDEFINED> instruction: 0xf8b59b06
    ca74:	ldmdavs	fp, {r3, r4, pc}
    ca78:	blcs	1dd20 <_IO_stdin_used@@Base+0xc868>
    ca7c:	andhi	pc, sl, #0
    ca80:	strne	pc, [r4], #2271	; 0x8df
    ca84:			; <UNDEFINED> instruction: 0xf8d82001
    ca88:			; <UNDEFINED> instruction: 0xf8d83004
    ca8c:	ldrbtmi	r2, [r9], #-0
    ca90:	svc	0x00f8f7f4
    ca94:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ca98:			; <UNDEFINED> instruction: 0x2008f8b8
    ca9c:	ldrbtmi	r2, [r9], #-1
    caa0:	svc	0x00f0f7f4
    caa4:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    caa8:			; <UNDEFINED> instruction: 0x200af8b8
    caac:	ldrbtmi	r2, [r9], #-1
    cab0:	svc	0x00e8f7f4
    cab4:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    cab8:			; <UNDEFINED> instruction: 0x200cf8b8
    cabc:	ldrbtmi	r2, [r9], #-1
    cac0:	svc	0x00e0f7f4
    cac4:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    cac8:			; <UNDEFINED> instruction: 0x200ef8b8
    cacc:	ldrbtmi	r2, [r9], #-1
    cad0:	svc	0x00d8f7f4
    cad4:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    cad8:			; <UNDEFINED> instruction: 0x2010f8d8
    cadc:	ldrbtmi	r2, [r9], #-1
    cae0:	svc	0x00d0f7f4
    cae4:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    cae8:			; <UNDEFINED> instruction: 0x2014f8b8
    caec:	ldrbtmi	r2, [r9], #-1
    caf0:	svc	0x00c8f7f4
    caf4:	strtne	pc, [ip], #-2271	; 0xfffff721
    caf8:			; <UNDEFINED> instruction: 0x2016f8b8
    cafc:	ldrbtmi	r2, [r9], #-1
    cb00:	svc	0x00c0f7f4
    cb04:	strtne	pc, [r0], #-2271	; 0xfffff721
    cb08:			; <UNDEFINED> instruction: 0x301cf8d8
    cb0c:			; <UNDEFINED> instruction: 0xf8d82001
    cb10:	ldrbtmi	r2, [r9], #-24	; 0xffffffe8
    cb14:	svc	0x00b6f7f4
    cb18:	ldrne	pc, [r0], #-2271	; 0xfffff721
    cb1c:	ldrdcs	pc, [r0], -r8	; <UNPREDICTABLE>
    cb20:	ldrbtmi	r2, [r9], #-1
    cb24:	svc	0x00aef7f4
    cb28:	strne	pc, [r4], #-2271	; 0xfffff721
    cb2c:	strhtcs	pc, [r4], -r8	; <UNPREDICTABLE>
    cb30:	ldrbtmi	r2, [r9], #-1
    cb34:	svc	0x00a6f7f4
    cb38:			; <UNDEFINED> instruction: 0xf8b849fe
    cb3c:	andcs	r2, r1, r6, lsr #32
    cb40:			; <UNDEFINED> instruction: 0xf7f44479
    cb44:	ldmibmi	ip!, {r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    cb48:	ldrdcs	pc, [r8], -r8	; <UNPREDICTABLE>
    cb4c:	ldrbtmi	r2, [r9], #-1
    cb50:	svc	0x0098f7f4
    cb54:			; <UNDEFINED> instruction: 0xf7f4200a
    cb58:	blls	1c8938 <blocksz@@Base+0x1a1010>
    cb5c:			; <UNDEFINED> instruction: 0x2016f8b8
    cb60:			; <UNDEFINED> instruction: 0x8018f8b5
    cb64:	ldrmi	r6, [r0], #2075	; 0x81b
    cb68:	blcs	1de10 <_IO_stdin_used@@Base+0xc958>
    cb6c:	cmnhi	r9, r0	; <UNPREDICTABLE>
    cb70:	strdcs	r4, [r1], -r2
    cb74:	ldrdcs	pc, [r0], -r8
    cb78:	ldrdcc	pc, [r4], -r8
    cb7c:			; <UNDEFINED> instruction: 0xf7f44479
    cb80:	stmibmi	pc!, {r1, r7, r8, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    cb84:	ldrdcc	pc, [ip], -r8
    cb88:			; <UNDEFINED> instruction: 0xf8d82001
    cb8c:	ldrbtmi	r2, [r9], #-8
    cb90:	svc	0x0078f7f4
    cb94:			; <UNDEFINED> instruction: 0xf8b849eb
    cb98:	andcs	r2, r1, r0, lsl r0
    cb9c:			; <UNDEFINED> instruction: 0xf7f44479
    cba0:	stmibmi	r9!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    cba4:			; <UNDEFINED> instruction: 0x2012f8b8
    cba8:	ldrbtmi	r2, [r9], #-1
    cbac:	svc	0x006af7f4
    cbb0:			; <UNDEFINED> instruction: 0xf8b849e6
    cbb4:	andcs	r2, r1, r4, lsl r0
    cbb8:			; <UNDEFINED> instruction: 0xf7f44479
    cbbc:	stmibmi	r4!, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    cbc0:			; <UNDEFINED> instruction: 0x201cf8d8
    cbc4:	ldrbtmi	r2, [r9], #-1
    cbc8:	svc	0x005cf7f4
    cbcc:			; <UNDEFINED> instruction: 0x201cf8d8
    cbd0:			; <UNDEFINED> instruction: 0xf10848e0
    cbd4:	ldrbtmi	r0, [r8], #-288	; 0xfffffee0
    cbd8:			; <UNDEFINED> instruction: 0xf7ff0852
    cbdc:	eor	pc, pc, r1, lsl #28
    cbe0:	rsble	r2, r1, r0, lsl #22
    cbe4:	ldrbtmi	r4, [fp], #-3036	; 0xfffff424
    cbe8:			; <UNDEFINED> instruction: 0x465249dc
    cbec:	andcs	r9, r1, r0, lsl #6
    cbf0:	ldrbtmi	r9, [r9], #-2820	; 0xfffff4fc
    cbf4:	svc	0x0046f7f4
    cbf8:	stmdbls	r6, {r0, r2, r3, r4, r5, r7, r8, r9, fp, lr}
    cbfc:	stmiapl	r5!, {r1, r3, r5, r6, r8, fp, sp, lr}^
    cc00:	eorvs	r6, sl, r9, lsl #16
    cc04:			; <UNDEFINED> instruction: 0xf43f2900
    cc08:	ldmibmi	r5, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}^
    cc0c:	ldrbtmi	r2, [r9], #-1
    cc10:	svc	0x0038f7f4
    cc14:	ldrt	r6, [r6], sl, lsr #16
    cc18:	stmiapl	r3!, {r2, r4, r5, r7, r8, r9, fp, lr}^
    cc1c:	blcs	26c90 <_IO_stdin_used@@Base+0x157d8>
    cc20:	addhi	pc, sp, r0, asr #32
    cc24:	vadd.i8	d22, d5, d26
    cc28:			; <UNDEFINED> instruction: 0xf6443152
    cc2c:	vqdmlal.s<illegal width 8>	q8, d5, d3[0]
    cc30:	vorr.i32	q9, #68	; 0x00000044
    cc34:	addsmi	r4, sl, #738197505	; 0x2c000001
    cc38:	addmi	fp, sl, #24, 30	; 0x60
    cc3c:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
    cc40:	bmi	ff21fadc <blocksz@@Base+0xff1f81b4>
    cc44:	stmiapl	r3!, {r3, r4, r5, r7, fp, sp, lr}^
    cc48:			; <UNDEFINED> instruction: 0xf8da58a2
    cc4c:	andls	r8, r7, #0
    cc50:			; <UNDEFINED> instruction: 0xf8d7681a
    cc54:	bne	fe07cc8c <blocksz@@Base+0xfe055364>
    cc58:	tstls	r4, r7, lsl #20
    cc5c:	ldmdavs	r2, {r0, r3, r4, r6, fp, sp, lr}
    cc60:	tsteq	r1, ip, ror #22
    cc64:			; <UNDEFINED> instruction: 0xf1b89105
    cc68:			; <UNDEFINED> instruction: 0xf0000f00
    cc6c:	bcs	6d030 <blocksz@@Base+0x45708>
    cc70:	andcs	fp, r0, #212, 30	; 0x350
    cc74:	b	95480 <blocksz@@Base+0x6db58>
    cc78:	bcs	297c4 <blocksz@@Base+0x1e9c>
    cc7c:	ldmmi	sp, {r1, r2, r5, r6, r8, ip, lr, pc}
    cc80:	ldmibmi	r7, {r0, r9, sp}
    cc84:	stmdapl	r0!, {r0, r2, r4, r7, r8, r9, fp, lr}
    cc88:	stmiapl	r1!, {r0, r1, r2, r5, r6, fp, ip, lr}^
    cc8c:	ldmibhi	lr!, {r0, r1, fp, sp, lr}^
    cc90:			; <UNDEFINED> instruction: 0xf8d13b03
    cc94:	addsmi	r9, sl, r0
    cc98:	streq	pc, [r2], -r6, lsl #1
    cc9c:	strbeq	pc, [r0], -r6, asr #7	; <UNPREDICTABLE>
    cca0:	ldrdge	pc, [r4], -r1
    cca4:	pkhtb	r1, r9, r3, asr #15
    cca8:	ldrbtmi	r4, [fp], #-2991	; 0xfffff451
    ccac:	stmibmi	pc!, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    ccb0:	ldrbtmi	r2, [r9], #-1
    ccb4:	mcr	7, 7, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
    ccb8:	stmiahi	sl!, {r0, r2, r3, r5, r7, r8, fp, lr}
    ccbc:	ldrbtmi	r2, [r9], #-1
    ccc0:	mcr	7, 7, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    ccc4:	stmiahi	sl!, {r0, r1, r3, r5, r7, r8, fp, lr}^
    ccc8:	ldrbtmi	r2, [r9], #-1
    cccc:	mrc	7, 6, APSR_nzcv, cr10, cr4, {7}
    ccd0:	stmiavs	fp!, {r0, r3, r5, r7, r8, fp, lr}^
    ccd4:	stmiavs	sl!, {r0, sp}
    ccd8:			; <UNDEFINED> instruction: 0xf7f44479
    ccdc:	stmibmi	r7!, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    cce0:	andcs	r6, r1, sl, lsr #18
    cce4:			; <UNDEFINED> instruction: 0xf7f44479
    cce8:	stmibmi	r5!, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    ccec:	andcs	r6, r1, sl, ror #18
    ccf0:			; <UNDEFINED> instruction: 0xf7f44479
    ccf4:	stmibmi	r3!, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
    ccf8:	andcs	r8, r1, sl, lsr #22
    ccfc:			; <UNDEFINED> instruction: 0xf7f44479
    cd00:	stmibmi	r1!, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
    cd04:			; <UNDEFINED> instruction: 0x201af9b5
    cd08:	ldrbtmi	r2, [r9], #-1
    cd0c:	mrc	7, 5, APSR_nzcv, cr10, cr4, {7}
    cd10:			; <UNDEFINED> instruction: 0xf9b5499e
    cd14:	andcs	r2, r1, ip, lsl r0
    cd18:			; <UNDEFINED> instruction: 0xf7f44479
    cd1c:	ldmibmi	ip, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    cd20:	andcs	r8, r1, sl, ror #23
    cd24:			; <UNDEFINED> instruction: 0xf7f44479
    cd28:	andcs	lr, sl, lr, lsr #29
    cd2c:	mcr	7, 4, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    cd30:	bhi	fec867b0 <blocksz@@Base+0xfec5ee88>
    cd34:	ldrmi	r4, [r1], #-1576	; 0xfffff9d8
    cd38:	stc2l	7, cr15, [r4], #1020	; 0x3fc
    cd3c:	ldmibmi	r5, {r0, r1, r2, r5, r6, r9, sl, sp, lr, pc}
    cd40:	andcs	r4, r1, r2, asr #12
    cd44:			; <UNDEFINED> instruction: 0xf7f44479
    cd48:			; <UNDEFINED> instruction: 0xe66fee9e
    cd4c:	stmib	r3, {r0, r1, r5, r6, r9, fp, lr}^
    cd50:			; <UNDEFINED> instruction: 0xf8d70c00
    cd54:			; <UNDEFINED> instruction: 0xf8549000
    cd58:			; <UNDEFINED> instruction: 0xf8d78002
    cd5c:	blmi	1774d74 <blocksz@@Base+0x174d44c>
    cd60:	ldmdavs	r0!, {r0, r4, r5, fp, sp, lr}^
    cd64:	bls	4748c <blocksz@@Base+0x1fb64>
    cd68:	blmi	17a30f8 <blocksz@@Base+0x177b7d0>
    cd6c:	andne	lr, r0, r2, asr #19
    cd70:	stmiapl	r3!, {r0, r3, r5, r6, r7, fp, sp, lr}^
    cd74:	stmdavs	r8!, {r0, r1, r2, r3, r5, fp, sp, lr}^
    cd78:	ldrdgt	pc, [r8], -r5
    cd7c:	subsvs	r6, r8, pc, lsl r0
    cd80:	andgt	pc, r8, r3, asr #17
    cd84:			; <UNDEFINED> instruction: 0xf8d560d9
    cd88:	stmdbvs	pc!, {r3, r4, lr, pc}	; <UNPREDICTABLE>
    cd8c:	stmibvs	r9!, {r3, r5, r6, r8, fp, sp, lr}^
    cd90:			; <UNDEFINED> instruction: 0xf8c34a53
    cd94:			; <UNDEFINED> instruction: 0xf8b3c018
    cd98:	tstvs	pc, r8, lsl r0	; <UNPREDICTABLE>
    cd9c:	strbtmi	r6, [r5], #-344	; 0xfffffea8
    cda0:			; <UNDEFINED> instruction: 0xf10561d9
    cda4:	stmiapl	r7!, {r4, r5, r8, r9, fp}
    cda8:	ldrtmi	r4, [sl], -fp, lsr #12
    cdac:	ldrd	pc, [r0], -r3
    cdb0:			; <UNDEFINED> instruction: 0xf8533310
    cdb4:	andscc	ip, r0, #12, 24	; 0xc00
    cdb8:	stceq	8, cr15, [r8], {83}	; 0x53
    cdbc:	stcne	8, cr15, [r4], {83}	; 0x53
    cdc0:			; <UNDEFINED> instruction: 0xf842455b
    cdc4:			; <UNDEFINED> instruction: 0xf842ec10
    cdc8:			; <UNDEFINED> instruction: 0xf842cc0c
    cdcc:			; <UNDEFINED> instruction: 0xf8420c08
    cdd0:	mvnle	r1, r4, lsl #24
    cdd4:	adccs	r4, r0, #68, 22	; 0x11000
    cdd8:	stmiapl	r0!, {r0, r3, r4, r5, r6, r7, r9, fp, pc}^
    cddc:			; <UNDEFINED> instruction: 0xf7f44429
    cde0:	bmi	10c83d0 <blocksz@@Base+0x10a0aa8>
    cde4:	ldmibhi	r3!, {r1, r2, r8, fp, ip, pc}^
    cde8:			; <UNDEFINED> instruction: 0xf01358a2
    cdec:	stmdavs	r9, {r1, r8, r9}
    cdf0:	svclt	0x000c6812
    cdf4:	strcs	r2, [r0], -r1, lsl #12
    cdf8:	tstle	r7, sl, lsl #6
    cdfc:	andcs	r4, r1, #62464	; 0xf400
    ce00:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    ce04:	addsmi	r3, sl, r3, lsl #22
    ce08:	ldrb	r1, [r7, #2003]	; 0x7d3
    ce0c:	andne	lr, r4, #3620864	; 0x374000
    ce10:			; <UNDEFINED> instruction: 0xf1722900
    ce14:	blle	84d61c <blocksz@@Base+0x825cf4>
    ce18:	ldrbtmi	r4, [sl], #-2655	; 0xfffff5a1
    ce1c:	blmi	17fb590 <blocksz@@Base+0x17d3c68>
    ce20:	ldmdbmi	pc, {r0, r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    ce24:	movwls	r2, #8193	; 0x2001
    ce28:	andls	pc, r0, sp, asr #17
    ce2c:			; <UNDEFINED> instruction: 0xf8cd4479
    ce30:			; <UNDEFINED> instruction: 0xf7f4a004
    ce34:	blmi	c086dc <blocksz@@Base+0xbe0db4>
    ce38:	ldmib	r8, {r0, r9, sp}^
    ce3c:	ldrb	r9, [pc, r0, lsl #20]
    ce40:	andcs	r4, r1, r8, asr r9
    ce44:			; <UNDEFINED> instruction: 0xf7f44479
    ce48:	usat	lr, #25, lr, lsl #28
    ce4c:	vldmdble	r1!, {s4}
    ce50:	svceq	0x00d29a05
    ce54:	blmi	1546aa0 <blocksz@@Base+0x151f178>
    ce58:			; <UNDEFINED> instruction: 0xe7e2447b
    ce5c:	ldrbtmi	r4, [sl], #-2643	; 0xfffff5ad
    ce60:	blmi	8c6dd8 <blocksz@@Base+0x89f4b0>
    ce64:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    ce68:			; <UNDEFINED> instruction: 0xf43f2b00
    ce6c:	ldmdbmi	r0, {r0, r3, r5, r6, r7, r9, sl, fp, sp, pc}^
    ce70:			; <UNDEFINED> instruction: 0xf8d82001
    ce74:			; <UNDEFINED> instruction: 0xf8d82000
    ce78:	ldrbtmi	r3, [r9], #-4
    ce7c:	mcr	7, 0, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    ce80:			; <UNDEFINED> instruction: 0xf8d8494c
    ce84:	andcs	r2, r1, r8
    ce88:	ldrdcc	pc, [ip], -r8
    ce8c:			; <UNDEFINED> instruction: 0xf7f44479
    ce90:			; <UNDEFINED> instruction: 0xe6d5edfa
    ce94:	stmiapl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
    ce98:	blcs	26f0c <_IO_stdin_used@@Base+0x15a54>
    ce9c:	mrcge	4, 6, APSR_nzcv, cr0, cr15, {1}
    cea0:	andcs	r4, r1, r5, asr #18
    cea4:	ldrdcs	pc, [r0], -r8
    cea8:	ldrdcc	pc, [r4], -r8
    ceac:			; <UNDEFINED> instruction: 0xf7f44479
    ceb0:	ldrb	lr, [r2], -sl, ror #27
    ceb4:	andne	lr, r4, #3620864	; 0x374000
    ceb8:			; <UNDEFINED> instruction: 0xf1722901
    cebc:	svclt	0x00ac0200
    cec0:	andcs	r2, r0, #268435456	; 0x10000000
    cec4:	andcs	lr, r0, #227540992	; 0xd900000
    cec8:	ldrb	r2, [r7, #-768]!	; 0xfffffd00
    cecc:	andeq	sl, r1, ip, lsr r5
    ced0:	andeq	r0, r0, ip, asr r1
    ced4:	andeq	r0, r0, r4, asr #3
    ced8:	andeq	r0, r0, ip, lsr r1
    cedc:	andeq	r0, r0, ip, asr #2
    cee0:	andeq	r0, r0, ip, lsr #2
    cee4:	andeq	r0, r0, r0, asr #2
    cee8:	andeq	r0, r0, r4, lsl #4
    ceec:	andeq	r0, r0, r8, asr r1
    cef0:	andeq	r0, r0, ip, lsl r2
    cef4:	andeq	r0, r0, r4, lsl r1
    cef8:	andeq	r0, r0, ip, lsl r1
    cefc:	ldrdeq	r0, [r0], -r8
    cf00:	andeq	r6, r0, sl, lsr r4
    cf04:	andeq	r6, r0, sl, ror #10
    cf08:	andeq	r6, r0, r2, ror #10
    cf0c:	andeq	r6, r0, r2, ror r5
    cf10:	andeq	r6, r0, r2, lsl #11
    cf14:	muleq	r0, r2, r5
    cf18:	andeq	r6, r0, r2, lsr #11
    cf1c:			; <UNDEFINED> instruction: 0x000065b2
    cf20:	andeq	r6, r0, r2, asr #11
    cf24:	ldrdeq	r6, [r0], -r2
    cf28:	ldrdeq	r6, [r0], -lr
    cf2c:	andeq	r6, r0, lr, ror #11
    cf30:	strdeq	r6, [r0], -lr
    cf34:	andeq	r6, r0, r0, lsl r6
    cf38:	andeq	r6, r0, r2, lsr #12
    cf3c:	andeq	r6, r0, r0, lsr r6
    cf40:	andeq	r6, r0, lr, lsr r6
    cf44:	andeq	r6, r0, r0, asr r6
    cf48:	andeq	r6, r0, r2, ror #12
    cf4c:	andeq	r6, r0, r4, ror r6
    cf50:	andeq	r6, r0, r6, lsl #13
    cf54:	muleq	r0, r6, r6
    cf58:	andeq	r6, r0, sl, lsl r2
    cf5c:	andeq	r6, r0, lr, lsl r2
    cf60:	andeq	r6, r0, sl, lsr r2
    cf64:	andeq	r0, r0, r0, ror #3
    cf68:	andeq	r6, r0, lr, asr r1
    cf6c:	andeq	r6, r0, sl, ror #3
    cf70:	strdeq	r6, [r0], -lr
    cf74:	andeq	r6, r0, r2, lsl r2
    cf78:	andeq	r6, r0, r4, lsr #4
    cf7c:	andeq	r6, r0, r8, lsr r2
    cf80:	andeq	r6, r0, ip, asr #4
    cf84:	andeq	r6, r0, r0, ror #4
    cf88:	andeq	r6, r0, r2, ror r2
    cf8c:	andeq	r6, r0, r0, lsl #5
    cf90:	muleq	r0, r0, r2
    cf94:	andeq	r6, r0, r8, asr #2
    cf98:			; <UNDEFINED> instruction: 0x00004eba
    cf9c:	andeq	r5, r0, r8, ror #31
    cfa0:			; <UNDEFINED> instruction: 0x000064bc
    cfa4:	andeq	r6, r0, r8, ror r4
    cfa8:	andeq	r5, r0, r8, lsr #31
    cfac:			; <UNDEFINED> instruction: 0x000055b2
    cfb0:	andeq	r6, r0, sl, lsl #8
    cfb4:	andeq	r6, r0, r4, lsl r4
    cfb8:	andeq	r6, r0, r4, ror #5
    cfbc:	vadd.i8	d2, d0, d21
    cfc0:	ldm	pc, {r0, r1, r2, r7, pc}^	; <UNPREDICTABLE>
    cfc4:	andshi	pc, r3, #0
    cfc8:			; <UNDEFINED> instruction: 0x76797c7f
    cfcc:	bvs	1b691a0 <blocksz@@Base+0x1b41878>
    cfd0:	cdppl	4, 6, cr6, cr1, cr7, {3}
    cfd4:	subspl	r5, r5, #5963776	; 0x5b0000
    cfd8:	strbmi	r4, [r9], -pc, asr #24
    cfdc:	bcc	f5d0f0 <blocksz@@Base+0xf357c8>
    cfe0:	mrccs	4, 1, r3, cr1, cr7, {1}
    cfe4:	eorcs	r2, r5, #2818048	; 0x2b0000
    cfe8:			; <UNDEFINED> instruction: 0x16191c1f
    cfec:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    cff0:	stmdami	r1, {r4, r5, r6, r8, r9, sl, lr}^
    cff4:			; <UNDEFINED> instruction: 0x47704478
    cff8:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
    cffc:	stmdami	r0, {r4, r5, r6, r8, r9, sl, lr}^
    d000:			; <UNDEFINED> instruction: 0x47704478
    d004:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
    d008:	ldmdami	pc!, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
    d00c:			; <UNDEFINED> instruction: 0x47704478
    d010:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    d014:	ldmdami	lr!, {r4, r5, r6, r8, r9, sl, lr}
    d018:			; <UNDEFINED> instruction: 0x47704478
    d01c:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
    d020:	ldmdami	sp!, {r4, r5, r6, r8, r9, sl, lr}
    d024:			; <UNDEFINED> instruction: 0x47704478
    d028:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    d02c:	ldmdami	ip!, {r4, r5, r6, r8, r9, sl, lr}
    d030:			; <UNDEFINED> instruction: 0x47704478
    d034:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
    d038:	ldmdami	fp!, {r4, r5, r6, r8, r9, sl, lr}
    d03c:			; <UNDEFINED> instruction: 0x47704478
    d040:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
    d044:	ldmdami	sl!, {r4, r5, r6, r8, r9, sl, lr}
    d048:			; <UNDEFINED> instruction: 0x47704478
    d04c:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
    d050:	ldmdami	r9!, {r4, r5, r6, r8, r9, sl, lr}
    d054:			; <UNDEFINED> instruction: 0x47704478
    d058:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    d05c:	ldmdami	r8!, {r4, r5, r6, r8, r9, sl, lr}
    d060:			; <UNDEFINED> instruction: 0x47704478
    d064:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    d068:	ldmdami	r7!, {r4, r5, r6, r8, r9, sl, lr}
    d06c:			; <UNDEFINED> instruction: 0x47704478
    d070:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    d074:	ldmdami	r6!, {r4, r5, r6, r8, r9, sl, lr}
    d078:			; <UNDEFINED> instruction: 0x47704478
    d07c:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    d080:	ldmdami	r5!, {r4, r5, r6, r8, r9, sl, lr}
    d084:			; <UNDEFINED> instruction: 0x47704478
    d088:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
    d08c:	ldmdami	r4!, {r4, r5, r6, r8, r9, sl, lr}
    d090:			; <UNDEFINED> instruction: 0x47704478
    d094:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
    d098:	ldmdami	r3!, {r4, r5, r6, r8, r9, sl, lr}
    d09c:			; <UNDEFINED> instruction: 0x47704478
    d0a0:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    d0a4:	ldmdami	r2!, {r4, r5, r6, r8, r9, sl, lr}
    d0a8:			; <UNDEFINED> instruction: 0x47704478
    d0ac:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    d0b0:	ldmdami	r1!, {r4, r5, r6, r8, r9, sl, lr}
    d0b4:			; <UNDEFINED> instruction: 0x47704478
    d0b8:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
    d0bc:	ldmdami	r0!, {r4, r5, r6, r8, r9, sl, lr}
    d0c0:			; <UNDEFINED> instruction: 0x47704478
    d0c4:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    d0c8:	stmdami	pc!, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
    d0cc:			; <UNDEFINED> instruction: 0x47704478
    d0d0:	addlt	fp, r2, r0, lsl r5
    d0d4:	andscs	r4, r8, #11520	; 0x2d00
    d0d8:	tstcs	r1, sp, lsr #22
    d0dc:	andls	r4, r0, ip, ror r4
    d0e0:	strvc	pc, [r2], #1284	; 0x504
    d0e4:			; <UNDEFINED> instruction: 0x4620447b
    d0e8:	ldc	7, cr15, [r2], {244}	; 0xf4
    d0ec:	andlt	r4, r2, r0, lsr #12
    d0f0:	svclt	0x0000bd10
    d0f4:	andeq	r6, r0, lr, lsr #6
    d0f8:	andeq	r6, r0, r8, asr #12
    d0fc:	andeq	r6, r0, r2, lsr r6
    d100:	andeq	r6, r0, ip, lsl r6
    d104:	strdeq	r6, [r0], -sl
    d108:	ldrdeq	r6, [r0], -ip
    d10c:			; <UNDEFINED> instruction: 0x000065be
    d110:	andeq	r6, r0, r4, lsr #11
    d114:	andeq	r6, r0, sl, lsl #11
    d118:	andeq	r6, r0, ip, ror #10
    d11c:	andeq	r6, r0, sl, asr #10
    d120:	andeq	r6, r0, r0, lsr r5
    d124:	andeq	r6, r0, r6, lsl r5
    d128:	strdeq	r6, [r0], -ip
    d12c:	andeq	r6, r0, r2, ror #9
    d130:	ldrdeq	r6, [r0], -r4
    d134:	andeq	r6, r0, lr, lsr #9
    d138:	andeq	r6, r0, ip, lsl #9
    d13c:	andeq	r6, r0, sl, ror #8
    d140:	andeq	r6, r0, r0, asr r4
    d144:	andeq	r6, r0, lr, lsr #8
    d148:	andeq	r6, r0, r0, lsl r4
    d14c:	strdeq	r6, [r0], -r2
    d150:	ldrdeq	r6, [r0], -r0
    d154:			; <UNDEFINED> instruction: 0x000063b2
    d158:	muleq	r0, r4, r3
    d15c:	andeq	r6, r0, sl, ror r3
    d160:	andeq	r6, r0, ip, asr r3
    d164:	andeq	r6, r0, r2, asr #6
    d168:	andeq	r6, r0, r8, lsr #6
    d16c:	andeq	r6, r0, sl, lsl #6
    d170:	strdeq	r6, [r0], -r0
    d174:	ldrdeq	r6, [r0], -sl
    d178:	andeq	r6, r0, r4, asr #5
    d17c:	andeq	r6, r0, r2, lsr #5
    d180:	andeq	r6, r0, r0, lsl #5
    d184:	andeq	r6, r0, lr, asr r2
    d188:	andeq	r6, r0, r0, lsl #11
    d18c:	andeq	r9, r1, r8, ror pc
    d190:	andeq	r6, r0, r0, lsl #11
    d194:	vstrle.16	s4, [sp, #-0]	; <UNPREDICTABLE>
    d198:	cfstrdne	mvd11, [r4], {16}
    d19c:	stclpl	3, cr2, [r2], {0}
    d1a0:			; <UNDEFINED> instruction: 0x5ce2b90a
    d1a4:	movwcc	fp, #8466	; 0x2112
    d1a8:	lfmle	f4, 2, [r8], #612	; 0x264
    d1ac:			; <UNDEFINED> instruction: 0xf85d4618
    d1b0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    d1b4:	ldrmi	r2, [r8], -r0, lsl #6
    d1b8:	svclt	0x00004770
    d1bc:	mlsle	r6, r0, r8, r2
    d1c0:	stmdacs	r0, {r2, r3, fp, ip, lr, pc}^
    d1c4:	ldmdble	r8!, {r0, r2, r3, r4, r6, ip, lr, pc}
    d1c8:	subsle	r2, r7, r0, ror #16
    d1cc:	ldmdacs	r0!, {r4, r5, r8, fp, ip, lr, pc}^
    d1d0:	stmcs	r0, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
    d1d4:	stmdami	pc!, {r0, r1, r3, r4, r8, ip, lr, pc}	; <UNPREDICTABLE>
    d1d8:			; <UNDEFINED> instruction: 0x47704478
    d1dc:	ldrsble	r2, [r3], #-128	; 0xffffff80
    d1e0:	ldmcs	r0!, {r0, r1, r2, r3, r8, fp, ip, lr, pc}^
    d1e4:	stmdble	r7, {r0, r1, r2, r6, ip, lr, pc}
    d1e8:	svcvc	0x0080f5b0
    d1ec:	mcrrne	0, 2, sp, r3, cr14
    d1f0:	stmdami	r9!, {r0, r2, r3, r8, ip, lr, pc}
    d1f4:			; <UNDEFINED> instruction: 0x47704478
    d1f8:	smlattle	r8, r0, r8, r2
    d1fc:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    d200:	ldmcs	r0!, {r4, r5, r6, r8, r9, sl, lr}
    d204:	stmiacs	r0, {r2, r4, r5, ip, lr, pc}^
    d208:	stmiacs	r0!, {r2, r3, r5, ip, lr, pc}
    d20c:	ldrlt	sp, [r0, #-39]	; 0xffffffd9
    d210:	stcmi	0, cr11, [r3], #-520	; 0xfffffdf8
    d214:	blmi	8d5a7c <blocksz@@Base+0x8ae154>
    d218:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    d21c:			; <UNDEFINED> instruction: 0xf5049000
    d220:	ldrbtmi	r7, [fp], #-1166	; 0xfffffb72
    d224:			; <UNDEFINED> instruction: 0xf7f44620
    d228:			; <UNDEFINED> instruction: 0x4620ebf4
    d22c:	ldclt	0, cr11, [r0, #-8]
    d230:	mvnle	r2, r0, asr r8
    d234:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    d238:	stmdacs	r0!, {r4, r5, r6, r8, r9, sl, lr}
    d23c:	ldmdacs	r0!, {r0, r2, r4, ip, lr, pc}
    d240:	ldmdacs	r0, {r1, r3, ip, lr, pc}
    d244:	ldmdami	r9, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
    d248:			; <UNDEFINED> instruction: 0x47704478
    d24c:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    d250:	ldmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    d254:			; <UNDEFINED> instruction: 0x47704478
    d258:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    d25c:	ldmdami	r7, {r4, r5, r6, r8, r9, sl, lr}
    d260:			; <UNDEFINED> instruction: 0x47704478
    d264:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    d268:	ldmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
    d26c:			; <UNDEFINED> instruction: 0x47704478
    d270:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    d274:	ldmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
    d278:			; <UNDEFINED> instruction: 0x47704478
    d27c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    d280:	ldmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    d284:			; <UNDEFINED> instruction: 0x47704478
    d288:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    d28c:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    d290:			; <UNDEFINED> instruction: 0x47704478
    d294:	andeq	r6, r0, r4, lsl #10
    d298:	andeq	r6, r0, r4, ror #10
    d29c:	andeq	r6, r0, lr, lsr #10
    d2a0:	andeq	r9, r1, sl, lsr lr
    d2a4:	andeq	r6, r0, sl, asr #10
    d2a8:	andeq	r6, r0, r2, ror r4
    d2ac:	andeq	r6, r0, r0, lsr r4
    d2b0:	strdeq	r6, [r0], -r2
    d2b4:	andeq	r6, r0, r4, ror r4
    d2b8:	andeq	r6, r0, r6, lsr r4
    d2bc:	muleq	r0, r0, r4
    d2c0:	andeq	r6, r0, r6, lsr #9
    d2c4:	strdeq	r6, [r0], -r0
    d2c8:	muleq	r0, r2, r4
    d2cc:			; <UNDEFINED> instruction: 0x000064b8
    d2d0:	andeq	r6, r0, lr, lsr r4
    d2d4:	andeq	r6, r0, r4, lsl r4
    d2d8:	muleq	r0, r2, r4
    d2dc:	andeq	r6, r0, r4, asr r4
    d2e0:	eorsle	r2, r5, r0, lsl #16
    d2e4:			; <UNDEFINED> instruction: 0x4604b5f0
    d2e8:	addlt	r6, r5, r0, lsl #18
    d2ec:	stmiblt	r0!, {r0, r2, r5, r7, r9, fp, pc}
    d2f0:	cmnlt	r3, #929792	; 0xe3000
    d2f4:			; <UNDEFINED> instruction: 0x462b4a1f
    d2f8:	andcs	r4, r1, pc, lsl r9
    d2fc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    d300:	bl	ff04b2d8 <blocksz@@Base+0xff0239b0>
    d304:	ldmdami	sp, {r1, r5, r6, r7, r9, fp, pc}
    d308:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    d30c:	ldmdaeq	r2, {r3, r4, r5, r6, sl, lr}^
    d310:	pop	{r0, r2, ip, sp, pc}
    d314:			; <UNDEFINED> instruction: 0xf7ff40f0
    d318:	ldmib	r4, {r0, r1, r5, r6, r9, fp, ip, sp, pc}^
    d31c:			; <UNDEFINED> instruction: 0xf7ff6700
    d320:	bmi	60d05c <blocksz@@Base+0x5e5734>
    d324:	ldmdbmi	r7, {r0, r1, r3, r5, r9, sl, lr}
    d328:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    d32c:	ldrbtmi	r6, [r9], #-1792	; 0xfffff900
    d330:	andcs	r9, r1, r2
    d334:	bl	fe9cb30c <blocksz@@Base+0xfe9a39e4>
    d338:			; <UNDEFINED> instruction: 0xb1aa8ae2
    d33c:	ldmdaeq	r2, {r1, r4, fp, lr}^
    d340:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    d344:	andlt	r4, r5, r8, ror r4
    d348:	ldrhtmi	lr, [r0], #141	; 0x8d
    d34c:	blt	124b350 <blocksz@@Base+0x1223a28>
    d350:	bmi	39f118 <blocksz@@Base+0x3777f0>
    d354:	stmdbmi	lr, {r0, r1, r3, r5, r9, sl, lr}
    d358:	ldrbtmi	r2, [sl], #-1
    d35c:	andlt	r4, r5, r9, ror r4
    d360:	ldrhtmi	lr, [r0], #141	; 0x8d
    d364:	bllt	fe34b33c <blocksz@@Base+0xfe323a14>
    d368:	andlt	r2, r5, sl
    d36c:	ldrhtmi	lr, [r0], #141	; 0x8d
    d370:	bllt	19cb348 <blocksz@@Base+0x19a3a20>
    d374:	andeq	r6, r0, r0, lsl #9
    d378:	andeq	r6, r0, sl, lsr #9
    d37c:	andeq	r6, r0, r4, lsr #15
    d380:	andeq	r6, r0, r4, asr r4
    d384:	andeq	r6, r0, r6, asr r4
    d388:	andeq	r6, r0, ip, ror #14
    d38c:	andeq	r6, r0, r2, lsr #8
    d390:	andeq	r6, r0, r8, ror #8
    d394:	svchi	0x00008fc3
    d398:	eorscc	fp, r0, fp, lsl #2
    d39c:	eorcc	r4, r8, r0, ror r7
    d3a0:	svclt	0x00004770
    d3a4:	cdphi	15, 8, cr8, cr0, cr3, {6}
    d3a8:	eorscc	fp, r0, fp, lsl #2
    d3ac:	eorcc	r4, r8, r0, ror r7
    d3b0:	svclt	0x00004770
    d3b4:	svchi	0x00c4b410
    d3b8:	cdphi	15, 8, cr8, cr3, cr1, {0}
    d3bc:	cmnlt	r4, r2, asr #29
    d3c0:	teqcc	r0, r0, lsr r3
    d3c4:	svchi	0x0043441a
    d3c8:	blmi	14b544 <blocksz@@Base+0x123c1c>
    d3cc:	addsmi	r1, r0, #88, 16	; 0x580000
    d3d0:	sasxmi	fp, r0, r8
    d3d4:			; <UNDEFINED> instruction: 0xf0403801
    d3d8:	andcc	r0, r1, r7
    d3dc:			; <UNDEFINED> instruction: 0x33284770
    d3e0:	ldrmi	r3, [sl], #-296	; 0xfffffed8
    d3e4:	svclt	0x0000e7ef
    d3e8:	bcs	a3a030 <blocksz@@Base+0xa12708>
    d3ec:	bcs	b41444 <blocksz@@Base+0xb19b1c>
    d3f0:	ldmdbmi	r0, {r2, ip, lr, pc}
    d3f4:	ldrbtmi	r2, [r9], #-1
    d3f8:	bllt	10cb3d0 <blocksz@@Base+0x10a3aa8>
    d3fc:	stmdbvs	fp, {r4, r5, sl, ip, sp, pc}^
    d400:	stmibvs	ip, {r0, r2, r3, r7, r8, fp, sp, lr}^
    d404:	addslt	r6, fp, #163840	; 0x28000
    d408:	stmib	r0, {r0, r3, r6, r9, fp, sp, lr}^
    d40c:	andvs	r3, r2, r1, lsl #10
    d410:	smlabtmi	r3, r0, r9, lr
    d414:			; <UNDEFINED> instruction: 0x4770bc30
    d418:	tstvs	r3, fp, lsl #18
    d41c:	bvs	12e7c4c <blocksz@@Base+0x12c0324>
    d420:	movwcs	lr, #10688	; 0x29c0
    d424:	stmibvs	sl, {r0, r1, r3, r6, r7, r8, fp, sp, lr}
    d428:	stmib	r0, {r0, r1, r3, r4, r7, r9, ip, sp, pc}^
    d42c:	ldrbmi	r2, [r0, -r0, lsl #6]!
    d430:	svclt	0x00004770
    d434:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    d438:	svcmi	0x00f0e92d
    d43c:			; <UNDEFINED> instruction: 0xf8dfb08f
    d440:	ldrmi	r5, [r9], r8, asr #26
    d444:	stclgt	8, cr15, [r4, #-892]	; 0xfffffc84
    d448:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
    d44c:			; <UNDEFINED> instruction: 0xf8df9005
    d450:	ldrmi	r1, [r6], -r0, asr #26
    d454:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    d458:	movwls	r8, #20391	; 0x4fa7
    d45c:			; <UNDEFINED> instruction: 0xf8b4681b
    d460:	movwls	sl, #53314	; 0xd042
    d464:	ldmdavs	sl, {r0, r1, r3, r5, r6, fp, ip, lr}
    d468:			; <UNDEFINED> instruction: 0xf1b99206
    d46c:	subsle	r0, r4, r0, lsl #30
    d470:	ldrhthi	pc, [r0], -r4	; <UNPREDICTABLE>
    d474:	ldrhtlt	pc, [r6], -r4	; <UNPREDICTABLE>
    d478:			; <UNDEFINED> instruction: 0xf7ff4640
    d47c:			; <UNDEFINED> instruction: 0xf8dffd9f
    d480:	stmib	sp, {r2, r4, r8, sl, fp, ip}^
    d484:	bls	1abc8c <blocksz@@Base+0x184364>
    d488:			; <UNDEFINED> instruction: 0x46034479
    d48c:			; <UNDEFINED> instruction: 0xf7f42001
    d490:			; <UNDEFINED> instruction: 0xf1a8eafa
    d494:	blcs	70e0a4 <blocksz@@Base+0x6e677c>
    d498:	ldm	pc, {r1, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    d49c:	addeq	pc, r6, r3, lsl r0	; <UNPREDICTABLE>
    d4a0:	eorseq	r0, r5, r6, lsl #2
    d4a4:	eorseq	r0, r5, pc, asr #2
    d4a8:	andseq	r0, r4, #-2147483606	; 0x8000002a
    d4ac:	eorseq	r0, r5, fp, ror r2
    d4b0:	adcseq	r0, fp, #268435465	; 0x10000009
    d4b4:	adcseq	r0, fp, #53	; 0x35
    d4b8:	eorseq	r0, r5, r5, lsr r0
    d4bc:	eorseq	r0, r5, sp, ror #5
    d4c0:	teqeq	r1, #12, 6	; 0x30000000
    d4c4:	cmneq	lr, #-1207959551	; 0xb8000001
    d4c8:	eorseq	r0, r5, r5, lsr r0
    d4cc:	eorseq	r0, r5, r5, lsr r0
    d4d0:	orrseq	r0, r2, #53	; 0x35
    d4d4:	subseq	r0, r0, ip, ror #7
    d4d8:	svceq	0x0008f114
    d4dc:	bichi	pc, r2, r0, lsl #5
    d4e0:	svceq	0x0010f114
    d4e4:	bichi	pc, r3, r0, lsl #5
    d4e8:	svceq	0x0018f114
    d4ec:	bichi	pc, r4, r0, lsl #5
    d4f0:	svceq	0x0020f114
    d4f4:	bichi	pc, r5, r0, lsl #5
    d4f8:	svceq	0x0034f114
    d4fc:	bichi	pc, r6, r0, lsl #5
    d500:	svceq	0x0040f114
    d504:	bichi	pc, r7, r0, lsl #5
    d508:	bls	374120 <blocksz@@Base+0x34c7f8>
    d50c:	addsmi	r6, sl, #1769472	; 0x1b0000
    d510:			; <UNDEFINED> instruction: 0x83aff040
    d514:	pop	{r0, r1, r2, r3, ip, sp, pc}
    d518:			; <UNDEFINED> instruction: 0xf8b48ff0
    d51c:			; <UNDEFINED> instruction: 0xf8b48032
    d520:			; <UNDEFINED> instruction: 0x4640b03a
    d524:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    d528:	stclne	8, cr15, [ip], #-892	; 0xfffffc84
    d52c:	bvc	47c68 <blocksz@@Base+0x20340>
    d530:	ldrbtmi	r9, [r9], #-2566	; 0xfffff5fa
    d534:	andcs	r4, r1, r3, lsl #12
    d538:	b	fe94b510 <blocksz@@Base+0xfe923be8>
    d53c:	ldreq	lr, [fp, r9, lsr #15]!
    d540:	ldrbthi	pc, [r7], #-0	; <UNPREDICTABLE>
    d544:	mrrccc	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    d548:			; <UNDEFINED> instruction: 0xf8df447b
    d54c:			; <UNDEFINED> instruction: 0x463a1c54
    d550:	ldrbtmi	r2, [r9], #-1
    d554:	b	fe5cb52c <blocksz@@Base+0xfe5a3c04>
    d558:	svceq	0x0008f1bb
    d55c:			; <UNDEFINED> instruction: 0xf8dfddd4
    d560:			; <UNDEFINED> instruction: 0xf04f9c44
    d564:			; <UNDEFINED> instruction: 0xf8df0800
    d568:	strbmi	r3, [r7], -r0, asr #24
    d56c:	strcs	r4, [r8], #-1273	; 0xfffffb07
    d570:	movwls	r4, #21627	; 0x547b
    d574:	ldmdahi	sp, {r0, r1, r4, r5, r8, fp, ip}^
    d578:	svcvc	0x00fff5b5
    d57c:	strhi	pc, [r3, #-512]!	; 0xfffffe00
    d580:	andge	pc, r4, r6, lsr r8	; <UNPREDICTABLE>
    d584:	svceq	0x0000f1ba
    d588:	bicshi	pc, sl, #64	; 0x40
    d58c:	svceq	0x0000f1b8
    d590:	blls	141880 <blocksz@@Base+0x119f58>
    d594:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
    d598:			; <UNDEFINED> instruction: 0xf040429a
    d59c:			; <UNDEFINED> instruction: 0xf8df836a
    d5a0:	strbmi	r1, [r2], -ip, lsl #24
    d5a4:	andcs	r4, r1, r9, ror r4
    d5a8:	blls	186138 <blocksz@@Base+0x15e810>
    d5ac:	blcs	27620 <redirect@@Base+0x1c>
    d5b0:	ldrhi	pc, [r2], #0
    d5b4:	blcc	ffe4b938 <blocksz@@Base+0xffe24010>
    d5b8:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    d5bc:			; <UNDEFINED> instruction: 0xf00007b8
    d5c0:			; <UNDEFINED> instruction: 0xf8df8485
    d5c4:	ldrbtmi	r3, [fp], #-3056	; 0xfffff410
    d5c8:	blne	ffb4b94c <blocksz@@Base+0xffb24024>
    d5cc:	andcs	r4, r1, sl, lsr r6
    d5d0:			; <UNDEFINED> instruction: 0xf7f44479
    d5d4:			; <UNDEFINED> instruction: 0xf8dfea58
    d5d8:			; <UNDEFINED> instruction: 0xf8d40be4
    d5dc:			; <UNDEFINED> instruction: 0xf8b4e04c
    d5e0:	stmdapl	r8!, {r2, r6, lr, pc}
    d5e4:	b	13e8880 <blocksz@@Base+0x13c0f58>
    d5e8:			; <UNDEFINED> instruction: 0xf8d82c4c
    d5ec:	stmdavs	r0, {ip}
    d5f0:	streq	pc, [r0, -r1, asr #3]!
    d5f4:	strteq	pc, [r0], #-416	; 0xfffffe60
    d5f8:	vpmax.u8	d15, d0, d14
    d5fc:	vst1.8	{d15-d16}, [r4], r5
    d600:	vpmax.s8	d15, d0, d5
    d604:			; <UNDEFINED> instruction: 0xf1c04323
    d608:	blx	94e690 <blocksz@@Base+0x926d68>
    d60c:	andcs	pc, r1, r4, lsl #8
    d610:	bl	49e2a4 <blocksz@@Base+0x47697c>
    d614:			; <UNDEFINED> instruction: 0xf143040c
    d618:			; <UNDEFINED> instruction: 0xf1b10500
    d61c:	blx	90e2a4 <blocksz@@Base+0x8e697c>
    d620:	blx	189e2c <blocksz@@Base+0x162504>
    d624:	svclt	0x0058f707
    d628:	vpmax.u8	<illegal reg q7.5>, <illegal reg q1.5>, <illegal reg q2.5>
    d62c:	andeq	lr, r7, #270336	; 0x42000
    d630:	tstmi	sl, #88, 30	; 0x160
    d634:	vpmax.u8	<illegal reg q7.5>, <illegal reg q0.5>, <illegal reg q2.5>
    d638:	blne	fe14b9bc <blocksz@@Base+0xfe124094>
    d63c:			; <UNDEFINED> instruction: 0xf7f44479
    d640:			; <UNDEFINED> instruction: 0xf1bbea22
    d644:	vmaxnm.f32	d0, d0, d1
    d648:	ldmhi	r4!, {r1, r4, r5, r6, r7, sl, pc}^
    d64c:	strhteq	r8, [r4], #-131	; 0xffffff7d
    d650:			; <UNDEFINED> instruction: 0xf0443c01
    d654:	ldrmi	r0, [ip], #-1031	; 0xfffffbf9
    d658:	ldrbmi	r3, [ip, #-1025]	; 0xfffffbff
    d65c:	svcge	0x0054f6bf
    d660:	blvc	184b9e4 <blocksz@@Base+0x18240bc>
    d664:	blls	184b9e8 <blocksz@@Base+0x18240c0>
    d668:	blhi	184b9ec <blocksz@@Base+0x18240c4>
    d66c:	ldrbtmi	r4, [r9], #1151	; 0x47f
    d670:	strd	r4, [r6], -r8
    d674:			; <UNDEFINED> instruction: 0xf47f0759
    d678:	ldrmi	sl, [ip], #-3911	; 0xfffff0b9
    d67c:			; <UNDEFINED> instruction: 0xf6bf455c
    d680:	ldmdbpl	r5!, {r0, r1, r6, r8, r9, sl, fp, sp, pc}
    d684:			; <UNDEFINED> instruction: 0xf7ff4628
    d688:			; <UNDEFINED> instruction: 0x462afd99
    d68c:	ldrtmi	r9, [r9], -r0, lsl #8
    d690:	andcs	r4, r1, r3, lsl #12
    d694:	ldmib	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d698:	bl	198b60 <blocksz@@Base+0x171238>
    d69c:			; <UNDEFINED> instruction: 0xf0000504
    d6a0:	stmdavs	fp!, {r2, r3, r4, r5, r6, sl, pc}^
    d6a4:	vstmiale	r5!, {d18-d17}
    d6a8:	ldreq	lr, [sl, lr, lsr #14]!
    d6ac:	bichi	pc, r7, #0
    d6b0:	blcc	74ba34 <blocksz@@Base+0x72410c>
    d6b4:			; <UNDEFINED> instruction: 0xf8df447b
    d6b8:			; <UNDEFINED> instruction: 0x463a1b1c
    d6bc:	ldrbtmi	r2, [r9], #-1
    d6c0:	stmib	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d6c4:	bls	3742dc <blocksz@@Base+0x34c9b4>
    d6c8:	addsmi	r6, sl, #1769472	; 0x1b0000
    d6cc:	sbcshi	pc, r1, #64	; 0x40
    d6d0:	bne	ffa4ba54 <blocksz@@Base+0xffa2412c>
    d6d4:	bvc	ff64ba58 <blocksz@@Base+0xff624130>
    d6d8:	stmdapl	r9!, {r1, r2, r5, r7, sl, fp, sp, lr}^
    d6dc:	ldrdgt	pc, [ip], #-132	; 0xffffff7c
    d6e0:	strheq	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    d6e4:	stmibpl	pc!, {r0, r3, fp, sp, lr}^	; <UNPREDICTABLE>
    d6e8:	streq	pc, [r0, #-417]!	; 0xfffffe5f
    d6ec:	vpmax.u8	d15, d1, d12
    d6f0:			; <UNDEFINED> instruction: 0xf505fa06
    d6f4:	strteq	pc, [r0], #-449	; 0xfffffe3f
    d6f8:	vpmax.s8	d15, d1, d6
    d6fc:	blx	99e3b0 <blocksz@@Base+0x976a88>
    d700:	subeq	pc, r5, #4, 8	; 0x4000000
    d704:	b	10d3c4c <blocksz@@Base+0x10ac324>
    d708:	ldmdavs	ip!, {r2, r8, r9}
    d70c:	tsteq	r0, r3, asr #2	; <UNPREDICTABLE>
    d710:	msreq	CPSR_, #196, 2	; 0x31
    d714:	streq	pc, [r0, #-436]!	; 0xfffffe4c
    d718:	vpmax.u8	d15, d3, d1
    d71c:	vpmax.s8	d15, d4, d16
    d720:	andeq	lr, r3, #270336	; 0x42000
    d724:	blx	107d48c <blocksz@@Base+0x1055b64>
    d728:	blx	108ab44 <blocksz@@Base+0x106321c>
    d72c:			; <UNDEFINED> instruction: 0xf8dff304
    d730:	svclt	0x00581aa8
    d734:	andcs	r4, r1, sl, lsr #6
    d738:			; <UNDEFINED> instruction: 0xe1b74479
    d73c:	ldrtmi	r2, [r8], -r0, lsl #2
    d740:			; <UNDEFINED> instruction: 0xff18f7fe
    d744:	blcs	fe027818 <blocksz@@Base+0xfdfffef0>
    d748:			; <UNDEFINED> instruction: 0xf0004604
    d74c:	blcs	ff02e708 <blocksz@@Base+0xff006de0>
    d750:	movthi	pc, #49152	; 0xc000	; <UNPREDICTABLE>
    d754:			; <UNDEFINED> instruction: 0xf47f2b30
    d758:			; <UNDEFINED> instruction: 0xf8dfaed7
    d75c:	ldrtmi	r1, [sl], -r0, lsl #21
    d760:	ldrbtmi	r2, [r9], #-1
    d764:	stmib	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d768:			; <UNDEFINED> instruction: 0x4620b114
    d76c:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    d770:	beq	1b4baf4 <blocksz@@Base+0x1b241cc>
    d774:	cmpeq	sl, r6, lsl #2	; <UNPREDICTABLE>
    d778:			; <UNDEFINED> instruction: 0x2058f896
    d77c:			; <UNDEFINED> instruction: 0xf7ff4478
    d780:			; <UNDEFINED> instruction: 0xf8dff82f
    d784:	ldmib	r6, {r5, r6, r9, fp}^
    d788:	ldrbtmi	r2, [r8], #-776	; 0xfffffcf8
    d78c:	ldc2	7, cr15, [sl, #1012]!	; 0x3f4
    d790:	beq	154bb14 <blocksz@@Base+0x15241ec>
    d794:	movwcs	lr, #43478	; 0xa9d6
    d798:			; <UNDEFINED> instruction: 0xf7fd4478
    d79c:			; <UNDEFINED> instruction: 0xf8dffdb3
    d7a0:	ldmib	r6, {r2, r3, r6, r9, fp}^
    d7a4:	ldrbtmi	r2, [r8], #-780	; 0xfffffcf4
    d7a8:	stc2	7, cr15, [ip, #1012]!	; 0x3f4
    d7ac:	beq	104bb30 <blocksz@@Base+0x1024208>
    d7b0:	movwcs	lr, #59862	; 0xe9d6
    d7b4:			; <UNDEFINED> instruction: 0xf7fd4478
    d7b8:			; <UNDEFINED> instruction: 0xf8dffda5
    d7bc:	ldmib	r6, {r3, r4, r5, r9, fp, ip}^
    d7c0:	andcs	r2, r1, r0, lsl r3
    d7c4:			; <UNDEFINED> instruction: 0xf7f44479
    d7c8:			; <UNDEFINED> instruction: 0xf8dfe95e
    d7cc:	ldmib	r6, {r2, r3, r5, r9, fp, ip}^
    d7d0:	andcs	r2, r1, r2, lsl r3
    d7d4:			; <UNDEFINED> instruction: 0xf7f44479
    d7d8:	blls	147d38 <blocksz@@Base+0x120410>
    d7dc:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
    d7e0:			; <UNDEFINED> instruction: 0xf040429a
    d7e4:			; <UNDEFINED> instruction: 0xf8df8246
    d7e8:	andcs	r1, r1, r4, lsl sl
    d7ec:	ldrbtmi	r6, [r9], #-3378	; 0xfffff2ce
    d7f0:			; <UNDEFINED> instruction: 0x2100e1be
    d7f4:			; <UNDEFINED> instruction: 0xf7fe4638
    d7f8:			; <UNDEFINED> instruction: 0x4680febd
    d7fc:			; <UNDEFINED> instruction: 0xf0002800
    d800:	ldmib	r0, {r3, r4, r5, r7, sl, pc}^
    d804:	tstmi	r3, #0, 6
    d808:	sbchi	pc, lr, #64	; 0x40
    d80c:	blcs	fe027c20 <blocksz@@Base+0xfe0002f8>
    d810:	sbchi	pc, sl, #64	; 0x40
    d814:	svceq	0x0003f01a
    d818:	sbchi	pc, r6, #64	; 0x40
    d81c:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d820:	strhcs	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    d824:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    d828:	subseq	r0, fp, fp, asr sl
    d82c:			; <UNDEFINED> instruction: 0xf0433301
    d830:	teqcc	r1, #469762048	; 0x1c000000
    d834:	addsmi	fp, sl, #-1342177271	; 0xb0000009
    d838:	adcshi	pc, r6, #64	; 0x40
    d83c:	stmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d840:	andcs	r4, r1, sl, lsr r6
    d844:	ldreq	pc, [r8], #-458	; 0xfffffe36
    d848:			; <UNDEFINED> instruction: 0xf7f44479
    d84c:			; <UNDEFINED> instruction: 0x4640e91c
    d850:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    d854:			; <UNDEFINED> instruction: 0xf6ff2c00
    d858:			; <UNDEFINED> instruction: 0xf1caae3f
    d85c:	ldrbmi	r0, [fp, #-799]	; 0xfffffce1
    d860:	strbhi	pc, [pc], -r0, asr #5	; <UNPREDICTABLE>
    d864:	msreq	CPSR_sxc, #-2147483598	; 0x80000032
    d868:	vorr.i32	q10, #720896	; 0x000b0000
    d86c:			; <UNDEFINED> instruction: 0xf1ca865c
    d870:	ldrbmi	r0, [fp, #-815]	; 0xfffffcd1
    d874:	strbhi	pc, [lr], -r0, asr #5	; <UNPREDICTABLE>
    d878:	teqeq	r7, #-2147483598	; 0x80000032	; <UNPREDICTABLE>
    d87c:	vorr.i32	q10, #720896	; 0x000b0000
    d880:			; <UNDEFINED> instruction: 0xf1ca866d
    d884:	ldrbmi	r0, [fp, #-827]	; 0xfffffcc5
    d888:	ldrbhi	pc, [pc], -r0, asr #5	; <UNPREDICTABLE>
    d88c:	movteq	pc, #61898	; 0xf1ca	; <UNPREDICTABLE>
    d890:	vorr.i32	q10, #720896	; 0x000b0000
    d894:			; <UNDEFINED> instruction: 0xf1ca8651
    d898:	ldrbmi	r0, [sl, #2655]	; 0xa5f
    d89c:	mrcge	6, 1, APSR_nzcv, cr4, cr15, {5}
    d8a0:	strbcc	r9, [r0], #-2564	; 0xfffff5fc
    d8a4:	cfstrsls	mvf4, [sp], {38}	; 0x26
    d8a8:	ldmdavs	r2, {r1, r3, r8, r9, fp, sp, pc}
    d8ac:	ldmdavs	r1!, {r4, r5, fp, sp, lr}^
    d8b0:	movwgt	r4, #12948	; 0x3294
    d8b4:	bicshi	pc, sp, r0, asr #32
    d8b8:	stmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d8bc:	ldmib	sp, {r0, sp}^
    d8c0:	ldrbtmi	r2, [r9], #-778	; 0xfffffcf6
    d8c4:			; <UNDEFINED> instruction: 0x07bbe0f2
    d8c8:	sbchi	pc, sp, #0
    d8cc:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d8d0:			; <UNDEFINED> instruction: 0xf8df447b
    d8d4:			; <UNDEFINED> instruction: 0x463a193c
    d8d8:	ldrbtmi	r2, [r9], #-1
    d8dc:	ldm	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d8e0:	tstcs	r0, r8, lsr r6
    d8e4:	mcr2	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    d8e8:	stmdacs	r0, {r2, r9, sl, lr}
    d8ec:	cfmvdhrge	mvd12, pc
    d8f0:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
    d8f4:	bcs	230484 <blocksz@@Base+0x208b5c>
    d8f8:	mcrge	4, 0, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    d8fc:	ldreq	pc, [r8, #-260]	; 0xfffffefc
    d900:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d904:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d908:	svc	0x00f0f7f3
    d90c:			; <UNDEFINED> instruction: 0xf1bbb918
    d910:	vpmax.f32	d0, d0, d3
    d914:			; <UNDEFINED> instruction: 0xf8df8599
    d918:	andcs	r1, r8, #0, 18
    d91c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d920:			; <UNDEFINED> instruction: 0xf7f34411
    d924:	stmdacs	r0, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    d928:	cfstrdge	mvd15, [lr, #508]!	; 0x1fc
    d92c:	blcs	126ba00 <blocksz@@Base+0x12440d8>
    d930:	ldrbhi	pc, [r3, #-0]!	; <UNPREDICTABLE>
    d934:	strtcs	r4, [r0], #-1587	; 0xfffff9cd
    d938:	ldmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    d93c:	ldrcs	r2, [r0, #-1874]	; 0xfffff8ae
    d940:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d944:	ldmdavs	sl, {r0, sp}
    d948:	ldmhi	fp, {r0, r3, r4, r5, r6, sl, lr}
    d94c:	ldm	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d950:			; <UNDEFINED> instruction: 0xf8df1973
    d954:	andcs	r1, r1, ip, asr #17
    d958:	ldmdbpl	r2!, {r0, r1, r3, r4, r7, fp, pc}^
    d95c:			; <UNDEFINED> instruction: 0xf7f44479
    d960:			; <UNDEFINED> instruction: 0xf8dfe892
    d964:			; <UNDEFINED> instruction: 0xf81608c0
    d968:	ldmibne	r1!, {r3, sp}^
    d96c:			; <UNDEFINED> instruction: 0xf7fe4478
    d970:	blls	14d654 <blocksz@@Base+0x125d2c>
    d974:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
    d978:			; <UNDEFINED> instruction: 0xf040429a
    d97c:	ldrtmi	r8, [r4], #-378	; 0xfffffe86
    d980:	stmiaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d984:	movwcs	lr, #2516	; 0x9d4
    d988:	andlt	r4, pc, r8, ror r4	; <UNPREDICTABLE>
    d98c:	svcmi	0x00f0e8bd
    d990:	ldclt	7, cr15, [r8], #1012	; 0x3f4
    d994:			; <UNDEFINED> instruction: 0xf00007bd
    d998:			; <UNDEFINED> instruction: 0xf8df825c
    d99c:	ldrbtmi	r3, [fp], #-2192	; 0xfffff770
    d9a0:	stmdbls	sp, {r2, r9, fp, ip, pc}
    d9a4:	addsmi	r6, r1, #1179648	; 0x120000
    d9a8:	msrhi	SPSR_xc, r0, asr #32
    d9ac:	stmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d9b0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    d9b4:	andlt	r2, pc, r1
    d9b8:	svcmi	0x00f0e8bd
    d9bc:	stmdalt	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d9c0:			; <UNDEFINED> instruction: 0xf00007bc
    d9c4:			; <UNDEFINED> instruction: 0xf8df8241
    d9c8:	ldrbtmi	r3, [fp], #-2156	; 0xfffff794
    d9cc:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d9d0:	andcs	r4, r1, sl, lsr r6
    d9d4:			; <UNDEFINED> instruction: 0xf7f44479
    d9d8:			; <UNDEFINED> instruction: 0xf8dfe856
    d9dc:	ldmib	r6, {r5, r6, fp, ip}^
    d9e0:	andcs	r2, r1, r0, lsl #6
    d9e4:			; <UNDEFINED> instruction: 0xf7f44479
    d9e8:			; <UNDEFINED> instruction: 0xf8dfe84e
    d9ec:	ldmib	r6, {r2, r4, r6, fp, ip}^
    d9f0:	andcs	r2, r1, r2, lsl #6
    d9f4:			; <UNDEFINED> instruction: 0xf7f44479
    d9f8:	blls	147b18 <blocksz@@Base+0x1201f0>
    d9fc:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
    da00:			; <UNDEFINED> instruction: 0xf040429a
    da04:			; <UNDEFINED> instruction: 0xf8df8136
    da08:	andcs	r1, r1, ip, lsr r8
    da0c:	movwcs	lr, #18902	; 0x49d6
    da10:	sub	r4, fp, r9, ror r4
    da14:	svceq	0x000cf1b8
    da18:			; <UNDEFINED> instruction: 0xf000463a
    da1c:			; <UNDEFINED> instruction: 0xf8df81d9
    da20:	andcs	r1, r1, r8, lsr #16
    da24:			; <UNDEFINED> instruction: 0xf7f44479
    da28:	ldrtmi	lr, [r8], -lr, lsr #16
    da2c:			; <UNDEFINED> instruction: 0xf7fe2100
    da30:	smlatblt	r8, r1, sp, pc	; <UNPREDICTABLE>
    da34:	mrrc2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    da38:	blcs	a2ff0c <blocksz@@Base+0xa085e4>
    da3c:	orrhi	pc, r4, #0
    da40:			; <UNDEFINED> instruction: 0xf0002b30
    da44:	blcs	82e7fc <blocksz@@Base+0x806ed4>
    da48:	movthi	pc, #53248	; 0xd000	; <UNPREDICTABLE>
    da4c:			; <UNDEFINED> instruction: 0x3050f896
    da50:			; <UNDEFINED> instruction: 0x33218972
    da54:	svceq	0x0043ebb2
    da58:	ldrhi	pc, [r4], #0
    da5c:	bls	374674 <blocksz@@Base+0x34cd4c>
    da60:	ubfxeq	pc, pc, #17, #9
    da64:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    da68:			; <UNDEFINED> instruction: 0xf040429a
    da6c:	andlt	r8, pc, r2, lsl #2
    da70:	svcmi	0x00f0e8bd
    da74:	svclt	0x007cf7f3
    da78:			; <UNDEFINED> instruction: 0x17d4f8df
    da7c:	andcs	r4, r1, sl, lsr r6
    da80:			; <UNDEFINED> instruction: 0xf7f44479
    da84:	ldrtmi	lr, [r8], -r0, lsl #16
    da88:			; <UNDEFINED> instruction: 0xf7fe2100
    da8c:	tstlt	r8, r3, ror sp	; <UNPREDICTABLE>
    da90:	stc2	7, cr15, [r6], #-1020	; 0xfffffc04
    da94:	bls	3746ac <blocksz@@Base+0x34cd84>
    da98:	addsmi	r6, sl, #1769472	; 0x1b0000
    da9c:	rschi	pc, r9, r0, asr #32
    daa0:	sbfxne	pc, pc, #17, #17
    daa4:	ldmib	r6, {r0, sp}^
    daa8:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    daac:	pop	{r0, r1, r2, r3, ip, sp, pc}
    dab0:			; <UNDEFINED> instruction: 0xf7f34ff0
    dab4:			; <UNDEFINED> instruction: 0xf8dfbfe5
    dab8:	ldrtmi	r1, [sl], -r0, lsr #15
    dabc:	ldrbtmi	r2, [r9], #-1
    dac0:	svc	0x00e0f7f3
    dac4:	tstcs	r0, r8, lsr r6
    dac8:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
    dacc:	stmdacs	r0, {r2, r9, sl, lr}
    dad0:	cfldrsge	mvf15, [sl, #-252]	; 0xffffff04
    dad4:	stc2	7, cr15, [r4], {255}	; 0xff
    dad8:	movwcs	lr, #2516	; 0x9d4
    dadc:	stmdbvs	r3!, {r0, r1, r4, r8, r9, lr}
    dae0:	blcs	fe041ef0 <blocksz@@Base+0xfe01a5c8>
    dae4:	eorhi	pc, fp, #0
    dae8:			; <UNDEFINED> instruction: 0xf43f2b00
    daec:	blls	138f28 <blocksz@@Base+0x111600>
    daf0:			; <UNDEFINED> instruction: 0xf8df9a0d
    daf4:	ldmdavs	fp, {r3, r5, r6, r8, r9, sl}
    daf8:	addsmi	r4, sl, #120, 8	; 0x78000000
    dafc:	ldrht	sp, [r8], r7
    db00:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
    db04:	andcs	r4, r1, sl, lsr r6
    db08:	strbeq	pc, [r0], #-427	; 0xfffffe55	; <UNPREDICTABLE>
    db0c:			; <UNDEFINED> instruction: 0xf7f34479
    db10:			; <UNDEFINED> instruction: 0x4638efba
    db14:			; <UNDEFINED> instruction: 0xf7fe2100
    db18:	tstlt	r8, sp, lsr #26	; <UNPREDICTABLE>
    db1c:	blx	ff84bb22 <blocksz@@Base+0xff8241fa>
    db20:	svceq	0x0008f114
    db24:			; <UNDEFINED> instruction: 0x81a4f280
    db28:	svceq	0x0010f114
    db2c:	ldrhi	pc, [sl, #-640]!	; 0xfffffd80
    db30:	svceq	0x0018f114
    db34:	ldrhi	pc, [r3, #-640]!	; 0xfffffd80
    db38:	svceq	0x0020f114
    db3c:	strhi	pc, [ip, #-640]!	; 0xfffffd80
    db40:	svceq	0x0028f114
    db44:	strhi	pc, [r5, #-640]!	; 0xfffffd80
    db48:	svceq	0x0030f114
    db4c:	ldrhi	pc, [r2, #-640]	; 0xfffffd80
    db50:			; <UNDEFINED> instruction: 0xf6ff3438
    db54:	blls	138ec0 <blocksz@@Base+0x111598>
    db58:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
    db5c:			; <UNDEFINED> instruction: 0xf040429a
    db60:	ldrbmi	r8, [lr], #-136	; 0xffffff78
    db64:	usatne	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    db68:			; <UNDEFINED> instruction: 0xf8562001
    db6c:	ldrbtmi	r2, [r9], #-3080	; 0xfffff3f8
    db70:	pop	{r0, r1, r2, r3, ip, sp, pc}
    db74:			; <UNDEFINED> instruction: 0xf7f34ff0
    db78:			; <UNDEFINED> instruction: 0xf1b8bf83
    db7c:	shadd16mi	r0, sl, r5
    db80:	msrhi	CPSR_fsc, r0
    db84:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    db88:	ldrbtmi	r2, [r9], #-1
    db8c:	svc	0x007af7f3
    db90:	tstcs	r0, r8, lsr r6
    db94:	stc2l	7, cr15, [lr], #1016	; 0x3f8
    db98:			; <UNDEFINED> instruction: 0xf7ffb108
    db9c:			; <UNDEFINED> instruction: 0xf8dffba1
    dba0:	andcs	r1, r1, ip, asr #13
    dba4:	ldrbtmi	r6, [r9], #-2098	; 0xfffff7ce
    dba8:	svc	0x006cf7f3
    dbac:	bls	3747c4 <blocksz@@Base+0x34ce9c>
    dbb0:	addsmi	r6, sl, #1769472	; 0x1b0000
    dbb4:			; <UNDEFINED> instruction: 0xf8dfd15d
    dbb8:			; <UNDEFINED> instruction: 0x200116b8
    dbbc:	ldrbtmi	r6, [r9], #-2162	; 0xfffff78e
    dbc0:			; <UNDEFINED> instruction: 0xf8dfe7d6
    dbc4:			; <UNDEFINED> instruction: 0x463a16b0
    dbc8:	ldrbtmi	r2, [r9], #-1
    dbcc:	svc	0x005af7f3
    dbd0:			; <UNDEFINED> instruction: 0xf7ff4620
    dbd4:	svchi	0x00e3fbef
    dbd8:	svceq	0x0000f1b9
    dbdc:	sbchi	pc, r9, r0, asr #32
    dbe0:	ldrhthi	pc, [r8], -r4	; <UNPREDICTABLE>
    dbe4:			; <UNDEFINED> instruction: 0xf0002b00
    dbe8:			; <UNDEFINED> instruction: 0xf108827b
    dbec:	svchi	0x00650830
    dbf0:	stmdaeq	r8, {r5, r7, r8, r9, fp, sp, lr, pc}
    dbf4:			; <UNDEFINED> instruction: 0xf0002d00
    dbf8:	stmibvs	r3!, {r1, r2, r3, r5, r6, r9, pc}
    dbfc:	beq	24881c <blocksz@@Base+0x220ef4>
    dc00:	bne	61a8c8 <blocksz@@Base+0x5f2fa0>
    dc04:	svclt	0x00c42800
    dc08:	movwls	r2, #21248	; 0x5300
    dc0c:	strbthi	pc, [r3], #-832	; 0xfffffcc0	; <UNPREDICTABLE>
    dc10:	andeq	pc, r1, #-2147483646	; 0x80000002
    dc14:			; <UNDEFINED> instruction: 0xf81a2500
    dc18:	ldmdblt	fp, {r0, r2, ip, sp}
    dc1c:	blcs	25170 <_IO_stdin_used@@Base+0x13cb8>
    dc20:	orrhi	pc, r3, #0
    dc24:	addmi	r3, r5, #8388608	; 0x800000
    dc28:			; <UNDEFINED> instruction: 0x4638dbf5
    dc2c:			; <UNDEFINED> instruction: 0xf7fe4629
    dc30:	blls	18cebc <blocksz@@Base+0x165594>
    dc34:	svclt	0x00082800
    dc38:	strmi	r2, [r7], -r0, lsl #6
    dc3c:			; <UNDEFINED> instruction: 0xf0402b00
    dc40:	svchi	0x0063839b
    dc44:			; <UNDEFINED> instruction: 0xf0402b00
    dc48:			; <UNDEFINED> instruction: 0xf08981ea
    dc4c:			; <UNDEFINED> instruction: 0xf1bb0901
    dc50:	svclt	0x000c0f00
    dc54:			; <UNDEFINED> instruction: 0xf0092600
    dc58:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
    dc5c:	cfldrdge	mvd15, [r4], {63}	; 0x3f
    dc60:	bls	374878 <blocksz@@Base+0x34cf50>
    dc64:			; <UNDEFINED> instruction: 0x0610f8df
    dc68:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    dc6c:			; <UNDEFINED> instruction: 0xf43f429a
    dc70:			; <UNDEFINED> instruction: 0xf7f3aefe
    dc74:	ldreq	lr, [sl, r8, asr #28]!
    dc78:	rscshi	pc, r0, r0
    dc7c:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    dc80:			; <UNDEFINED> instruction: 0xf8df447b
    dc84:			; <UNDEFINED> instruction: 0x463a15fc
    dc88:	ldrbtmi	r2, [r9], #-1
    dc8c:	mrc	7, 7, APSR_nzcv, cr10, cr3, {7}
    dc90:	svceq	0x0018f1bb
    dc94:	ldcge	7, cr15, [r8], #-508	; 0xfffffe04
    dc98:			; <UNDEFINED> instruction: 0x9008f8b6
    dc9c:			; <UNDEFINED> instruction: 0xf02989b5
    dca0:	blcs	a0e8b8 <blocksz@@Base+0x9e6f90>
    dca4:	teqhi	r6, #64	; 0x40	; <UNPREDICTABLE>
    dca8:			; <UNDEFINED> instruction: 0xf43f2d00
    dcac:			; <UNDEFINED> instruction: 0xf8dfac2d
    dcb0:	strcs	r3, [r0], #-1492	; 0xfffffa2c
    dcb4:	ssatmi	r2, #1, r8, lsl #14
    dcb8:	movwls	r4, #33915	; 0x847b
    dcbc:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    dcc0:	ldrbtmi	r9, [fp], #-1029	; 0xfffffbfb
    dcc4:	and	r9, pc, r9, lsl #6
    dcc8:	movwcc	r9, #6917	; 0x1b05
    dccc:			; <UNDEFINED> instruction: 0xf1089305
    dcd0:	strbmi	r0, [pc], #-2049	; dcd8 <ntfs_mst_pre_write_fixup@plt+0xc188>
    dcd4:	svclt	0x00d44545
    dcd8:	movwcs	r2, #4864	; 0x1300
    dcdc:	svclt	0x00a8455f
    dce0:	blcs	168e8 <_IO_stdin_used@@Base+0x5430>
    dce4:	cmnhi	r7, r0	; <UNPREDICTABLE>
    dce8:	ldrtmi	r2, [r8], -r0, lsl #2
    dcec:	mcrr2	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    dcf0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    dcf4:	strbmi	sp, [sl], -fp, ror #1
    dcf8:			; <UNDEFINED> instruction: 0xf7ff19f1
    dcfc:			; <UNDEFINED> instruction: 0xf1b8fb75
    dd00:	stclle	15, cr0, [r1], #80	; 0x50
    dd04:	movwcs	lr, #2522	; 0x9da
    dd08:			; <UNDEFINED> instruction: 0x0010f8da
    dd0c:	movwcs	lr, #27085	; 0x69cd
    dd10:	blx	154bd14 <blocksz@@Base+0x15243ec>
    dd14:	strcc	lr, [r6], #-2525	; 0xfffff623
    dd18:	stmdbls	r8, {r1, r3, r4, r5, r9, sl, lr}
    dd1c:	strcc	lr, [r0], #-2509	; 0xfffff633
    dd20:	andcs	r9, r1, r2
    dd24:	mcr	7, 5, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
    dd28:			; <UNDEFINED> instruction: 0x2016f8ba
    dd2c:			; <UNDEFINED> instruction: 0xf0002a00
    dd30:	ldmdaeq	r2, {r0, r5, r6, r8, pc}^
    dd34:	tsteq	r8, sl, lsl #2	; <UNPREDICTABLE>
    dd38:			; <UNDEFINED> instruction: 0xf7fe9809
    dd3c:			; <UNDEFINED> instruction: 0xe7c6fd51
    dd40:	ldrbmi	r4, [r0], -r9, lsr #12
    dd44:	ldc2	7, cr15, [r6], {254}	; 0xfe
    dd48:	stfned	f3, [r1, #-192]!	; 0xffffff40
    dd4c:	ldrtmi	r8, [r1], #-709	; 0xfffffd3b
    dd50:			; <UNDEFINED> instruction: 0x462a3018
    dd54:	ldc	7, cr15, [lr, #972]!	; 0x3cc
    dd58:	svclt	0x00c82f13
    dd5c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    dd60:	cmphi	ip, r0, asr #6	; <UNPREDICTABLE>
    dd64:	strcc	r3, [r1, -r6, lsl #8]
    dd68:	ldrbmi	r4, [ip, #-1068]	; 0xfffffbd4
    dd6c:	stcge	6, cr15, [r2], {255}	; 0xff
    dd70:			; <UNDEFINED> instruction: 0xf8b4e40c
    dd74:	blcs	2de4c <blocksz@@Base+0x6524>
    dd78:			; <UNDEFINED> instruction: 0x81aaf000
    dd7c:	ldmdaeq	r0!, {r3, r8, ip, sp, lr, pc}
    dd80:	ldrhtge	pc, [sl], -r4	; <UNPREDICTABLE>
    dd84:	stmdaeq	r8, {r5, r7, r8, r9, fp, sp, lr, pc}
    dd88:			; <UNDEFINED> instruction: 0xf58afa1f
    dd8c:			; <UNDEFINED> instruction: 0xf0002d00
    dd90:	stmibvs	r3!, {r0, r1, r2, r4, r5, r6, r8, pc}
    dd94:	beq	2489b4 <blocksz@@Base+0x22108c>
    dd98:	bne	61aa60 <blocksz@@Base+0x5f3138>
    dd9c:	vsub.i8	d18, d0, d0
    dda0:	movwcs	r8, #5025	; 0x13a1
    dda4:	ldr	r9, [r3, -r5, lsl #6]!
    dda8:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    ddac:			; <UNDEFINED> instruction: 0x4652463b
    ddb0:	ldrbtmi	r2, [r9], #-1
    ddb4:	mcr	7, 3, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
    ddb8:	bls	3749d0 <blocksz@@Base+0x34d0a8>
    ddbc:	addsmi	r6, sl, #1769472	; 0x1b0000
    ddc0:	svcge	0x0057f47f
    ddc4:	andlt	r4, pc, r0, asr #12
    ddc8:	svcmi	0x00f0e8bd
    ddcc:	blt	fe24bdd0 <blocksz@@Base+0xfe2244a8>
    ddd0:	ldrtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    ddd4:	ldrbtmi	r2, [r9], #-1
    ddd8:	mrc	7, 2, APSR_nzcv, cr4, cr3, {7}
    dddc:			; <UNDEFINED> instruction: 0xf8dfe625
    dde0:			; <UNDEFINED> instruction: 0x200114b4
    dde4:			; <UNDEFINED> instruction: 0xf7f34479
    dde8:	ldrb	lr, [r1], lr, asr #28
    ddec:	strteq	pc, [r8], #2271	; 0x8df
    ddf0:			; <UNDEFINED> instruction: 0xf7f34478
    ddf4:	tstlt	r4, r0, asr #27
    ddf8:			; <UNDEFINED> instruction: 0xf7ff4620
    ddfc:			; <UNDEFINED> instruction: 0xf8dffa71
    de00:	mulcs	r1, ip, r4
    de04:	ldrbtmi	r6, [r9], #-2482	; 0xfffff64e
    de08:	mrc	7, 1, APSR_nzcv, cr12, cr3, {7}
    de0c:	bls	374a24 <blocksz@@Base+0x34d0fc>
    de10:	addsmi	r6, sl, #1769472	; 0x1b0000
    de14:	svcge	0x002df47f
    de18:	ldclhi	12, cr8, [r2], #708	; 0x2c4
    de1c:	streq	pc, [r0], #2271	; 0x8df
    de20:	ldrtmi	r3, [r1], #-300	; 0xfffffed4
    de24:	ldmdaeq	r2, {r3, r4, r5, r6, sl, lr}^
    de28:	pop	{r0, r1, r2, r3, ip, sp, pc}
    de2c:			; <UNDEFINED> instruction: 0xf7fe4ff0
    de30:			; <UNDEFINED> instruction: 0x4638bcd7
    de34:	ldc2	7, cr15, [sl], #-1016	; 0xfffffc08
    de38:			; <UNDEFINED> instruction: 0xf7ff4603
    de3c:	ldrtmi	fp, [r8], -r6, lsl #23
    de40:	ldc2	7, cr15, [r4], #-1016	; 0xfffffc08
    de44:	ldrt	r4, [r6], #-1539	; 0xfffff9fd
    de48:			; <UNDEFINED> instruction: 0xf7fe4638
    de4c:	strmi	pc, [r3], -pc, lsr #24
    de50:			; <UNDEFINED> instruction: 0x4638e5bc
    de54:	stc2	7, cr15, [sl], #-1016	; 0xfffffc08
    de58:	str	r4, [r1, #1539]!	; 0x603
    de5c:			; <UNDEFINED> instruction: 0xf7fe4638
    de60:	strmi	pc, [r3], -r5, lsr #24
    de64:	ldrtmi	lr, [r8], -sp, lsl #14
    de68:	stc2	7, cr15, [r0], #-1016	; 0xfffffc08
    de6c:	ldr	r4, [r0, #-1539]!	; 0xfffff9fd
    de70:	streq	lr, [fp], #-2822	; 0xfffff4fa
    de74:	strteq	pc, [ip], #-2271	; 0xfffff721
    de78:	movwcs	lr, #59732	; 0xe954
    de7c:			; <UNDEFINED> instruction: 0xf7fd4478
    de80:			; <UNDEFINED> instruction: 0xf8dffa41
    de84:	ldmdb	r4, {r2, r5, sl}^
    de88:	ldrbtmi	r2, [r8], #-780	; 0xfffffcf4
    de8c:	blx	ecbe88 <blocksz@@Base+0xea4560>
    de90:	ldreq	pc, [r8], #-2271	; 0xfffff721
    de94:	movwcs	lr, #43348	; 0xa954
    de98:			; <UNDEFINED> instruction: 0xf7fd4478
    de9c:			; <UNDEFINED> instruction: 0xf8dffa33
    dea0:	ldmdb	r4, {r4, sl}^
    dea4:	ldrbtmi	r2, [r8], #-776	; 0xfffffcf8
    dea8:	blx	b4bea4 <blocksz@@Base+0xb2457c>
    deac:	strne	pc, [r4], #-2271	; 0xfffff721
    deb0:	ldmdb	r4, {r0, sp}^
    deb4:	ldrbtmi	r2, [r9], #-774	; 0xfffffcfa
    deb8:	stcl	7, cr15, [r4, #972]!	; 0x3cc
    debc:	strdcs	r4, [r1], -lr
    dec0:	movwcs	lr, #18772	; 0x4954
    dec4:			; <UNDEFINED> instruction: 0xf7f34479
    dec8:			; <UNDEFINED> instruction: 0xe644edde
    decc:			; <UNDEFINED> instruction: 0xf7fe4638
    ded0:	strmi	pc, [r3], -sp, ror #23
    ded4:	bllt	1e4bed8 <blocksz@@Base+0x1e245b0>
    ded8:			; <UNDEFINED> instruction: 0xf1bb4ac9
    dedc:	svclt	0x00d40f08
    dee0:	movwcs	r2, #4864	; 0x1300
    dee4:	ldmdavs	r1, {r1, r3, r5, r7, fp, ip, lr}
    dee8:	svclt	0x00182900
    deec:	blcs	16af4 <_IO_stdin_used@@Base+0x563c>
    def0:	blge	184aff4 <blocksz@@Base+0x18236cc>
    def4:	movwcs	r8, #6384	; 0x18f0
    def8:	stmdacc	r1, {r0, r2, r3, r5, r7, r8, fp, lr}
    defc:	andsvs	r0, r0, r0, asr #4
    df00:	andhi	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    df04:			; <UNDEFINED> instruction: 0xf8c82802
    df08:			; <UNDEFINED> instruction: 0xf67f3000
    df0c:			; <UNDEFINED> instruction: 0x469cab57
    df10:	blx	316b20 <blocksz@@Base+0x2ef1f8>
    df14:	ldrmi	pc, [sl], -r3, lsl #2
    df18:			; <UNDEFINED> instruction: 0xf1034288
    df1c:	ldmle	r8!, {r0, r8, r9}^
    df20:	andcs	pc, r0, r8, asr #17
    df24:	bllt	12cbf28 <blocksz@@Base+0x12a4600>
    df28:	bls	374b40 <blocksz@@Base+0x34d218>
    df2c:	addsmi	r6, sl, #1769472	; 0x1b0000
    df30:	mrcge	4, 4, APSR_nzcv, cr15, cr15, {3}
    df34:	ldrtmi	r4, [sl], -r1, ror #19
    df38:			; <UNDEFINED> instruction: 0xf7ff4479
    df3c:			; <UNDEFINED> instruction: 0xf01abb34
    df40:			; <UNDEFINED> instruction: 0xf47f0f03
    df44:			; <UNDEFINED> instruction: 0xf1abadd4
    df48:			; <UNDEFINED> instruction: 0xf1130350
    df4c:	vmov.f32	d0, #3	; 0x40400000
    df50:			; <UNDEFINED> instruction: 0xf1138299
    df54:			; <UNDEFINED> instruction: 0xf2800f20
    df58:			; <UNDEFINED> instruction: 0xf113830a
    df5c:			; <UNDEFINED> instruction: 0xf2800f28
    df60:			; <UNDEFINED> instruction: 0xf113830f
    df64:			; <UNDEFINED> instruction: 0xf2800f30
    df68:			; <UNDEFINED> instruction: 0xf1138308
    df6c:			; <UNDEFINED> instruction: 0xf2800f38
    df70:			; <UNDEFINED> instruction: 0xf113830d
    df74:	vqrdmlsh.s<illegal width 8>	d0, d0, d0[0]
    df78:	movtcc	r8, #29446	; 0x7306
    df7c:	bge	ff14bb80 <blocksz@@Base+0xff124258>
    df80:	bls	374b98 <blocksz@@Base+0x34d270>
    df84:	addsmi	r6, sl, #1769472	; 0x1b0000
    df88:	mrcge	4, 3, APSR_nzcv, cr3, cr15, {3}
    df8c:	stmibmi	ip, {r1, r2, r3, r4, r6, sl, lr}^
    df90:	ldrbtmi	r2, [r9], #-1
    df94:	stccs	8, cr15, [r8], {86}	; 0x56
    df98:			; <UNDEFINED> instruction: 0xf104e5ea
    df9c:			; <UNDEFINED> instruction: 0x4648015a
    dfa0:			; <UNDEFINED> instruction: 0xf8954431
    dfa4:			; <UNDEFINED> instruction: 0xf7fe2058
    dfa8:	ldmib	r5, {r0, r1, r3, r4, sl, fp, ip, sp, lr, pc}^
    dfac:	strbmi	r3, [r1], -r6, lsl #24
    dfb0:	ldrmi	r2, [sl], -r1
    dfb4:	blx	7f2be4 <blocksz@@Base+0x7cb2bc>
    dfb8:			; <UNDEFINED> instruction: 0xf8cdf38c
    dfbc:			; <UNDEFINED> instruction: 0xf7f3c02c
    dfc0:			; <UNDEFINED> instruction: 0xf7ffed62
    dfc4:	ldmibmi	pc!, {r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    dfc8:	andcs	r4, r1, sl, lsr #12
    dfcc:			; <UNDEFINED> instruction: 0xf7f34479
    dfd0:			; <UNDEFINED> instruction: 0xf7ffed5a
    dfd4:			; <UNDEFINED> instruction: 0x9c05badb
    dfd8:			; <UNDEFINED> instruction: 0xf43f2c00
    dfdc:	blls	138a38 <blocksz@@Base+0x111110>
    dfe0:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
    dfe4:			; <UNDEFINED> instruction: 0xf47f429a
    dfe8:	ldmibmi	r7!, {r2, r6, r9, sl, fp, sp, pc}
    dfec:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    dff0:	blt	ff68bff4 <blocksz@@Base+0xff6646cc>
    dff4:			; <UNDEFINED> instruction: 0xf7f3200a
    dff8:	strbt	lr, [r8], -r6, lsr #26
    dffc:			; <UNDEFINED> instruction: 0x46494652
    e000:			; <UNDEFINED> instruction: 0xf7f32001
    e004:	stcne	13, cr14, [r1, #-256]!	; 0xffffff00
    e008:	stmdaeq	sl!, {r0, r4, r5, sl, lr}^
    e00c:			; <UNDEFINED> instruction: 0xf7fe9805
    e010:	strt	pc, [r7], r7, ror #23
    e014:	blcs	31da8 <blocksz@@Base+0xa480>
    e018:	bge	1dcb11c <blocksz@@Base+0x1da37f4>
    e01c:	stmiami	fp!, {r0, r2, r3, r4, r5, r9, sl, lr}
    e020:	bl	1921d0 <blocksz@@Base+0x16a8a8>
    e024:	ldrbtmi	r0, [r8], #-264	; 0xfffffef8
    e028:	blx	ff6cc02a <blocksz@@Base+0xff6a4702>
    e02c:	stmibmi	r8!, {r0, r2, r3, r9, sl, sp, lr, pc}
    e030:	bhi	c9603c <blocksz@@Base+0xc6e714>
    e034:			; <UNDEFINED> instruction: 0xf7f34479
    e038:			; <UNDEFINED> instruction: 0xf1bbed26
    e03c:			; <UNDEFINED> instruction: 0xf77f0f13
    e040:	stmibmi	r4!, {r2, r8, r9, fp, sp, pc}
    e044:	bhi	1c96050 <blocksz@@Base+0x1c6e728>
    e048:			; <UNDEFINED> instruction: 0xf7f34479
    e04c:			; <UNDEFINED> instruction: 0xf1bbed1c
    e050:			; <UNDEFINED> instruction: 0xf77f0f17
    e054:	bhi	ffd38c44 <blocksz@@Base+0xffd1131c>
    e058:	ldmibmi	pc, {r0, sp}	; <UNPREDICTABLE>
    e05c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    e060:	streq	pc, [r3], #-4
    e064:	stc	7, cr15, [lr, #-972]	; 0xfffffc34
    e068:			; <UNDEFINED> instruction: 0xf0002c01
    e06c:	stfcsd	f0, [r3], {127}	; 0x7f
    e070:	cmnhi	r6, r0	; <UNPREDICTABLE>
    e074:	ldrbtmi	r4, [r8], #-2201	; 0xfffff767
    e078:	ldcl	7, cr15, [ip], #-972	; 0xfffffc34
    e07c:	blt	ff98c080 <blocksz@@Base+0xff964758>
    e080:			; <UNDEFINED> instruction: 0x46294638
    e084:	blx	1dcc084 <blocksz@@Base+0x1da475c>
    e088:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    e08c:	ldrbmi	sp, [sl], -r2, asr #1
    e090:			; <UNDEFINED> instruction: 0xf7ff4631
    e094:			; <UNDEFINED> instruction: 0xf8a7f9a9
    e098:			; <UNDEFINED> instruction: 0xf8d7a016
    e09c:			; <UNDEFINED> instruction: 0x4650a010
    e0a0:			; <UNDEFINED> instruction: 0xf88cf7ff
    e0a4:	ldrbmi	r4, [r2], -lr, lsl #19
    e0a8:			; <UNDEFINED> instruction: 0x46034479
    e0ac:			; <UNDEFINED> instruction: 0xf7f32001
    e0b0:	stmibmi	ip, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    e0b4:	movwcs	lr, #10711	; 0x29d7
    e0b8:	ldrbtmi	r2, [r9], #-1
    e0bc:	stcl	7, cr15, [r2], #972	; 0x3cc
    e0c0:	ldmib	r7, {r0, r3, r7, r8, fp, lr}^
    e0c4:	andcs	r2, r1, r0, lsl #6
    e0c8:			; <UNDEFINED> instruction: 0xf7f34479
    e0cc:	ldr	lr, [r8, #3292]!	; 0xcdc
    e0d0:	stmdaeq	r8!, {r3, r8, ip, sp, lr, pc}
    e0d4:			; <UNDEFINED> instruction: 0x4638e654
    e0d8:			; <UNDEFINED> instruction: 0xf7fe4629
    e0dc:	ldr	pc, [r0, #2635]!	; 0xa4b
    e0e0:	stmdaeq	r8!, {r3, r8, ip, sp, lr, pc}
    e0e4:	ldrtmi	lr, [r2], -r3, lsl #11
    e0e8:			; <UNDEFINED> instruction: 0xf852ab0a
    e0ec:	ldmdavs	r1, {r2, r4, r8, r9, sl, fp}^
    e0f0:	ldmdami	lr!, {r0, r1, r8, r9, lr, pc}^
    e0f4:			; <UNDEFINED> instruction: 0xf7f34478
    e0f8:	ldmdbmi	sp!, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}^
    e0fc:	movwcs	lr, #43485	; 0xa9dd
    e100:	ldrbtmi	r2, [r9], #-1
    e104:	ldc	7, cr15, [lr], #972	; 0x3cc
    e108:	bls	374d20 <blocksz@@Base+0x34d3f8>
    e10c:	addsmi	r6, sl, #1769472	; 0x1b0000
    e110:	cfstrsge	mvf15, [pc, #508]!	; e314 <ntfs_mst_pre_write_fixup@plt+0xc7c4>
    e114:	andcs	r4, r1, r7, ror r9
    e118:	ldrbtmi	r6, [r9], #-2354	; 0xfffff6ce
    e11c:	ldmdami	r6!, {r3, r5, r8, sl, sp, lr, pc}^
    e120:			; <UNDEFINED> instruction: 0xf7f34478
    e124:	ldmdbmi	r5!, {r3, r5, sl, fp, sp, lr, pc}^
    e128:	andcs	r6, r1, r2, ror r9
    e12c:			; <UNDEFINED> instruction: 0xf7f34479
    e130:	blls	1493e0 <blocksz@@Base+0x121ab8>
    e134:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
    e138:			; <UNDEFINED> instruction: 0xf47f429a
    e13c:	ldmdbmi	r0!, {r1, r3, r4, r7, r8, sl, fp, sp, pc}^
    e140:	ldmdbvs	r2!, {r0, sp}
    e144:	ldr	r4, [r3, #-1145]	; 0xfffffb87
    e148:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
    e14c:	ldc	7, cr15, [r2], {243}	; 0xf3
    e150:	ldmdbvs	r2!, {r0, r2, r3, r5, r6, r8, fp, lr}
    e154:	ldrbtmi	r2, [r9], #-1
    e158:	ldc	7, cr15, [r4], {243}	; 0xf3
    e15c:	bls	374d74 <blocksz@@Base+0x34d44c>
    e160:	addsmi	r6, sl, #1769472	; 0x1b0000
    e164:	cfstrsge	mvf15, [r5, #508]	; 0x1fc
    e168:	andcs	r4, r1, r8, ror #18
    e16c:	ldrbtmi	r6, [r9], #-2418	; 0xfffff68e
    e170:	blls	147570 <blocksz@@Base+0x11fc48>
    e174:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
    e178:			; <UNDEFINED> instruction: 0xf47f429a
    e17c:	stmdbmi	r4!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, pc}^
    e180:			; <UNDEFINED> instruction: 0x4652463b
    e184:	ldr	r4, [r5], #-1145	; 0xfffffb87
    e188:	muleq	r1, r2, r9
    e18c:	andeq	r0, r0, r0, asr r1
    e190:	andeq	r0, r0, r8, ror #3
    e194:	muleq	r0, r8, r3
    e198:	andeq	r6, r0, r6, lsl r3
    e19c:	ldrdeq	r6, [r0], -r0
    e1a0:	andeq	r6, r0, r6, lsl #21
    e1a4:	andeq	r6, r0, r0, asr #21
    e1a8:	andeq	r6, r0, r0, lsl r2
    e1ac:	andeq	r6, r0, r4, lsl sl
    e1b0:	ldrdeq	r0, [r0], -ip
    e1b4:	andeq	r6, r0, r2, asr r2
    e1b8:	andeq	r6, r0, r0, lsr #5
    e1bc:	andeq	r0, r0, r0, lsr #3
    e1c0:	andeq	r6, r0, ip, asr r2
    e1c4:			; <UNDEFINED> instruction: 0x000062b4
    e1c8:	ldrdeq	r6, [r0], -sl
    e1cc:	andeq	r6, r0, r4, ror #5
    e1d0:	andeq	r6, r0, r4, ror #2
    e1d4:			; <UNDEFINED> instruction: 0x000062b6
    e1d8:	andeq	r6, r0, r8, ror #4
    e1dc:	andeq	r6, r0, lr, asr #4
    e1e0:	andeq	r6, r0, r4, asr r2
    e1e4:	andeq	r6, r0, r2, asr r2
    e1e8:	andeq	r6, r0, r4, asr r2
    e1ec:	andeq	r6, r0, r6, asr r2
    e1f0:	andeq	r6, r0, r8, asr r2
    e1f4:	andeq	r6, r0, r8, asr r2
    e1f8:	andeq	r6, r0, r0, ror #4
    e1fc:	andeq	r6, r0, sl, asr r2
    e200:	andeq	r0, r0, r0, lsl #4
    e204:	andeq	r6, r0, r0, ror r2
    e208:	andeq	r6, r0, r6, lsr r2
    e20c:	andeq	r5, r0, r8, asr #30
    e210:	andeq	r6, r0, r6, lsr r2
    e214:	andeq	r4, r0, r2, lsr #27
    e218:	andeq	r4, r0, sl, lsl #27
    e21c:	andeq	r6, r0, ip, lsl #4
    e220:	andeq	r6, r0, r8, lsl #4
    e224:	andeq	r6, r0, r0, lsl r2
    e228:	andeq	r6, r0, r0, lsl #4
    e22c:	andeq	r5, r0, sl, ror lr
    e230:	andeq	r6, r0, r2, ror #3
    e234:	andeq	r5, r0, lr, asr #28
    e238:	andeq	r6, r0, r8, ror #3
    e23c:	strdeq	r6, [r0], -r8
    e240:	andeq	r6, r0, r4, lsl #4
    e244:	andeq	r6, r0, r4, lsl #4
    e248:	andeq	r6, r0, r4, lsr r2
    e24c:	andeq	r6, r0, r6, lsl #6
    e250:	andeq	r6, r0, r4, lsl #6
    e254:	andeq	r6, r0, lr, lsl #6
    e258:	andeq	r6, r0, sl, lsl #6
    e25c:	strdeq	r6, [r0], -ip
    e260:	andeq	r6, r0, r8, lsl #6
    e264:	ldrdeq	r5, [r0], -sl
    e268:	andeq	r6, r0, r2, ror #5
    e26c:	strdeq	r6, [r0], -r2
    e270:	andeq	r6, r0, lr, ror #5
    e274:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    e278:	andeq	r6, r0, sl, asr #5
    e27c:	muleq	r0, r8, fp
    e280:	andeq	r6, r0, r6, asr #5
    e284:	andeq	r6, r0, r0, ror #5
    e288:	andeq	r5, r0, lr, ror #27
    e28c:	andeq	r6, r0, sl, lsl #5
    e290:	andeq	r5, r0, sl, asr lr
    e294:	andeq	r6, r0, ip, asr r0
    e298:	muleq	r0, r0, ip
    e29c:	muleq	r0, r2, ip
    e2a0:	andeq	r5, r0, r4, lsl #25
    e2a4:	andeq	r5, r0, r0, ror #22
    e2a8:	andeq	r5, r0, r2, ror #22
    e2ac:	andeq	r5, r0, r4, ror #22
    e2b0:	andeq	r5, r0, r6, ror #22
    e2b4:	andeq	r5, r0, r6, ror #22
    e2b8:	andeq	r5, r0, r0, ror fp
    e2bc:	andeq	r5, r0, r4, lsr #22
    e2c0:			; <UNDEFINED> instruction: 0x00005ab6
    e2c4:	andeq	r6, r0, r4, lsr r0
    e2c8:	andeq	r5, r0, sl, asr #31
    e2cc:	strdeq	r5, [r0], -r6
    e2d0:	andeq	r5, r0, r8, ror r8
    e2d4:	andeq	r5, r0, ip, ror r8
    e2d8:	andeq	r5, r0, sl, ror r8
    e2dc:	muleq	r0, sl, r8
    e2e0:	andeq	r5, r0, r0, asr #28
    e2e4:	andeq	r5, r0, lr, asr #28
    e2e8:	ldrdeq	r5, [r0], -r8
    e2ec:	andeq	r5, r0, ip, lsl #23
    e2f0:	muleq	r0, r2, fp
    e2f4:	muleq	r0, sl, fp
    e2f8:	andeq	r5, r0, r8, asr #23
    e2fc:			; <UNDEFINED> instruction: 0x000059b4
    e300:	andeq	r5, r0, r4, ror #19
    e304:	andeq	r5, r0, r2, lsl #23
    e308:	andeq	r5, r0, sl, lsl #19
    e30c:			; <UNDEFINED> instruction: 0x000059ba
    e310:			; <UNDEFINED> instruction: 0x00005eb8
    e314:	strbmi	r4, [sl], -r5, lsr #19
    e318:	ldrbtmi	r2, [r9], #-1
    e31c:	bl	feccc2f0 <blocksz@@Base+0xfeca49c8>
    e320:			; <UNDEFINED> instruction: 0xf47f2d00
    e324:			; <UNDEFINED> instruction: 0xf7ffacc4
    e328:	ldrtmi	fp, [r8], -pc, ror #17
    e32c:			; <UNDEFINED> instruction: 0xf7fe4629
    e330:	blls	18c7bc <blocksz@@Base+0x164e94>
    e334:	svclt	0x00082800
    e338:	strmi	r2, [r7], -r0, lsl #6
    e33c:			; <UNDEFINED> instruction: 0xf43f2b00
    e340:	ldrbmi	sl, [sl], -r0, lsl #25
    e344:			; <UNDEFINED> instruction: 0xf7ff4631
    e348:	rscshi	pc, sp, #5177344	; 0x4f0000
    e34c:			; <UNDEFINED> instruction: 0xf43f2d00
    e350:	ldrbmi	sl, [r1], -r4, lsr #29
    e354:			; <UNDEFINED> instruction: 0xf107462a
    e358:			; <UNDEFINED> instruction: 0xf7f30018
    e35c:			; <UNDEFINED> instruction: 0xe69ceabc
    e360:	ldrbtmi	r4, [r8], #-2195	; 0xfffff76d
    e364:	bl	1cc338 <blocksz@@Base+0x1a4a10>
    e368:	stmdblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    e36c:	ldrbtmi	r4, [r8], #-2193	; 0xfffff76f
    e370:	bl	4c344 <blocksz@@Base+0x24a1c>
    e374:	stmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e378:			; <UNDEFINED> instruction: 0x4631465a
    e37c:			; <UNDEFINED> instruction: 0xf834f7ff
    e380:			; <UNDEFINED> instruction: 0xe7e682fd
    e384:	ldrbtmi	r4, [r8], #-2188	; 0xfffff774
    e388:	b	ffd4c35c <blocksz@@Base+0xffd24a34>
    e38c:	strcc	lr, [r4], #-2518	; 0xfffff62a
    e390:	andcs	r4, r1, sl, lsl #19
    e394:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    e398:	adclt	r9, r3, #671088640	; 0x28000000
    e39c:			; <UNDEFINED> instruction: 0xf7f3940b
    e3a0:	vldmiavs	r3!, {d14-<overflow reg d70>}
    e3a4:	cmpeq	r2, r6, lsl #2	; <UNPREDICTABLE>
    e3a8:			; <UNDEFINED> instruction: 0x2050f896
    e3ac:	strle	r0, [pc, #-216]!	; e2dc <ntfs_mst_pre_write_fixup@plt+0xc78c>
    e3b0:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
    e3b4:	blx	54c3b4 <blocksz@@Base+0x524a8c>
    e3b8:	andcs	r4, r1, r2, lsl #19
    e3bc:	ldmhi	r3!, {r1, r4, r5, fp, sp, lr}
    e3c0:			; <UNDEFINED> instruction: 0xf7f34479
    e3c4:	stmibmi	r0, {r5, r6, r8, r9, fp, sp, lr, pc}
    e3c8:	tstcs	r0, #3506176	; 0x358000
    e3cc:	ldrbtmi	r2, [r9], #-1
    e3d0:	bl	164c3a4 <blocksz@@Base+0x1624a7c>
    e3d4:	ldmib	r6, {r0, r2, r3, r4, r5, r6, fp, lr}^
    e3d8:	ldrbtmi	r2, [r8], #-774	; 0xfffffcfa
    e3dc:			; <UNDEFINED> instruction: 0xff92f7fc
    e3e0:	ldmib	r6, {r0, r1, r3, r4, r5, r6, fp, lr}^
    e3e4:	ldrbtmi	r2, [r8], #-776	; 0xfffffcf8
    e3e8:			; <UNDEFINED> instruction: 0xff8cf7fc
    e3ec:	ldmib	r6, {r0, r3, r4, r5, r6, fp, lr}^
    e3f0:	ldrbtmi	r2, [r8], #-778	; 0xfffffcf6
    e3f4:			; <UNDEFINED> instruction: 0xff86f7fc
    e3f8:	bls	375010 <blocksz@@Base+0x34d6e8>
    e3fc:	addsmi	r6, sl, #1769472	; 0x1b0000
    e400:	cfldrsge	mvf15, [r7], #-508	; 0xfffffe04
    e404:	ldmib	r6, {r2, r4, r5, r6, fp, lr}^
    e408:	ldrbtmi	r2, [r8], #-780	; 0xfffffcf4
    e40c:	blt	fef8c410 <blocksz@@Base+0xfef64ae8>
    e410:	ldrbtmi	r4, [r8], #-2162	; 0xfffff78e
    e414:			; <UNDEFINED> instruction: 0xf9e4f7fe
    e418:	ldmdavc	r2!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    e41c:	bcs	13955f0 <blocksz@@Base+0x136dcc8>
    e420:	bge	fe24b624 <blocksz@@Base+0xfe223cfc>
    e424:	svccs	0x0001f813
    e428:			; <UNDEFINED> instruction: 0xf47f2a44
    e42c:	ldmdavc	fp, {r0, r1, r7, r9, fp, sp, pc}^
    e430:			; <UNDEFINED> instruction: 0xf47f2b58
    e434:			; <UNDEFINED> instruction: 0xf106aa7f
    e438:	strbtcs	r0, [r0], #-832	; 0xfffffcc0
    e43c:	ldmeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e440:	ldrbcs	r2, [r0, #-1938]	; 0xfffff86e
    e444:	blt	1f4c448 <blocksz@@Base+0x1f24b20>
    e448:	andcs	r4, r1, r5, ror #18
    e44c:	ldrbtmi	r6, [r9], #-2098	; 0xfffff7ce
    e450:	bl	64c424 <blocksz@@Base+0x624afc>
    e454:	svceq	0x0007f1bb
    e458:	stmdbmi	r2!, {r1, r2, r3, r8, sl, fp, ip, lr, pc}^
    e45c:	ldmdavs	r2!, {r0, sp}^
    e460:			; <UNDEFINED> instruction: 0xf7f34479
    e464:			; <UNDEFINED> instruction: 0xf1bbeb10
    e468:	stcle	15, cr0, [r5, #-76]	; 0xffffffb4
    e46c:	andcs	r4, r1, lr, asr r9
    e470:	ldrbtmi	r6, [r9], #-2354	; 0xfffff6ce
    e474:	bl	1cc448 <blocksz@@Base+0x1a4b20>
    e478:	blcs	23100c <blocksz@@Base+0x2096e4>
    e47c:	bge	130b580 <blocksz@@Base+0x12e3c58>
    e480:	stmdalt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e484:	streq	lr, [fp], #-2822	; 0xfffff4fa
    e488:	ldmdb	r4, {r3, r4, r6, fp, lr}^
    e48c:	ldrbtmi	r2, [r8], #-782	; 0xfffffcf2
    e490:			; <UNDEFINED> instruction: 0xff38f7fc
    e494:	ldmdb	r4, {r1, r2, r4, r6, fp, lr}^
    e498:	ldrbtmi	r2, [r8], #-780	; 0xfffffcf4
    e49c:			; <UNDEFINED> instruction: 0xff32f7fc
    e4a0:	ldmdb	r4, {r2, r4, r6, fp, lr}^
    e4a4:	ldrbtmi	r2, [r8], #-778	; 0xfffffcf6
    e4a8:			; <UNDEFINED> instruction: 0xff2cf7fc
    e4ac:	ldmdb	r4, {r1, r4, r6, fp, lr}^
    e4b0:	ldrbtmi	r2, [r8], #-776	; 0xfffffcf8
    e4b4:			; <UNDEFINED> instruction: 0xff26f7fc
    e4b8:	andcs	r4, r1, r0, asr r9
    e4bc:	movwcs	lr, #26964	; 0x6954
    e4c0:			; <UNDEFINED> instruction: 0xf7f34479
    e4c4:	stmdbmi	lr, {r5, r6, r7, r9, fp, sp, lr, pc}^
    e4c8:	ldmdb	r4, {r0, sp}^
    e4cc:	ldrbtmi	r2, [r9], #-772	; 0xfffffcfc
    e4d0:	b	ff64c4a4 <blocksz@@Base+0xff624b7c>
    e4d4:			; <UNDEFINED> instruction: 0x4638e554
    e4d8:			; <UNDEFINED> instruction: 0xf7fe2100
    e4dc:	strcs	pc, [r0, #-2123]	; 0xfffff7b5
    e4e0:	bllt	fec0c4e4 <blocksz@@Base+0xfebe4bbc>
    e4e4:	tstcs	r0, r8, lsr r6
    e4e8:			; <UNDEFINED> instruction: 0xf844f7fe
    e4ec:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    e4f0:			; <UNDEFINED> instruction: 0x465ad0f5
    e4f4:			; <UNDEFINED> instruction: 0xf7fe4631
    e4f8:	movwcs	pc, #3959	; 0xf77	; <UNPREDICTABLE>
    e4fc:	rscshi	r4, fp, #30408704	; 0x1d00000
    e500:	ldmdbne	r3!, {r0, r1, r3, r6, r7, r8, sl, sp, lr, pc}
    e504:	ldmib	r3, {r0, r1, r2, r3, r4, r5, fp, lr}^
    e508:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
    e50c:	mrc2	7, 7, pc, cr10, cr12, {7}
    e510:	stmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e514:	ldmdami	ip!, {r0, r1, r4, r5, r8, fp, ip}
    e518:	movwcs	lr, #18899	; 0x49d3
    e51c:			; <UNDEFINED> instruction: 0xf7fc4478
    e520:			; <UNDEFINED> instruction: 0xf7fffef1
    e524:	ldmdbne	r3!, {r0, r3, r5, r7, r8, fp, ip, sp, pc}
    e528:	ldmib	r3, {r3, r4, r5, fp, lr}^
    e52c:	ldrbtmi	r2, [r8], #-770	; 0xfffffcfe
    e530:	mcr2	7, 7, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    e534:	ldmiblt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e538:	ldmdbmi	r5!, {r0, r1, r4, r5, r8, fp, ip}
    e53c:	ldrbtmi	r2, [r9], #-1
    e540:			; <UNDEFINED> instruction: 0xf7f36b5a
    e544:			; <UNDEFINED> instruction: 0xf7ffeaa0
    e548:	ldmdbne	r3!, {r1, r2, r5, r7, r8, fp, ip, sp, pc}
    e54c:	andcs	r4, r1, r1, lsr r9
    e550:	bvs	69f73c <blocksz@@Base+0x677e14>
    e554:	b	fe5cc528 <blocksz@@Base+0xfe5a4c00>
    e558:	ldmiblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e55c:	stmdami	lr!, {r0, r1, r4, r5, r8, fp, ip}
    e560:	movwcs	lr, #27091	; 0x69d3
    e564:			; <UNDEFINED> instruction: 0xf7fc4478
    e568:			; <UNDEFINED> instruction: 0xf7fffecd
    e56c:	bl	1bcb9c <blocksz@@Base+0x195274>
    e570:	str	r0, [pc, fp, lsl #8]
    e574:	streq	lr, [fp], #-2822	; 0xfffff4fa
    e578:	bl	1c7800 <blocksz@@Base+0x19fed8>
    e57c:	ldr	r0, [r5, fp, lsl #8]
    e580:	streq	lr, [fp], #-2822	; 0xfffff4fa
    e584:	bl	1c83bc <blocksz@@Base+0x1a0a94>
    e588:	ldr	r0, [ip, fp, lsl #8]
    e58c:	streq	lr, [fp], #-2822	; 0xfffff4fa
    e590:	bl	1c83e0 <blocksz@@Base+0x1a0ab8>
    e594:	str	r0, [r9], #1035	; 0x40b
    e598:	streq	lr, [fp], #-2822	; 0xfffff4fa
    e59c:	bl	1c77a0 <blocksz@@Base+0x19fe78>
    e5a0:	ldrbt	r0, [r5], #-1035	; 0xfffffbf5
    e5a4:	streq	lr, [fp], #-2822	; 0xfffff4fa
    e5a8:	svclt	0x0000e46b
    e5ac:	andeq	r5, r0, r2, ror #24
    e5b0:	muleq	r0, sl, r5
    e5b4:	andeq	r5, r0, lr, ror r5
    e5b8:	andeq	r5, r0, lr, ror r9
    e5bc:	andeq	r5, r0, r2, lsl #19
    e5c0:	andeq	r5, r0, r2, lsl #19
    e5c4:	andeq	r5, r0, r4, lsl #19
    e5c8:	andeq	r5, r0, sl, lsl #19
    e5cc:	andeq	r5, r0, r2, lsl #12
    e5d0:	andeq	r5, r0, r6, lsl #12
    e5d4:	andeq	r5, r0, sl, lsl #12
    e5d8:	andeq	r5, r0, r2, lsl #12
    e5dc:			; <UNDEFINED> instruction: 0x000055be
    e5e0:	ldrdeq	r5, [r0], -sl
    e5e4:	andeq	r5, r0, r0, lsl #13
    e5e8:	andeq	r5, r0, lr, asr #13
    e5ec:	andeq	r5, r0, lr, asr #10
    e5f0:	andeq	r5, r0, r2, asr r5
    e5f4:	andeq	r5, r0, r6, asr r5
    e5f8:	andeq	r5, r0, sl, asr r5
    e5fc:	andeq	r5, r0, ip, asr r5
    e600:	andeq	r5, r0, r6, ror #10
    e604:	ldrdeq	r5, [r0], -r2
    e608:	andeq	r5, r0, r0, ror #9
    e60c:			; <UNDEFINED> instruction: 0x000054be
    e610:	andeq	r5, r0, r2, lsr #11
    e614:	strdeq	r5, [r0], -r8
    e618:	andeq	r5, r0, r8, lsr #9
    e61c:	svcmi	0x00f0e92d
    e620:			; <UNDEFINED> instruction: 0xf8df468b
    e624:			; <UNDEFINED> instruction: 0xb09589d8
    e628:	ldmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e62c:	ldrbtmi	r4, [r8], #1682	; 0x692
    e630:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e634:	blcs	286a8 <blocksz@@Base+0xd80>
    e638:	addshi	pc, pc, r0
    e63c:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e640:			; <UNDEFINED> instruction: 0xf8584681
    e644:	ldmdavs	fp, {r0, r1, ip, sp}
    e648:			; <UNDEFINED> instruction: 0xf0402b00
    e64c:			; <UNDEFINED> instruction: 0xf8df80e6
    e650:			; <UNDEFINED> instruction: 0xf8da39b8
    e654:			; <UNDEFINED> instruction: 0xf8da4000
    e658:			; <UNDEFINED> instruction: 0xf8586004
    e65c:	ldmib	r3, {r0, r1, ip, sp}^
    e660:	bne	fe9d7268 <blocksz@@Base+0xfe9af940>
    e664:	mrshi	pc, (UNDEF: 17)	; <UNPREDICTABLE>
    e668:	stmibpl	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e66c:	ldmibne	r0, {r0, r2, r3, r4, r5, r6, sl, lr}^
    e670:	mvnvc	lr, r3, asr #22
    e674:			; <UNDEFINED> instruction: 0xff7cf7fc
    e678:	ldmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e67c:	ldrtmi	r4, [r3], -r2, lsr #12
    e680:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    e684:	andls	r5, r2, r0, lsl #14
    e688:			; <UNDEFINED> instruction: 0xf7f32001
    e68c:			; <UNDEFINED> instruction: 0xf8dfe9fc
    e690:			; <UNDEFINED> instruction: 0xf8da1984
    e694:	andcs	r2, r1, r8
    e698:	ldrdcc	pc, [ip], -sl
    e69c:			; <UNDEFINED> instruction: 0xf7f34479
    e6a0:			; <UNDEFINED> instruction: 0xf8dfe9f2
    e6a4:			; <UNDEFINED> instruction: 0xf8da1974
    e6a8:	andcs	r3, r1, r4, lsl r0
    e6ac:			; <UNDEFINED> instruction: 0x2010f8da
    e6b0:			; <UNDEFINED> instruction: 0xf7f34479
    e6b4:			; <UNDEFINED> instruction: 0xf8dfe9e8
    e6b8:			; <UNDEFINED> instruction: 0xf8da1964
    e6bc:	andcs	r2, r1, r8, lsl r0
    e6c0:			; <UNDEFINED> instruction: 0xf7f34479
    e6c4:			; <UNDEFINED> instruction: 0xf8dfe9e0
    e6c8:			; <UNDEFINED> instruction: 0xf8ba1958
    e6cc:	andcs	r2, r1, ip, lsl r0
    e6d0:			; <UNDEFINED> instruction: 0xf7f34479
    e6d4:			; <UNDEFINED> instruction: 0xf8dfe9d8
    e6d8:			; <UNDEFINED> instruction: 0xf8ba194c
    e6dc:	andcs	r2, r1, lr, lsl r0
    e6e0:			; <UNDEFINED> instruction: 0xf7f34479
    e6e4:			; <UNDEFINED> instruction: 0xf8dfe9d0
    e6e8:			; <UNDEFINED> instruction: 0xf8da1940
    e6ec:	andcs	r2, r1, r0, lsr #32
    e6f0:			; <UNDEFINED> instruction: 0xf7f34479
    e6f4:			; <UNDEFINED> instruction: 0xf8dfe9c8
    e6f8:			; <UNDEFINED> instruction: 0xf8da1934
    e6fc:	andcs	r2, r1, r4, lsr #32
    e700:			; <UNDEFINED> instruction: 0xf7f34479
    e704:			; <UNDEFINED> instruction: 0xf8dfe9c0
    e708:			; <UNDEFINED> instruction: 0xf8ba1928
    e70c:	andcs	r2, r1, r8, lsr #32
    e710:			; <UNDEFINED> instruction: 0xf7f34479
    e714:			; <UNDEFINED> instruction: 0xf8bae9b8
    e718:			; <UNDEFINED> instruction: 0xf8ba102e
    e71c:	andcs	r3, r1, ip, lsr #32
    e720:	strhtcs	pc, [sl], -sl	; <UNPREDICTABLE>
    e724:			; <UNDEFINED> instruction: 0xf8df9100
    e728:	ldrbtmi	r1, [r9], #-2316	; 0xfffff6f4
    e72c:	stmib	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e730:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
    e734:			; <UNDEFINED> instruction: 0xf0002b01
    e738:	blcs	aeb9c <blocksz@@Base+0x87274>
    e73c:	addshi	pc, sp, r0
    e740:	ldmeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e744:			; <UNDEFINED> instruction: 0xf7f34478
    e748:			; <UNDEFINED> instruction: 0xf8dfe916
    e74c:			; <UNDEFINED> instruction: 0xf8da38f0
    e750:			; <UNDEFINED> instruction: 0xf8582018
    e754:	ldmdavs	fp, {r0, r1, ip, sp}
    e758:			; <UNDEFINED> instruction: 0xf080429a
    e75c:			; <UNDEFINED> instruction: 0xf8df832a
    e760:	andcs	r1, r1, r0, ror #17
    e764:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
    e768:			; <UNDEFINED> instruction: 0xf7f34479
    e76c:			; <UNDEFINED> instruction: 0xf8dae98c
    e770:			; <UNDEFINED> instruction: 0xf10a1018
    e774:			; <UNDEFINED> instruction: 0xf7fd0030
    e778:			; <UNDEFINED> instruction: 0xf8dfffc5
    e77c:			; <UNDEFINED> instruction: 0xf85838c8
    e780:	ldmdavs	fp, {r0, r1, ip, sp}
    e784:	suble	r2, r5, r0, lsl #22
    e788:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
    e78c:	ldrdvs	pc, [r0], -sl
    e790:			; <UNDEFINED> instruction: 0xf8da2b02
    e794:	rsble	r5, ip, r4
    e798:			; <UNDEFINED> instruction: 0x46294630
    e79c:	mcr2	7, 7, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    e7a0:			; <UNDEFINED> instruction: 0xf8df4607
    e7a4:			; <UNDEFINED> instruction: 0xf8ba3864
    e7a8:			; <UNDEFINED> instruction: 0xf8580030
    e7ac:	ldmdavs	ip, {r0, r1, ip, sp}
    e7b0:	stc2	7, cr15, [r4], {254}	; 0xfe
    e7b4:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e7b8:	blne	d20128 <blocksz@@Base+0xcf8800>
    e7bc:	ldrbtmi	r9, [r9], #-1794	; 0xfffff8fe
    e7c0:	stmib	sp, {r0, r1, sl, ip, pc}^
    e7c4:	andls	r6, r4, r0, lsl #10
    e7c8:			; <UNDEFINED> instruction: 0xf7f32001
    e7cc:			; <UNDEFINED> instruction: 0xf8dae95c
    e7d0:			; <UNDEFINED> instruction: 0xf8da2008
    e7d4:			; <UNDEFINED> instruction: 0xf8da300c
    e7d8:	b	148e820 <blocksz@@Base+0x1466ef8>
    e7dc:			; <UNDEFINED> instruction: 0xf8da0103
    e7e0:			; <UNDEFINED> instruction: 0xd12f1014
    e7e4:	andsle	r4, r5, r1, lsl #6
    e7e8:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e7ec:	ldrbtmi	r2, [r9], #-1
    e7f0:	stmdb	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e7f4:			; <UNDEFINED> instruction: 0x2010f8da
    e7f8:			; <UNDEFINED> instruction: 0x3014f8da
    e7fc:	tsteq	r3, r2, asr sl
    e800:			; <UNDEFINED> instruction: 0xf8dfd02d
    e804:	andcs	r1, r1, ip, asr #16
    e808:	andslt	r4, r5, r9, ror r4
    e80c:	svcmi	0x00f0e8bd
    e810:	ldmdblt	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e814:	pop	{r0, r2, r4, ip, sp, pc}
    e818:	bvs	4f27e0 <blocksz@@Base+0x4caeb8>
    e81c:			; <UNDEFINED> instruction: 0xd1ac2b01
    e820:			; <UNDEFINED> instruction: 0xf7fd4610
    e824:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    e828:	svcge	0x0011f47f
    e82c:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e830:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e834:	blcs	288a8 <blocksz@@Base+0xf80>
    e838:			; <UNDEFINED> instruction: 0xf8dad0ec
    e83c:			; <UNDEFINED> instruction: 0xf8da6000
    e840:	str	r5, [r9, r4]!
    e844:	svclt	0x0008428b
    e848:	bicle	r4, sp, r2, lsl #5
    e84c:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e850:	ldrbtmi	r2, [r9], #-1
    e854:	pop	{r0, r2, r4, ip, sp, pc}
    e858:			; <UNDEFINED> instruction: 0xf7f34ff0
    e85c:	andcs	fp, sl, r1, lsl r9
    e860:	pop	{r0, r2, r4, ip, sp, pc}
    e864:			; <UNDEFINED> instruction: 0xf7f34ff0
    e868:			; <UNDEFINED> instruction: 0xf8dfb8eb
    e86c:	ldrbtmi	r5, [sp], #-2028	; 0xfffff814
    e870:			; <UNDEFINED> instruction: 0xf8dfe6fd
    e874:	ldrbtmi	r7, [pc], #-2024	; e87c <ntfs_mst_pre_write_fixup@plt+0xcd2c>
    e878:			; <UNDEFINED> instruction: 0xf8dfe793
    e87c:	ldrbtmi	r0, [r8], #-2020	; 0xfffff81c
    e880:	ldmda	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e884:	ldrhtmi	pc, [r0], -sl	; <UNPREDICTABLE>
    e888:			; <UNDEFINED> instruction: 0xf7fe4620
    e88c:			; <UNDEFINED> instruction: 0xf8dffb97
    e890:			; <UNDEFINED> instruction: 0x462217d4
    e894:			; <UNDEFINED> instruction: 0x46034479
    e898:			; <UNDEFINED> instruction: 0xf7f32001
    e89c:			; <UNDEFINED> instruction: 0xf8bae8f4
    e8a0:			; <UNDEFINED> instruction: 0x46204032
    e8a4:	blx	fe2cc8a6 <blocksz@@Base+0xfe2a4f7e>
    e8a8:	sbfxne	pc, pc, #17, #29
    e8ac:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    e8b0:	andcs	r4, r1, r3, lsl #12
    e8b4:	stmia	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e8b8:	sbfxne	pc, pc, #17, #17
    e8bc:	ldrhtcs	pc, [r4], -sl	; <UNPREDICTABLE>
    e8c0:	ldrbtmi	r2, [r9], #-1
    e8c4:	ldm	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e8c8:	sbfxne	pc, pc, #17, #5
    e8cc:	ldrhtcs	pc, [r6], -sl	; <UNPREDICTABLE>
    e8d0:	ldrbtmi	r2, [r9], #-1
    e8d4:	ldm	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e8d8:			; <UNDEFINED> instruction: 0x1798f8df
    e8dc:	ldrsbtcs	pc, [r8], -sl	; <UNPREDICTABLE>
    e8e0:			; <UNDEFINED> instruction: 0xf8da2001
    e8e4:	ldrbtmi	r3, [r9], #-60	; 0xffffffc4
    e8e8:	stmia	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e8ec:			; <UNDEFINED> instruction: 0x1788f8df
    e8f0:	ldrdcs	pc, [r0], #-138	; 0xffffff76
    e8f4:			; <UNDEFINED> instruction: 0xf8da2001
    e8f8:	ldrbtmi	r3, [r9], #-68	; 0xffffffbc
    e8fc:	stmia	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e900:			; <UNDEFINED> instruction: 0x1778f8df
    e904:	ldrdcs	pc, [r8], #-138	; 0xffffff76
    e908:			; <UNDEFINED> instruction: 0xf8da2001
    e90c:	ldrbtmi	r3, [r9], #-76	; 0xffffffb4
    e910:	ldm	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e914:			; <UNDEFINED> instruction: 0x1768f8df
    e918:	ldrsbcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
    e91c:			; <UNDEFINED> instruction: 0xf8da2001
    e920:	ldrbtmi	r2, [r9], #-80	; 0xffffffb0
    e924:	stmia	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e928:			; <UNDEFINED> instruction: 0x3018f8da
    e92c:	streq	pc, [r8, #-419]!	; 0xfffffe5d
    e930:	svclt	0x00282d50
    e934:	blcs	a17e7c <blocksz@@Base+0x9f0554>
    e938:	svcge	0x001ff43f
    e93c:			; <UNDEFINED> instruction: 0x6744f8df
    e940:	ldrbtmi	r2, [lr], #-1024	; 0xfffffc00
    e944:	movweq	pc, #45316	; 0xb104	; <UNPREDICTABLE>
    e948:	strcc	r4, [r1], #-1570	; 0xfffff9de
    e94c:	bl	2a0218 <blocksz@@Base+0x2788f0>
    e950:	andcs	r0, r1, r3, asr #7
    e954:	ldmdavs	fp, {r0, r1, r2, r3, r4, fp, sp, lr}^
    e958:	movwvc	lr, #2509	; 0x9cd
    e95c:	ldm	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e960:	svceq	0x00c4ebb5
    e964:	str	sp, [r8, -lr, ror #17]
    e968:	strhcs	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
    e96c:	ldrhtmi	pc, [r0], -sl	; <UNPREDICTABLE>
    e970:			; <UNDEFINED> instruction: 0xf0002a00
    e974:	movwls	r8, #37411	; 0x9223
    e978:			; <UNDEFINED> instruction: 0xf7fe4620
    e97c:			; <UNDEFINED> instruction: 0xf8dffb1f
    e980:	strtmi	r1, [r2], -r8, lsl #14
    e984:			; <UNDEFINED> instruction: 0x46034479
    e988:			; <UNDEFINED> instruction: 0xf7f32001
    e98c:			; <UNDEFINED> instruction: 0xf8bae87c
    e990:			; <UNDEFINED> instruction: 0x46204032
    e994:	blx	4cc996 <blocksz@@Base+0x4a506e>
    e998:	usatne	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    e99c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    e9a0:	andcs	r4, r1, r3, lsl #12
    e9a4:	stmda	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e9a8:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    e9ac:	ldrhtcs	pc, [r4], -sl	; <UNPREDICTABLE>
    e9b0:	ldrbtmi	r2, [r9], #-1
    e9b4:	stmda	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e9b8:			; <UNDEFINED> instruction: 0x16d8f8df
    e9bc:	ldrhtcs	pc, [r6], -sl	; <UNPREDICTABLE>
    e9c0:	ldrbtmi	r2, [r9], #-1
    e9c4:	ldmda	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e9c8:			; <UNDEFINED> instruction: 0x16ccf8df
    e9cc:	ldrhtcs	pc, [r8], -sl	; <UNPREDICTABLE>
    e9d0:	ldrbtmi	r2, [r9], #-1
    e9d4:	ldmda	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e9d8:			; <UNDEFINED> instruction: 0x16c0f8df
    e9dc:	ldrhtcs	pc, [sl], -sl	; <UNPREDICTABLE>
    e9e0:	ldrbtmi	r2, [r9], #-1
    e9e4:	stmda	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e9e8:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    e9ec:	ldrhtcs	pc, [ip], -sl	; <UNPREDICTABLE>
    e9f0:	ldrbtmi	r2, [r9], #-1
    e9f4:	stmda	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e9f8:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    e9fc:	ldrhtcs	pc, [lr], -sl	; <UNPREDICTABLE>
    ea00:	ldrbtmi	r2, [r9], #-1
    ea04:	ldmda	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ea08:			; <UNDEFINED> instruction: 0x169cf8df
    ea0c:	strhcs	pc, [r0], #-138	; 0xffffff76	; <UNPREDICTABLE>
    ea10:	ldrbtmi	r2, [r9], #-1
    ea14:	ldmda	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ea18:			; <UNDEFINED> instruction: 0x1690f8df
    ea1c:	strhcs	pc, [r2], #-138	; 0xffffff76	; <UNPREDICTABLE>
    ea20:	ldrbtmi	r2, [r9], #-1
    ea24:	stmda	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ea28:	pkhtbne	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    ea2c:	strhcs	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
    ea30:	ldrbtmi	r2, [r9], #-1
    ea34:	stmda	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ea38:			; <UNDEFINED> instruction: 0x1678f8df
    ea3c:	strhcs	pc, [r6], #-138	; 0xffffff76	; <UNPREDICTABLE>
    ea40:	ldrbtmi	r2, [r9], #-1
    ea44:	ldmda	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ea48:			; <UNDEFINED> instruction: 0x366cf8df
    ea4c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    ea50:	blls	268ab8 <blocksz@@Base+0x241190>
    ea54:	svclt	0x00082800
    ea58:	blcs	17660 <_IO_stdin_used@@Base+0x61a8>
    ea5c:	eorshi	pc, ip, #64	; 0x40
    ea60:			; <UNDEFINED> instruction: 0x1658f8df
    ea64:			; <UNDEFINED> instruction: 0xf8da2001
    ea68:			; <UNDEFINED> instruction: 0xf8da2048
    ea6c:	ldrbtmi	r3, [r9], #-76	; 0xffffffb4
    ea70:	stmda	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ea74:	ldrsbmi	pc, [r0], #-138	; 0xffffff76	; <UNPREDICTABLE>
    ea78:	ldrdcc	pc, [r8], #-138	; 0xffffff76
    ea7c:	ldrhtcs	pc, [lr], -sl	; <UNPREDICTABLE>
    ea80:	ldrsbpl	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
    ea84:	movwls	r1, #56035	; 0xdae3
    ea88:	ldrdcc	pc, [ip], #-138	; 0xffffff76
    ea8c:	movweq	lr, #15205	; 0x3b65
    ea90:	bcs	336d0 <blocksz@@Base+0xbda8>
    ea94:	addshi	pc, sl, #0
    ea98:			; <UNDEFINED> instruction: 0x3624f8df
    ea9c:			; <UNDEFINED> instruction: 0xf8df2700
    eaa0:			; <UNDEFINED> instruction: 0xf8df1624
    eaa4:	ldrbtmi	r2, [r9], #-1572	; 0xfffff9dc
    eaa8:			; <UNDEFINED> instruction: 0xf858910f
    eaac:	ldrbtmi	r3, [sl], #-3
    eab0:			; <UNDEFINED> instruction: 0x1618f8df
    eab4:	ldmdalt	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    eab8:	ldrbtmi	r4, [r9], #-1683	; 0xfffff96d
    eabc:	ldmdbne	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    eac0:	mul	lr, r9, r6
    eac4:	svc	0x00bef7f2
    eac8:	ldrhtcs	pc, [lr], -sl	; <UNPREDICTABLE>
    eacc:			; <UNDEFINED> instruction: 0xf1073701
    ead0:	svccs	0x000a030a
    ead4:	addsmi	fp, r7, #24, 30	; 0x60
    ead8:	biceq	lr, r3, #10240	; 0x2800
    eadc:	ldmdavs	ip, {r0, r1, r2, r3, r5, r6, r9, ip, lr, pc}
    eae0:	rscseq	r6, fp, sp, asr r8
    eae4:	strmi	lr, [r0, #-2509]	; 0xfffff633
    eae8:			; <UNDEFINED> instruction: 0x463a3350
    eaec:	andcs	r4, r1, r9, asr r6
    eaf0:	svc	0x00c8f7f2
    eaf4:	ldrdvs	pc, [r0], -r9
    eaf8:	andcs	r9, sl, r9, lsl #22
    eafc:	svclt	0x00082e00
    eb00:	blcs	17708 <_IO_stdin_used@@Base+0x6250>
    eb04:	blls	402e84 <blocksz@@Base+0x3db55c>
    eb08:	ldmdavs	r9, {r0, r2, r3, r5, r7, r9, ip, sp, pc}
    eb0c:	bne	ff935748 <blocksz@@Base+0xff90de20>
    eb10:	strmi	r9, [r8], lr, lsl #22
    eb14:	streq	lr, [r3, #-2917]	; 0xfffff49b
    eb18:	ldrcc	pc, [r4, #2271]!	; 0x8df
    eb1c:	movwls	r4, #50299	; 0xc47b
    eb20:	movwcs	pc, #7076	; 0x1ba4	; <UNPREDICTABLE>
    eb24:	movwcs	lr, #27085	; 0x69cd
    eb28:	stmdals	r7, {r1, r4, r5, r9, sl, lr}
    eb2c:	blx	57736 <blocksz@@Base+0x2fe0e>
    eb30:	andls	r0, r7, r5
    eb34:	ldrdeq	lr, [r6, -sp]
    eb38:	blx	ffbcab4a <blocksz@@Base+0xffba3222>
    eb3c:	ldrtmi	r4, [r2], -r6, asr #10
    eb40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    eb44:	smlabteq	sl, sp, r9, lr
    eb48:	andeq	pc, r1, pc, asr #32
    eb4c:	strne	pc, [r4, #2271]	; 0x8df
    eb50:	eorle	r4, pc, #2030043136	; 0x79000000
    eb54:	bl	636374 <blocksz@@Base+0x60ea4c>
    eb58:	cdpls	0, 0, cr0, cr7, cr6, {0}
    eb5c:	tsteq	r3, r6, asr #22
    eb60:	blx	ff6cab72 <blocksz@@Base+0xff6a324a>
    eb64:	movwcs	lr, #43485	; 0xa9dd
    eb68:	usatcc	pc, #31, r0, lsl #2	; <UNPREDICTABLE>
    eb6c:	andeq	pc, r1, pc, asr #32
    eb70:	mvnscc	pc, r1, asr #2
    eb74:	smlabtvs	r0, sp, r9, lr
    eb78:			; <UNDEFINED> instruction: 0xf7f2990c
    eb7c:	blls	44a994 <blocksz@@Base+0x42306c>
    eb80:	ldrdcs	pc, [r0], -r9
    eb84:	movwcs	r6, #2078	; 0x81e
    eb88:	smlatbeq	r4, r6, fp, pc	; <UNPREDICTABLE>
    eb8c:	tstne	r5, r6, lsl #22	; <UNPREDICTABLE>
    eb90:	blx	ff0caba2 <blocksz@@Base+0xff0a327a>
    eb94:	strhcs	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
    eb98:	stmne	r3, {r1, r4, r6, fp}
    eb9c:	andeq	pc, r1, pc, asr #32
    eba0:	streq	pc, [r0], #-321	; 0xfffffebf
    eba4:	ldrne	pc, [r0, #-2271]!	; 0xfffff721
    eba8:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    ebac:			; <UNDEFINED> instruction: 0xf7f24623
    ebb0:	str	lr, [r9, sl, ror #30]
    ebb4:	movwcs	lr, #43485	; 0xa9dd
    ebb8:	svc	0x0064f7f2
    ebbc:	ldrsbeq	lr, [r2], #127	; 0x7f
    ebc0:	blls	48933c <blocksz@@Base+0x461a14>
    ebc4:	ldrdhi	pc, [ip], #-141	; 0xffffff73
    ebc8:	ldrbeq	pc, [r0], #-258	; 0xfffffefe	; <UNPREDICTABLE>
    ebcc:	ldrhtcs	pc, [r6], -sl	; <UNPREDICTABLE>
    ebd0:	ldrhteq	pc, [sl], -sl	; <UNPREDICTABLE>
    ebd4:			; <UNDEFINED> instruction: 0x5018f8da
    ebd8:	mcrne	14, 2, r1, cr1, cr3, {2}
    ebdc:	movweq	pc, #28739	; 0x7043	; <UNPREDICTABLE>
    ebe0:	tsteq	r7, r1, asr #32	; <UNPREDICTABLE>
    ebe4:	bcs	1c0ac <_IO_stdin_used@@Base+0xabf4>
    ebe8:	rscshi	pc, pc, r0
    ebec:	stmdacs	r0, {r0, r8, r9, ip, sp}
    ebf0:	msrhi	SPSR_fx, r0
    ebf4:	ldrhteq	pc, [r8], -sl	; <UNPREDICTABLE>
    ebf8:	ldrhtcs	pc, [r4], -sl	; <UNPREDICTABLE>
    ebfc:	vqsub.s8	d4, d16, d0
    ec00:			; <UNDEFINED> instruction: 0xf10181e7
    ec04:	svclt	0x000c0101
    ec08:	stmdbne	pc, {r0, r1, r2, r5, r9, sl, lr}	; <UNPREDICTABLE>
    ec0c:	adcsmi	r1, r5, #16646144	; 0xfe0000
    ec10:			; <UNDEFINED> instruction: 0xf8df9101
    ec14:	svclt	0x008c14c8
    ec18:	andcs	r1, r0, #174080	; 0x2a800
    ec1c:	stmib	sp, {r0, sp}^
    ec20:	ldrbtmi	r6, [r9], #-514	; 0xfffffdfe
    ec24:	strls	r4, [r0], #-1594	; 0xfffff9c6
    ec28:	svc	0x002cf7f2
    ec2c:	ldrhtcc	pc, [r6], -sl	; <UNPREDICTABLE>
    ec30:			; <UNDEFINED> instruction: 0xf8bab18b
    ec34:			; <UNDEFINED> instruction: 0xf8ba303e
    ec38:	blcs	16d10 <_IO_stdin_used@@Base+0x5858>
    ec3c:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
    ec40:	addsmi	r3, r7, #48, 4
    ec44:			; <UNDEFINED> instruction: 0xf8dfd007
    ec48:	mulcs	r1, r8, r4
    ec4c:	ldrtmi	r9, [fp], -r0, lsl #6
    ec50:			; <UNDEFINED> instruction: 0xf7f24479
    ec54:			; <UNDEFINED> instruction: 0xf8baef18
    ec58:	orrlt	r3, fp, sl, lsr r0
    ec5c:	ldrhtcc	pc, [lr], -sl	; <UNPREDICTABLE>
    ec60:	ldrhtcs	pc, [r8], -sl	; <UNPREDICTABLE>
    ec64:			; <UNDEFINED> instruction: 0xf0002b00
    ec68:	eorscc	r8, r0, #-1073741812	; 0xc000000c
    ec6c:	mulle	r7, r4, r2
    ec70:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ec74:	movwls	r2, #1
    ec78:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
    ec7c:	svc	0x0002f7f2
    ec80:			; <UNDEFINED> instruction: 0xf7fe4650
    ec84:	addmi	pc, r6, #154624	; 0x25c00
    ec88:			; <UNDEFINED> instruction: 0xf8bad00b
    ec8c:			; <UNDEFINED> instruction: 0x4602c03e
    ec90:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ec94:	andcs	r4, r1, r3, lsr r6
    ec98:			; <UNDEFINED> instruction: 0xf8cd4479
    ec9c:			; <UNDEFINED> instruction: 0xf7f2c000
    eca0:	adcsmi	lr, r5, #3872	; 0xf20
    eca4:	ldrhtcc	pc, [r6], -sl	; <UNPREDICTABLE>
    eca8:	rscshi	pc, fp, r0, asr #1
    ecac:			; <UNDEFINED> instruction: 0xf0002b00
    ecb0:			; <UNDEFINED> instruction: 0xf8ba8181
    ecb4:	blcs	1adb4 <_IO_stdin_used@@Base+0x98fc>
    ecb8:	cmphi	r5, r0	; <UNPREDICTABLE>
    ecbc:	strtcs	pc, [ip], #-2271	; 0xfffff721
    ecc0:			; <UNDEFINED> instruction: 0xf8ba2001
    ecc4:			; <UNDEFINED> instruction: 0xf8ba3042
    ecc8:			; <UNDEFINED> instruction: 0xf858c040
    eccc:	ldrmi	r2, [ip], #2
    ecd0:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    ecd4:	ldrne	pc, [ip], #-2271	; 0xfffff721
    ecd8:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
    ecdc:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    ece0:	vpmax.s8	d15, d2, d28
    ece4:	blcc	5b514 <blocksz@@Base+0x33bec>
    ece8:	movweq	lr, #51715	; 0xca03
    ecec:	bl	2b38f4 <blocksz@@Base+0x28bfcc>
    ecf0:	ldmdavs	sl, {r1, r6, r7, r8, r9}
    ecf4:			; <UNDEFINED> instruction: 0xf7f2685b
    ecf8:			; <UNDEFINED> instruction: 0xf8baeec6
    ecfc:	ldmdane	fp!, {r1, r2, r4, r5, ip}^
    ed00:			; <UNDEFINED> instruction: 0xf0c0429d
    ed04:	ldrbmi	r8, [r7], #-299	; 0xfffffed5
    ed08:			; <UNDEFINED> instruction: 0xf7fd4638
    ed0c:			; <UNDEFINED> instruction: 0x463afcfb
    ed10:	ldrbmi	r2, [r1], -r1, lsl #6
    ed14:			; <UNDEFINED> instruction: 0xf7fe4648
    ed18:			; <UNDEFINED> instruction: 0xf8bafb8f
    ed1c:	svccs	0x0000703a
    ed20:	msrhi	CPSR_fsxc, r0
    ed24:	ldrhtcc	pc, [lr], -sl	; <UNPREDICTABLE>
    ed28:			; <UNDEFINED> instruction: 0xf0002b00
    ed2c:	blmi	ffbef1c0 <blocksz@@Base+0xffbc7898>
    ed30:			; <UNDEFINED> instruction: 0xf8ba2001
    ed34:			; <UNDEFINED> instruction: 0xf8ba2042
    ed38:			; <UNDEFINED> instruction: 0xf8587040
    ed3c:	ldrmi	r3, [r7], #-3
    ed40:	stmibmi	lr!, {r0, r2, r3, r5, r6, r7, r9, fp, lr}^
    ed44:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    ed48:	blx	9dff34 <blocksz@@Base+0x9b860c>
    ed4c:	ldmdavs	r2, {r0, r1, r8, r9, ip, sp, lr, pc}
    ed50:	bcc	5b980 <blocksz@@Base+0x34058>
    ed54:	biceq	lr, r3, #10240	; 0x2800
    ed58:	andls	r4, r0, #58	; 0x3a
    ed5c:	ldmdavs	fp, {r1, r3, r4, fp, sp, lr}^
    ed60:	mrc	7, 4, APSR_nzcv, cr0, cr2, {7}
    ed64:	ldrhtne	pc, [sl], -sl	; <UNPREDICTABLE>
    ed68:	addsmi	r1, sp, #6488064	; 0x630000
    ed6c:	teqhi	fp, r0, asr #1	; <UNPREDICTABLE>
    ed70:			; <UNDEFINED> instruction: 0xf8584ab2
    ed74:	ldmdavs	r2, {r1, sp}
    ed78:	svceq	0x0042ebb3
    ed7c:	smlawbhi	lr, r0, r0, pc	; <UNPREDICTABLE>
    ed80:			; <UNDEFINED> instruction: 0x46204454
    ed84:	ldc2	7, cr15, [lr], #1012	; 0x3f4
    ed88:	strbmi	r4, [r8], -r2, lsr #12
    ed8c:	ldrbmi	r2, [r1], -r0, lsl #6
    ed90:	blx	14ccd92 <blocksz@@Base+0x14a546a>
    ed94:			; <UNDEFINED> instruction: 0xf43f42b5
    ed98:	blmi	fea3a160 <blocksz@@Base+0xfea12838>
    ed9c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    eda0:	addsmi	r6, sp, #1769472	; 0x1b0000
    eda4:	rscshi	pc, r9, r0, asr #4
    eda8:	ldrbtmi	r4, [r8], #-2261	; 0xfffff72b
    edac:	stcl	7, cr15, [r2, #968]!	; 0x3c8
    edb0:	ldmmi	r4, {r0, r1, r5, r6, r7, sl, sp, lr, pc}^
    edb4:			; <UNDEFINED> instruction: 0xf7f24478
    edb8:	ldrb	lr, [lr], #3550	; 0xdde
    edbc:	blcs	8d6850 <blocksz@@Base+0x8aef28>
    edc0:	ldm	pc, {r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    edc4:	ldrne	pc, [r7, -r3]
    edc8:			; <UNDEFINED> instruction: 0x17171717
    edcc:			; <UNDEFINED> instruction: 0x17191719
    edd0:	ldmdbne	r9, {r0, r1, r2, r4, r8, r9, sl, ip}
    edd4:			; <UNDEFINED> instruction: 0x17191919
    edd8:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    eddc:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    ede0:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    ede4:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    ede8:	tstcc	r1, r9, lsl r7
    edec:	stmdbne	lr, {r0, r8, r9, ip, sp}
    edf0:	str	r4, [ip, -r7, lsr #12]
    edf4:	ldr	r2, [lr, #769]!	; 0x301
    edf8:	ldrhtcc	pc, [r2], -sl	; <UNPREDICTABLE>
    edfc:	blcs	8dda0c <blocksz@@Base+0x8b60e4>
    ee00:	andge	sp, r2, #76, 16	; 0x4c0000
    ee04:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    ee08:			; <UNDEFINED> instruction: 0x4710441a
    ee0c:			; <UNDEFINED> instruction: 0xffffffe9
    ee10:			; <UNDEFINED> instruction: 0xffffffe9
    ee14:			; <UNDEFINED> instruction: 0xffffffe9
    ee18:			; <UNDEFINED> instruction: 0xffffffe9
    ee1c:			; <UNDEFINED> instruction: 0xffffffe9
    ee20:			; <UNDEFINED> instruction: 0xffffffe9
    ee24:	muleq	r0, r1, r0
    ee28:			; <UNDEFINED> instruction: 0xffffffe9
    ee2c:	muleq	r0, r1, r0
    ee30:			; <UNDEFINED> instruction: 0xffffffe9
    ee34:			; <UNDEFINED> instruction: 0xffffffe9
    ee38:			; <UNDEFINED> instruction: 0xffffffe9
    ee3c:	muleq	r0, r1, r0
    ee40:	muleq	r0, r1, r0
    ee44:	muleq	r0, r1, r0
    ee48:	muleq	r0, r1, r0
    ee4c:	muleq	r0, r1, r0
    ee50:			; <UNDEFINED> instruction: 0xffffffe9
    ee54:	muleq	r0, r1, r0
    ee58:	muleq	r0, r1, r0
    ee5c:	muleq	r0, r1, r0
    ee60:	muleq	r0, r1, r0
    ee64:	muleq	r0, r1, r0
    ee68:	muleq	r0, r1, r0
    ee6c:	muleq	r0, r1, r0
    ee70:	muleq	r0, r1, r0
    ee74:	muleq	r0, r1, r0
    ee78:	muleq	r0, r1, r0
    ee7c:	muleq	r0, r1, r0
    ee80:	muleq	r0, r1, r0
    ee84:	muleq	r0, r1, r0
    ee88:	muleq	r0, r1, r0
    ee8c:	muleq	r0, r1, r0
    ee90:	muleq	r0, r1, r0
    ee94:	muleq	r0, r1, r0
    ee98:			; <UNDEFINED> instruction: 0xffffffe9
    ee9c:	movwls	r2, #37632	; 0x9300
    eea0:	tstlt	fp, sl, ror #10
    eea4:	adcsmi	r4, sp, #520093696	; 0x1f000000
    eea8:	adchi	pc, r2, r0, asr #1
    eeac:	ldrhtcc	pc, [sl], -sl	; <UNPREDICTABLE>
    eeb0:			; <UNDEFINED> instruction: 0xf43f2b00
    eeb4:	ldrmi	sl, [ip], #-3170	; 0xfffff39e
    eeb8:			; <UNDEFINED> instruction: 0xf4bf42a5
    eebc:	ldmmi	r2, {r1, r2, r3, r4, r6, sl, fp, sp, pc}
    eec0:			; <UNDEFINED> instruction: 0xf7f24478
    eec4:	ldrb	lr, [r8], #-3416	; 0xfffff2a8
    eec8:	stmiane	r6!, {r0, r8, ip, sp}^
    eecc:	ldr	r4, [lr], r7, lsr #12
    eed0:	strb	r3, [fp], r8, lsr #4
    eed4:	ldrt	r3, [r4], r8, lsr #4
    eed8:	movwcs	r4, #2436	; 0x984
    eedc:	stmib	sp, {sl, sp}^
    eee0:			; <UNDEFINED> instruction: 0xf8da3406
    eee4:			; <UNDEFINED> instruction: 0xf1c0304c
    eee8:			; <UNDEFINED> instruction: 0xf8580620
    eeec:			; <UNDEFINED> instruction: 0xf8da1001
    eef0:			; <UNDEFINED> instruction: 0xf8ba2048
    eef4:			; <UNDEFINED> instruction: 0xf8d17044
    eef8:	blx	fef00 <blocksz@@Base+0xd75d8>
    eefc:	tstls	r7, ip, lsl #2	; <UNPREDICTABLE>
    ef00:			; <UNDEFINED> instruction: 0xf1ac9c07
    ef04:	blx	9278c <blocksz@@Base+0x6ae64>
    ef08:			; <UNDEFINED> instruction: 0xf1ccfe0e
    ef0c:	blx	88f394 <blocksz@@Base+0x867a6c>
    ef10:	b	114b31c <blocksz@@Base+0x11239f4>
    ef14:	movwmi	r0, #50190	; 0xc40e
    ef18:	blx	b3f3c <blocksz@@Base+0x8c614>
    ef1c:	strls	pc, [r6], #-1036	; 0xfffffbf4
    ef20:	strmi	lr, [r6, #-2525]	; 0xfffff623
    ef24:	ldmdbmi	r9!, {r0, r1, r2, r3, r4, r5, r6, r9}^
    ef28:			; <UNDEFINED> instruction: 0xf14519e4
    ef2c:			; <UNDEFINED> instruction: 0xf1b00500
    ef30:	blx	911fb8 <blocksz@@Base+0x8ea690>
    ef34:	ldrbtmi	pc, [r9], #-1792	; 0xfffff900	; <UNPREDICTABLE>
    ef38:			; <UNDEFINED> instruction: 0xf606fa05
    ef3c:	blx	117eca4 <blocksz@@Base+0x115737c>
    ef40:	b	120df78 <blocksz@@Base+0x11e6650>
    ef44:	blx	1150b64 <blocksz@@Base+0x112923c>
    ef48:	svclt	0x0058f000
    ef4c:	streq	lr, [ip, -r7, asr #20]
    ef50:	andvc	lr, r0, sp, asr #19
    ef54:			; <UNDEFINED> instruction: 0xf7f22001
    ef58:	str	lr, [fp, #3478]	; 0xd96
    ef5c:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    ef60:	stc	7, cr15, [r8, #-968]	; 0xfffffc38
    ef64:	stmdbmi	fp!, {r0, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    ef68:	andcs	r4, r1, sl, lsr r6
    ef6c:			; <UNDEFINED> instruction: 0xf7f24479
    ef70:	strb	lr, [r2], sl, lsl #27
    ef74:	strtmi	r4, [r2], -r8, ror #18
    ef78:	ldrbtmi	r2, [r9], #-1
    ef7c:	stc	7, cr15, [r2, #968]	; 0x3c8
    ef80:	stmdami	r6!, {r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    ef84:			; <UNDEFINED> instruction: 0xf7f24478
    ef88:			; <UNDEFINED> instruction: 0x463becf6
    ef8c:	andeq	lr, r4, #10240	; 0x2800
    ef90:	ldrbmi	r4, [r1], -r8, asr #12
    ef94:	blx	144cf94 <blocksz@@Base+0x142566c>
    ef98:	stmdbmi	r1!, {r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    ef9c:	andcs	r4, r1, r2, lsr r6
    efa0:			; <UNDEFINED> instruction: 0xf7f24479
    efa4:	blne	fea8a56c <blocksz@@Base+0xfea62c44>
    efa8:	andeq	lr, r6, sl, lsl #22
    efac:	blx	feaccfaa <blocksz@@Base+0xfeaa5682>
    efb0:	bllt	ff90cfb4 <blocksz@@Base+0xff8e568c>
    efb4:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
    efb8:	ldcl	7, cr15, [ip], {242}	; 0xf2
    efbc:	andeq	lr, r7, #10240	; 0x2800
    efc0:	ldrbmi	r2, [r1], -r1, lsl #6
    efc4:			; <UNDEFINED> instruction: 0xf7fe4648
    efc8:			; <UNDEFINED> instruction: 0xe6a6fa37
    efcc:	ldrb	r2, [sp, #1104]!	; 0x450
    efd0:	smlattcc	r1, r2, r8, r1
    efd4:	stmne	lr, {r0, r1, r2, r5, r9, sl, lr}
    efd8:			; <UNDEFINED> instruction: 0xe6184614
    efdc:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    efe0:	stcl	7, cr15, [r8], {242}	; 0xf2
    efe4:	ldmdami	r1, {r1, r2, r4, r6, r7, r9, sl, sp, lr, pc}^
    efe8:			; <UNDEFINED> instruction: 0xf7f24478
    efec:	ldrb	lr, [r1], r4, asr #25
    eff0:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
    eff4:	ldc	7, cr15, [lr], #968	; 0x3c8
    eff8:	svclt	0x0000e758
    effc:	andeq	r8, r1, lr, lsr #15
    f000:	andeq	r0, r0, ip, asr r1
    f004:	strdeq	r0, [r0], -r4
    f008:	andeq	r0, r0, ip, asr #2
    f00c:	andeq	r4, r0, r8, lsr r1
    f010:	andeq	r5, r0, r0, lsl #20
    f014:	andeq	r5, r0, r8, lsl sl
    f018:	andeq	r5, r0, r4, lsr #20
    f01c:	andeq	r5, r0, r4, lsr sl
    f020:	andeq	r5, r0, r4, asr #20
    f024:	andeq	r5, r0, r0, asr sl
    f028:	andeq	r5, r0, ip, asr sl
    f02c:	andeq	r5, r0, ip, ror #20
    f030:	andeq	r5, r0, ip, ror sl
    f034:	andeq	r5, r0, r2, lsl #21
    f038:	andeq	r6, r0, r4, lsr #32
    f03c:	andeq	r0, r0, ip, lsl r2
    f040:	andeq	r6, r0, r8, lsl r0
    f044:	andeq	r0, r0, r8, asr r1
    f048:	strdeq	r5, [r0], -sl
    f04c:	andeq	r6, r0, sl, lsr #32
    f050:	andeq	r6, r0, r0
    f054:	andeq	r5, r0, sl, lsl #31
    f058:	muleq	r0, lr, r9
    f05c:	strdeq	r5, [r0], -sl
    f060:	andeq	r5, r0, lr, lsr #28
    f064:	andeq	r5, r0, r0, asr #18
    f068:	andeq	r5, r0, r6, asr #18
    f06c:	andeq	r5, r0, r2, asr r9
    f070:	andeq	r5, r0, r2, ror #18
    f074:	ldrdeq	r5, [r0], -lr
    f078:	andeq	r5, r0, sl, ror #27
    f07c:	strdeq	r5, [r0], -r6
    f080:	andeq	r5, r0, r2, lsl #28
    f084:	andeq	r5, r0, r2, lsl #28
    f088:	andeq	r5, r0, r0, asr r8
    f08c:	andeq	r5, r0, r6, asr r8
    f090:	andeq	r5, r0, r2, ror #16
    f094:	andeq	r5, r0, r2, ror r8
    f098:	andeq	r5, r0, r2, lsl #17
    f09c:	muleq	r0, r2, r8
    f0a0:	andeq	r5, r0, r2, lsr #17
    f0a4:			; <UNDEFINED> instruction: 0x000058b2
    f0a8:	andeq	r5, r0, r2, asr #17
    f0ac:	ldrdeq	r5, [r0], -r2
    f0b0:	andeq	r5, r0, r2, ror #17
    f0b4:	strdeq	r5, [r0], -r2
    f0b8:	ldrdeq	r0, [r0], -ip
    f0bc:	andeq	r5, r0, r6, lsl r9
    f0c0:	andeq	r0, r0, r0, lsl #4
    f0c4:	andeq	r8, r1, lr, lsr #11
    f0c8:	strdeq	r5, [r0], -r6
    f0cc:	muleq	r1, sl, r5
    f0d0:	andeq	r5, r0, r8, lsr #17
    f0d4:	muleq	r0, ip, r8
    f0d8:	andeq	r5, r0, r2, ror #16
    f0dc:	andeq	r5, r0, r2, lsl r8
    f0e0:	andeq	r5, r0, r4, lsl r8
    f0e4:	andeq	r5, r0, r2, lsl r8
    f0e8:	andeq	r5, r0, ip, lsl r8
    f0ec:	andeq	r0, r0, r0, lsr #3
    f0f0:	andeq	r8, r1, sl, ror r3
    f0f4:	andeq	r5, r0, r4, lsl #16
    f0f8:	andeq	r8, r1, lr, lsl #6
    f0fc:	andeq	r5, r0, ip, lsr #16
    f100:	andeq	r5, r0, r6, lsl #17
    f104:	strdeq	r5, [r0], -r0
    f108:	andeq	r5, r0, r8, asr #15
    f10c:	andeq	r5, r0, lr, lsl r4
    f110:	ldrdeq	r5, [r0], -sl
    f114:	andeq	r5, r0, r4, lsr #11
    f118:	andeq	r5, r0, sl, lsr #12
    f11c:	muleq	r0, r4, r6
    f120:	andeq	r5, r0, r8, lsr #13
    f124:	andeq	r5, r0, r6, lsr #11
    f128:	andeq	r5, r0, lr, ror #11
    f12c:	andeq	r5, r0, ip, lsl #12
    f130:	andeq	r5, r0, r2, ror r6
    f134:			; <UNDEFINED> instruction: 0xf0002800
    f138:	push	{r1, r2, r5, r7, pc}
    f13c:			; <UNDEFINED> instruction: 0x46054ff8
    f140:	ldrdls	pc, [r8, #-143]	; 0xffffff71
    f144:	strd	r4, [fp], -r9
    f148:			; <UNDEFINED> instruction: 0xf1042b1d
    f14c:	bl	10214 <ntfs_mst_pre_write_fixup@plt+0xe6c4>
    f150:	andsle	r0, r7, r4, lsl #14
    f154:	subsle	r2, r9, lr, lsl fp
    f158:	eorsle	r2, r9, ip, lsl fp
    f15c:			; <UNDEFINED> instruction: 0xb3a5682d
    f160:	strhcs	pc, [lr], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    f164:	andseq	pc, r0, r5, lsl #2
    f168:	strhmi	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    f16c:	strhhi	pc, [r6], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    f170:	strhcc	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    f174:	mvnle	r2, r0, lsl #20
    f178:			; <UNDEFINED> instruction: 0xf1042b1d
    f17c:	bl	10224 <ntfs_mst_pre_write_fixup@plt+0xe6d4>
    f180:	mvnle	r0, r4, lsl #14
    f184:			; <UNDEFINED> instruction: 0xb00cf8b7
    f188:			; <UNDEFINED> instruction: 0xa008f8b7
    f18c:	svceq	0x0000f1bb
    f190:			; <UNDEFINED> instruction: 0xf1b8bf18
    f194:	stmible	r1!, {r3, r4, r8, r9, sl, fp}^
    f198:			; <UNDEFINED> instruction: 0x26002418
    f19c:	strtmi	r2, [r0], -r0, lsl #2
    f1a0:			; <UNDEFINED> instruction: 0xf9e8f7fd
    f1a4:	ldmdbne	r9!, {r0, r9, sl, ip, sp}
    f1a8:	ldrbmi	r4, [r4], #-1618	; 0xfffff9ae
    f1ac:			; <UNDEFINED> instruction: 0xf7feb108
    f1b0:	ldrmi	pc, [r3, #2331]!	; 0x91b
    f1b4:	movwcs	fp, #3988	; 0xf94
    f1b8:	strbmi	r2, [r4, #-769]	; 0xfffffcff
    f1bc:	movwcs	fp, #3880	; 0xf28
    f1c0:	mvnle	r2, r0, lsl #22
    f1c4:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    f1c8:	andcs	sp, r0, sl, asr #3
    f1cc:	svchi	0x00f8e8bd
    f1d0:			; <UNDEFINED> instruction: 0xf8f0f7fe
    f1d4:	strhvs	pc, [sl], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    f1d8:	vmlacs.f64	d1, d0, d4
    f1dc:			; <UNDEFINED> instruction: 0x4631d13c
    f1e0:	strheq	pc, [ip], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    f1e4:			; <UNDEFINED> instruction: 0xf9c6f7fd
    f1e8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    f1ec:			; <UNDEFINED> instruction: 0x4642d0b6
    f1f0:			; <UNDEFINED> instruction: 0xf7fe4639
    f1f4:			; <UNDEFINED> instruction: 0xf8aaf8f9
    f1f8:	mcrcs	0, 0, r6, cr0, cr6, {0}
    f1fc:	ldrtmi	sp, [r2], -lr, lsr #1
    f200:			; <UNDEFINED> instruction: 0xf10a1939
    f204:			; <UNDEFINED> instruction: 0xf7f20018
    f208:	str	lr, [r7, r6, ror #22]!
    f20c:	svceq	0x0008f1b8
    f210:	strcs	sp, [r8], -r4, lsr #19
    f214:	ldmdahi	ip, {r0, r1, r3, r4, r5, r7, r8, fp, ip}^
    f218:	svcvc	0x00fff5b4
    f21c:	blpl	fee4527c <blocksz@@Base+0xfee1d954>
    f220:	addsle	r2, fp, r0, lsl #16
    f224:			; <UNDEFINED> instruction: 0xf7fd4621
    f228:			; <UNDEFINED> instruction: 0x1d31f9a5
    f22c:	ldrtmi	r4, [r9], #-1570	; 0xfffff9de
    f230:	sbchi	fp, r4, #24, 2
    f234:			; <UNDEFINED> instruction: 0xf7f23018
    f238:	strcc	lr, [r6], #-2894	; 0xfffff4b2
    f23c:	strbmi	r4, [r6, #-1062]	; 0xfffffbda
    f240:	ldmibne	fp!, {r2, r3, r7, r9, ip, lr, pc}
    f244:			; <UNDEFINED> instruction: 0xf5b4885c
    f248:	stmible	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
    f24c:	strbmi	r4, [r9], -r2, lsr #12
    f250:			; <UNDEFINED> instruction: 0xf7f22001
    f254:	usada8	r1, r8, ip, lr
    f258:	ldmdbne	r9!, {r0, r1, r3, r5, r7, r9, fp, sp, lr}
    f25c:	bne	61bf24 <blocksz@@Base+0x5f45fc>
    f260:	svclt	0x00d82800
    f264:	ldcle	6, cr2, [sl]
    f268:	stfeqd	f7, [r1], {1}
    f26c:	stclpl	3, cr2, [sl], {0}
    f270:	ldmdblt	sl, {r1, r2, r3, r4, r9, sl, lr}
    f274:	andcs	pc, r3, ip, lsl r8	; <UNPREDICTABLE>
    f278:	adcsle	r2, r0, r0, lsl #20
    f27c:	addsmi	r3, r8, #134217728	; 0x8000000
    f280:			; <UNDEFINED> instruction: 0x461edcf5
    f284:	andcs	lr, r0, fp, lsr #15
    f288:	svclt	0x00004770
    f28c:			; <UNDEFINED> instruction: 0x00004ebc
    f290:	svcmi	0x00f0e92d
    f294:	addlt	r4, r5, r6, lsl #12
    f298:	andseq	pc, r0, r2, lsl #2
    f29c:			; <UNDEFINED> instruction: 0x460f4614
    f2a0:			; <UNDEFINED> instruction: 0xf7f24698
    f2a4:	vldmdbmi	sl!, {d30-<overflow reg d87>}
    f2a8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    f2ac:			; <UNDEFINED> instruction: 0x4603d037
    f2b0:	ldrtmi	r4, [r9], -r2, lsr #12
    f2b4:	movwls	r3, #8208	; 0x2010
    f2b8:	bl	34d288 <blocksz@@Base+0x325960>
    f2bc:	tstcs	r0, r2, lsl #22
    f2c0:			; <UNDEFINED> instruction: 0xf8c368b2
    f2c4:	sbcsvs	r8, r9, r8
    f2c8:	smlabtcs	r0, r3, r9, lr
    f2cc:	subsvs	fp, r3, r2, ror #6
    f2d0:	bmi	1c61898 <blocksz@@Base+0x1c39f70>
    f2d4:			; <UNDEFINED> instruction: 0xf85560b3
    f2d8:	stmiapl	sl!, {r0, pc}
    f2dc:	ldrdmi	pc, [r0], -r8
    f2e0:	tstmi	r4, #1179648	; 0x120000
    f2e4:	bvs	f432fc <blocksz@@Base+0xf1b9d4>
    f2e8:	svclt	0x00182c02
    f2ec:	eorsle	r2, r4, r0, lsl #8
    f2f0:	stmiapl	fp!, {r1, r3, r5, r6, r8, r9, fp, lr}^
    f2f4:	cmnlt	r3, fp, lsl r8
    f2f8:	ldmdavs	sl!, {r0, r3, r5, r6, r8, r9, fp, lr}
    f2fc:	stmiapl	r9!, {r3, r4, r5, r6, fp, sp, lr}^
    f300:	ldrdcc	lr, [r0, -r1]
    f304:	beq	10a1d4 <blocksz@@Base+0xe28ac>
    f308:	bleq	8a090 <blocksz@@Base+0x62768>
    f30c:	svceq	0x0001f1ba
    f310:	movweq	pc, #379	; 0x17b	; <UNPREDICTABLE>
    f314:	strtmi	sp, [r0], -sl, lsl #22
    f318:	pop	{r0, r2, ip, sp, pc}
    f31c:	strcs	r8, [r1], #-4080	; 0xfffff010
    f320:	andlt	r4, r5, r0, lsr #12
    f324:	svchi	0x00f0e8bd
    f328:			; <UNDEFINED> instruction: 0xe7d160f3
    f32c:			; <UNDEFINED> instruction: 0xf8554b5d
    f330:			; <UNDEFINED> instruction: 0xf8d99003
    f334:	blcs	1b33c <_IO_stdin_used@@Base+0x9e84>
    f338:	addshi	pc, r1, r0, asr #32
    f33c:			; <UNDEFINED> instruction: 0xf7ff68b0
    f340:			; <UNDEFINED> instruction: 0x4604fef9
    f344:			; <UNDEFINED> instruction: 0xf7fb68f0
    f348:	stccs	15, cr15, [r0], {43}	; 0x2b
    f34c:	ldmdami	r6, {r3, r4, r6, ip, lr, pc}^
    f350:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    f354:	bl	3cd324 <blocksz@@Base+0x3a59fc>
    f358:	bmi	15492d4 <blocksz@@Base+0x15219ac>
    f35c:	stmiapl	r8!, {r2, r4, r6, r8, fp, lr}
    f360:	andls	r6, r2, r2, lsl #16
    f364:	andvs	r3, r2, r1, lsl #4
    f368:	tstls	r3, r9, ror #16
    f36c:	addmi	r6, sl, #589824	; 0x90000
    f370:	bmi	1345458 <blocksz@@Base+0x131db30>
    f374:	andls	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    f378:	ldrdcs	pc, [r0], -r9
    f37c:	cmple	r7, r0, lsl #20
    f380:			; <UNDEFINED> instruction: 0xf7ff4618
    f384:			; <UNDEFINED> instruction: 0xf8d9fed7
    f388:	blcs	1b390 <_IO_stdin_used@@Base+0x9ed8>
    f38c:	ldmvs	r1!, {r0, r1, r6, r8, ip, lr, pc}^
    f390:			; <UNDEFINED> instruction: 0xf7f96830
    f394:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    f398:	blls	c38e0 <blocksz@@Base+0x9bfb8>
    f39c:			; <UNDEFINED> instruction: 0xf8d89a03
    f3a0:	ldmdavs	fp, {ip}
    f3a4:			; <UNDEFINED> instruction: 0xb1a96812
    f3a8:	svclt	0x001c429a
    f3ac:	ldmvs	r3!, {r2, r9, sl, lr}
    f3b0:			; <UNDEFINED> instruction: 0xf8d9d114
    f3b4:	ldmvs	r0!, {ip, sp}^
    f3b8:	cmple	r5, r0, lsl #22
    f3bc:	mrc2	7, 7, pc, cr0, cr11, {7}
    f3c0:	ldmdavs	r0!, {r0, r4, r5, r7, fp, sp, lr}
    f3c4:			; <UNDEFINED> instruction: 0xff36f7f6
    f3c8:	cmple	sl, r0, lsl #16
    f3cc:	bls	f5fdc <blocksz@@Base+0xce6b4>
    f3d0:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    f3d4:	svclt	0x00184293
    f3d8:	ldmvs	r3!, {sl, sp}
    f3dc:	ssatmi	r4, #1, r8, lsl #12
    f3e0:	and	fp, sl, fp, lsl r9
    f3e4:	ldrmi	r2, [r8], -r0, lsl #8
    f3e8:	stmdavs	r4, {r5, r7, r9, sl, lr}
    f3ec:	b	19cd3bc <blocksz@@Base+0x19a5a94>
    f3f0:	adcsvs	r4, r4, r0, lsr #12
    f3f4:	mvnsle	r2, r0, lsl #24
    f3f8:	movwcs	r4, #1604	; 0x644
    f3fc:			; <UNDEFINED> instruction: 0xe77760f3
    f400:	ldrdcc	pc, [r0], -r9
    f404:	bllt	e96d0 <blocksz@@Base+0xc1da8>
    f408:			; <UNDEFINED> instruction: 0xf7f66830
    f40c:	stmdacs	r0, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    f410:	strcs	sp, [r2], #-413	; 0xfffffe63
    f414:	ldmvs	r1!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    f418:	ldmvs	r3!, {r0, sp}^
    f41c:	stmvs	r9, {r1, r9, fp, ip, pc}
    f420:	ldmdavs	r2, {r0, r1, r3, r4, r7, fp, sp, lr}
    f424:	stmdbmi	r3!, {r8, ip, pc}
    f428:			; <UNDEFINED> instruction: 0xf7f24479
    f42c:	str	lr, [lr, ip, lsr #22]!
    f430:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    f434:	b	fe7cd404 <blocksz@@Base+0xfe7a5adc>
    f438:			; <UNDEFINED> instruction: 0xe7a168b3
    f43c:	strcs	r4, [r1], #-2079	; 0xfffff7e1
    f440:			; <UNDEFINED> instruction: 0xf7f24478
    f444:	ldmvs	r3!, {r3, r4, r7, r9, fp, sp, lr, pc}
    f448:	ldmvs	r3!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    f44c:	stmvs	sl, {r0, sp}
    f450:	ldmvs	fp, {r0, r1, r3, r4, r8, fp, lr}
    f454:			; <UNDEFINED> instruction: 0xf7f24479
    f458:	ldmvs	r1!, {r1, r2, r4, r8, r9, fp, sp, lr, pc}
    f45c:	ldmdami	r9, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    f460:			; <UNDEFINED> instruction: 0xf7f24478
    f464:	strb	lr, [r9, -r8, lsl #21]!
    f468:			; <UNDEFINED> instruction: 0xf8d068b3
    f46c:	andcs	ip, r1, r8
    f470:	ldmvs	fp, {r0, r2, r4, r8, fp, lr}
    f474:			; <UNDEFINED> instruction: 0xf8cd4479
    f478:			; <UNDEFINED> instruction: 0xf7f2c000
    f47c:	ldmvs	r0!, {r2, r8, r9, fp, sp, lr, pc}^
    f480:	ldmdami	r2, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    f484:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    f488:	b	1d4d458 <blocksz@@Base+0x1d25b30>
    f48c:			; <UNDEFINED> instruction: 0xe7a568b3
    f490:	andeq	r7, r1, r4, lsr fp
    f494:	andeq	r0, r0, r4, ror #2
    f498:	andeq	r0, r0, r4, ror #3
    f49c:	andeq	r0, r0, r0, ror #3
    f4a0:	andeq	r0, r0, ip, asr #2
    f4a4:	andeq	r0, r0, ip, asr r1
    f4a8:			; <UNDEFINED> instruction: 0x000055ba
    f4ac:	andeq	r0, r0, r8, lsr r1
    f4b0:	andeq	r0, r0, r0, lsr #2
    f4b4:	andeq	r5, r0, ip, lsr r4
    f4b8:	andeq	r5, r0, sl, lsl r4
    f4bc:	andeq	r5, r0, r4, asr r4
    f4c0:	ldrdeq	r5, [r0], -r4
    f4c4:	andeq	r5, r0, ip, ror #7
    f4c8:	andeq	r5, r0, r4, asr #8
    f4cc:	andeq	r5, r0, r2, ror #8
    f4d0:	svcmi	0x00f0e92d
    f4d4:			; <UNDEFINED> instruction: 0xf8df461e
    f4d8:	adcslt	r8, sp, r0, asr r6
    f4dc:			; <UNDEFINED> instruction: 0x364cf8df
    f4e0:	ldrbtmi	r4, [r8], #1559	; 0x617
    f4e4:			; <UNDEFINED> instruction: 0xf1069005
    f4e8:	andls	r0, r4, #24, 4	; 0x80000001
    f4ec:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    f4f0:	mcrrls	6, 0, r4, r6, cr13
    f4f4:			; <UNDEFINED> instruction: 0xb11cf8dd
    f4f8:	ldmdavs	fp, {r1, r2, r8, r9, ip, pc}
    f4fc:	orrslt	r9, ip, fp, lsr r3
    f500:	teqlt	r3, r4, lsl #22
    f504:	vmul.i8	d22, d20, d18
    f508:	vorr.i32	<illegal reg q9.5>, #16896	; 0x00004200
    f50c:	addsmi	r4, sl, #1207959553	; 0x48000001
    f510:	strcs	sp, [r1], #-20	; 0xffffffec
    f514:	strtmi	r9, [r0], -r6, lsl #22
    f518:	ldmdavs	fp, {r0, r1, r3, r4, r5, r9, fp, ip, pc}
    f51c:			; <UNDEFINED> instruction: 0xf040429a
    f520:	eorslt	r8, sp, pc, asr #5
    f524:	svchi	0x00f0e8bd
    f528:	rscsle	r2, r2, r0, lsl #20
    f52c:	vmul.i8	d22, d20, d18
    f530:	vorr.i32	<illegal reg q9.5>, #16896	; 0x00004200
    f534:	addsmi	r4, sl, #1207959553	; 0x48000001
    f538:	and	sp, r2, fp, ror #3
    f53c:	addsmi	r6, r3, #2670592	; 0x28c000
    f540:			; <UNDEFINED> instruction: 0xf8dfd1e7
    f544:			; <UNDEFINED> instruction: 0xf85835ec
    f548:	movwls	r3, #32771	; 0x8003
    f54c:	blcs	295c0 <blocksz@@Base+0x1c98>
    f550:	sbcshi	pc, pc, r0
    f554:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    f558:			; <UNDEFINED> instruction: 0xf8d68130
    f55c:	strtmi	r9, [r9], -r4
    f560:	strmi	r9, [r9, #2821]!	; 0xb05
    f564:			; <UNDEFINED> instruction: 0xf0006818
    f568:			; <UNDEFINED> instruction: 0xf7fc8130
    f56c:			; <UNDEFINED> instruction: 0xf8cdfd6d
    f570:	strtmi	r9, [fp], -r0
    f574:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
    f578:	andcs	r0, r1, r2, lsl #2
    f57c:	ldrne	pc, [r4, #2271]!	; 0x8df
    f580:			; <UNDEFINED> instruction: 0xf7f24479
    f584:	stmdbls	r4, {r7, r9, fp, sp, lr, pc}
    f588:			; <UNDEFINED> instruction: 0xf7fc4628
    f58c:	stccs	8, cr15, [r0], {61}	; 0x3d
    f590:	sbcshi	pc, r0, r0
    f594:	ldrtmi	r4, [r8], -r2, lsr #12
    f598:			; <UNDEFINED> instruction: 0xf7fc4631
    f59c:	strmi	pc, [r2], r7, asr #19
    f5a0:	andls	r8, r9, #800	; 0x320
    f5a4:	svceq	0x0000f1ba
    f5a8:	blx	fecc387c <blocksz@@Base+0xfec9bf54>
    f5ac:	ldmdbeq	fp, {r1, r7, r8, r9, ip, sp, lr, pc}^
    f5b0:	svclt	0x00384592
    f5b4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    f5b8:	blcs	341e8 <blocksz@@Base+0xc8c0>
    f5bc:	adcshi	pc, sp, r0, asr #32
    f5c0:			; <UNDEFINED> instruction: 0xf04f9c0a
    f5c4:	movwls	r3, #29695	; 0x73ff
    f5c8:	blcs	361f4 <blocksz@@Base+0xe8cc>
    f5cc:	ldrbmi	fp, [r3, #-3864]	; 0xfffff0e8
    f5d0:			; <UNDEFINED> instruction: 0xf8dfd10e
    f5d4:			; <UNDEFINED> instruction: 0xf10a2564
    f5d8:			; <UNDEFINED> instruction: 0xf8580330
    f5dc:	ldmdavs	r2, {r1, sp}
    f5e0:	stmdale	r5, {r0, r1, r4, r7, r9, lr}
    f5e4:	svceq	0x0000f1bb
    f5e8:	stccs	15, cr11, [r3, #-96]	; 0xffffffa0
    f5ec:	orrhi	pc, fp, r0, lsl #4
    f5f0:			; <UNDEFINED> instruction: 0xf0849a0a
    f5f4:	andsmi	r0, sl, r1, lsl #6
    f5f8:	blls	333e30 <blocksz@@Base+0x30c508>
    f5fc:	addle	r2, r9, r0, lsl #22
    f600:	blx	feef6e24 <blocksz@@Base+0xfeecf4fc>
    f604:			; <UNDEFINED> instruction: 0xf8dff38b
    f608:	cfldr32ge	mvfx1, [ip, #-208]!	; 0xffffff30
    f60c:	movwls	r0, #39259	; 0x995b
    f610:	movteq	lr, #27397	; 0x6b05
    f614:	strmi	pc, [r8, #-2271]!	; 0xfffff721
    f618:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    f61c:	bleq	fe6cbcb0 <blocksz@@Base+0xfe6a4388>
    f620:	streq	pc, [r0, #-2271]!	; 0xfffff721
    f624:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    f628:	andge	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    f62c:	andls	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    f630:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
    f634:			; <UNDEFINED> instruction: 0xf858910a
    f638:			; <UNDEFINED> instruction: 0xf8583003
    f63c:			; <UNDEFINED> instruction: 0xf8cd2002
    f640:	movwls	r8, #45108	; 0xb034
    f644:	strcc	pc, [r8, #-2271]	; 0xfffff721
    f648:	ldrbtmi	r4, [fp], #-1680	; 0xfffff970
    f64c:			; <UNDEFINED> instruction: 0xf8df9310
    f650:	ldrbtmi	r3, [fp], #-1284	; 0xfffffafc
    f654:			; <UNDEFINED> instruction: 0xf8df9312
    f658:	ldrbtmi	r3, [fp], #-1280	; 0xfffffb00
    f65c:	eors	r9, r7, r3, lsl r3
    f660:	stmdbcs	r1, {r0, r3, r5, r9, fp, sp, lr}
    f664:	sbchi	pc, sl, r0
    f668:	ldrdcs	pc, [r0], -sl
    f66c:	tstmi	r3, #114688	; 0x1c000
    f670:	svclt	0x00149b09
    f674:	andcs	r2, r0, #268435456	; 0x10000000
    f678:	svclt	0x001442b1
    f67c:			; <UNDEFINED> instruction: 0xf0032300
    f680:	andsmi	r0, sl, #67108864	; 0x4000000
    f684:	sbchi	pc, ip, r0, asr #32
    f688:	stcls	6, cr4, [r5], {33}	; 0x21
    f68c:	strtmi	r4, [r0], -sl, lsr #12
    f690:			; <UNDEFINED> instruction: 0xffc4f7fe
    f694:			; <UNDEFINED> instruction: 0xf8d89b0a
    f698:	ldmdavs	r8, {sp}
    f69c:	tstmi	r0, #11264	; 0x2c00
    f6a0:	tstmi	r8, #1769472	; 0x1b0000
    f6a4:	blls	33f2cc <blocksz@@Base+0x3179a4>
    f6a8:			; <UNDEFINED> instruction: 0xf8d9d009
    f6ac:	ldrtmi	r3, [sl], -r0
    f6b0:	strtmi	r4, [r0], -r9, lsr #12
    f6b4:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    f6b8:			; <UNDEFINED> instruction: 0xf380fab0
    f6bc:			; <UNDEFINED> instruction: 0x3e01095b
    f6c0:	svclt	0x00b42e00
    f6c4:			; <UNDEFINED> instruction: 0xf0032300
    f6c8:	blcs	102d4 <ntfs_mst_pre_write_fixup@plt+0xe784>
    f6cc:	adchi	pc, r1, r0
    f6d0:			; <UNDEFINED> instruction: 0xf83b9a04
    f6d4:	blls	222ae4 <blocksz@@Base+0x1fb1bc>
    f6d8:			; <UNDEFINED> instruction: 0xf8d91915
    f6dc:	ldmdavs	fp, {sp}
    f6e0:	stmibvs	pc!, {r0, r9, ip, sp}	; <UNPREDICTABLE>
    f6e4:	andcs	pc, r0, r9, asr #17
    f6e8:	blcs	1d3b0 <_IO_stdin_used@@Base+0xbef8>
    f6ec:			; <UNDEFINED> instruction: 0xf8dfd0bc
    f6f0:	stmdals	sp, {r2, r3, r5, r6, sl, ip}
    f6f4:	stmdavs	r9, {r0, r6, fp, ip, lr}
    f6f8:			; <UNDEFINED> instruction: 0xd1b12900
    f6fc:			; <UNDEFINED> instruction: 0x46231939
    f700:	andcs	r9, r1, r1, lsl #2
    f704:	ldmdbls	r0, {r8, r9, sl, ip, pc}
    f708:	ldmib	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f70c:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    f710:			; <UNDEFINED> instruction: 0xf8dfe7aa
    f714:			; <UNDEFINED> instruction: 0xf858342c
    f718:			; <UNDEFINED> instruction: 0xf8daa003
    f71c:	blcs	1b724 <_IO_stdin_used@@Base+0xa26c>
    f720:	svcge	0x0031f43f
    f724:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f728:	andcs	r4, r1, sl, lsr #12
    f72c:			; <UNDEFINED> instruction: 0xf7f24479
    f730:	str	lr, [r8, -sl, lsr #19]!
    f734:			; <UNDEFINED> instruction: 0xa00cf8b6
    f738:	blls	149408 <blocksz@@Base+0x121ae0>
    f73c:	stmdbeq	sl, {r0, r1, r8, r9, fp, sp, lr, pc}
    f740:			; <UNDEFINED> instruction: 0xf7fc4648
    f744:	stmdacs	r0, {r0, r2, r3, r6, fp, ip, sp, lr, pc}
    f748:	adchi	pc, r0, r0
    f74c:	ldmdavs	ip, {r3, r8, r9, fp, ip, pc}
    f750:			; <UNDEFINED> instruction: 0xf0402c00
    f754:	bmi	ffe2fa34 <blocksz@@Base+0xffe0810c>
    f758:	svcls	0x0009a915
    f75c:	stceq	0, cr15, [r0], {79}	; 0x4f
    f760:	bicsvc	pc, r0, #82837504	; 0x4f00000
    f764:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    f768:			; <UNDEFINED> instruction: 0xf8d96810
    f76c:	usatmi	lr, #1, r8
    f770:			; <UNDEFINED> instruction: 0xf10e459e
    f774:	ldmdale	r4!, {r4, r5, r9}
    f778:	svceq	0x0007f012
    f77c:	ldrbmi	sp, [r2], #-305	; 0xfffffecf
    f780:	stmdale	r8, {r1, r7, r9, lr}^
    f784:	stmdale	r6, {r1, r3, r4, r5, r7, r9, lr}^
    f788:	andsge	pc, ip, r1, lsr #16
    f78c:	svceq	0x0000f1be
    f790:			; <UNDEFINED> instruction: 0xf10ad170
    f794:	smladxls	r9, r0, sl, r0
    f798:	andsgt	pc, ip, sp, asr #17
    f79c:	blx	fe2ce020 <blocksz@@Base+0xfe2a66f8>
    f7a0:	bicsmi	r9, fp, #7168	; 0x1c00
    f7a4:	andls	r0, sl, #872	; 0x368
    f7a8:	svceq	0x0000f1ba
    f7ac:	svcge	0x000cf47f
    f7b0:	movweq	pc, #4228	; 0x1084	; <UNPREDICTABLE>
    f7b4:	andls	r4, ip, #26
    f7b8:	blmi	ff80943c <blocksz@@Base+0xff7e1b14>
    f7bc:			; <UNDEFINED> instruction: 0xf8589804
    f7c0:	ldmdavs	r9, {r0, r1, ip, sp}
    f7c4:			; <UNDEFINED> instruction: 0xff9ef7fc
    f7c8:			; <UNDEFINED> instruction: 0xf7fce6c7
    f7cc:			; <UNDEFINED> instruction: 0x462bfc3d
    f7d0:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
    f7d4:	andcs	r0, r1, r0, lsl #2
    f7d8:	ldrbtmi	r4, [r9], #-2530	; 0xfffff61e
    f7dc:	ldmdb	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f7e0:	stmibmi	r1!, {r0, r4, r6, r7, r9, sl, sp, lr, pc}^
    f7e4:			; <UNDEFINED> instruction: 0xf8cd462b
    f7e8:	andcs	sl, r1, r0
    f7ec:	smlsdxls	r9, r9, r4, r4
    f7f0:	ldrbcc	pc, [pc, ip, lsl #2]!	; <UNPREDICTABLE>
    f7f4:			; <UNDEFINED> instruction: 0xf7f29707
    f7f8:	ldrb	lr, [r1, r6, asr #18]
    f7fc:	tstls	r1, #40, 12	; 0x2800000
    f800:			; <UNDEFINED> instruction: 0xf7fc920e
    f804:	bls	3cea38 <blocksz@@Base+0x3a7110>
    f808:	stmdacs	r0, {r0, r4, r8, r9, fp, ip, pc}
    f80c:	svcge	0x002cf43f
    f810:			; <UNDEFINED> instruction: 0x4604e774
    f814:			; <UNDEFINED> instruction: 0xf109e67e
    f818:			; <UNDEFINED> instruction: 0x970933ff
    f81c:	ldr	r9, [pc, r7, lsl #6]!
    f820:			; <UNDEFINED> instruction: 0xf7f29812
    f824:	stmdavs	sl!, {r3, r5, r7, fp, sp, lr, pc}
    f828:	andls	r4, lr, #208, 22	; 0x34000
    f82c:			; <UNDEFINED> instruction: 0xf8529a0d
    f830:	stmdavs	sl!, {r0, r1, lr, pc}^
    f834:	ldrdne	pc, [r4], -ip
    f838:	ldmib	sp, {r0, r1, r2, r3, r9, ip, pc}^
    f83c:			; <UNDEFINED> instruction: 0xf8dc230e
    f840:	addmi	r0, fp, #0
    f844:	addmi	fp, r2, #8, 30
    f848:	stmdbls	sp, {r2, r3, r6, ip, lr, pc}
    f84c:	stmpl	sl, {r3, r6, r7, r9, fp, lr}
    f850:	ldmvs	r1, {r4, r7, fp, sp, lr}^
    f854:	movwcs	lr, #59869	; 0xe9dd
    f858:	svclt	0x00084299
    f85c:	mlasle	r8, r0, r2, r4
    f860:	ldrdcc	pc, [r0], -ip	; <UNPREDICTABLE>
    f864:	addsmi	r6, sl, #2785280	; 0x2a8000
    f868:	svcge	0x000ef47f
    f86c:			; <UNDEFINED> instruction: 0xf7f29813
    f870:	str	lr, [r9, -r2, lsl #17]
    f874:	blx	fe0ce0f8 <blocksz@@Base+0xfe0a67d0>
    f878:	stfeqd	f7, [r1], {12}
    f87c:	eorseq	pc, r0, #-2147483646	; 0x80000002
    f880:	teqle	ip, #144, 4
    f884:	bl	b609c <blocksz@@Base+0x8e774>
    f888:	strb	r0, [lr, -sl, lsl #18]!
    f88c:			; <UNDEFINED> instruction: 0x465249b9
    f890:	ldrbtmi	r2, [r9], #-1
    f894:	ldm	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f898:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    f89c:	cmnle	r9, r0, lsl #22
    f8a0:			; <UNDEFINED> instruction: 0xf7fc4630
    f8a4:	pkhbtmi	pc, r2, r5, lsl #16	; <UNPREDICTABLE>
    f8a8:	subsle	r2, fp, r0, lsl #16
    f8ac:	bls	12277c <blocksz@@Base+0xfae54>
    f8b0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    f8b4:	stmdbeq	r0, {r1, r8, r9, fp, sp, lr, pc}
    f8b8:	blx	fed29930 <blocksz@@Base+0xfed02008>
    f8bc:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    f8c0:	stmibmi	lr!, {r0, r3, r6, r8, r9, sl, sp, lr, pc}
    f8c4:	andcs	r4, r1, r2, asr r6
    f8c8:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    f8cc:	ldm	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f8d0:	stmiami	fp!, {r0, r6, r8, r9, sl, sp, lr, pc}
    f8d4:	eorsgt	pc, r8, sp, asr #17
    f8d8:			; <UNDEFINED> instruction: 0xf7f24478
    f8dc:			; <UNDEFINED> instruction: 0xf8dde84c
    f8e0:			; <UNDEFINED> instruction: 0xe7bdc038
    f8e4:			; <UNDEFINED> instruction: 0xf8cd48a7
    f8e8:	ldrbtmi	ip, [r8], #-68	; 0xffffffbc
    f8ec:	stmda	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f8f0:			; <UNDEFINED> instruction: 0xf8dd682b
    f8f4:	movwls	ip, #57412	; 0xe044
    f8f8:	movwls	r6, #63595	; 0xf86b
    f8fc:	strls	lr, [r9, -r5, lsr #15]
    f900:	andsls	pc, ip, sp, asr #17
    f904:	blls	14963c <blocksz@@Base+0x121d14>
    f908:	andeq	lr, sl, r2, lsr #23
    f90c:	bl	f3938 <blocksz@@Base+0xcc010>
    f910:	strmi	r0, [r3], -sl, lsl #8
    f914:			; <UNDEFINED> instruction: 0xf10169a1
    f918:	addmi	r0, r7, #48, 14	; 0xc00000
    f91c:	movwcs	fp, #4052	; 0xfd4
    f920:			; <UNDEFINED> instruction: 0xf5b72301
    f924:	svclt	0x00a83f80
    f928:	stmdacs	pc!, {r8, r9, sp}	; <UNPREDICTABLE>
    f92c:	movwcs	fp, #4052	; 0xfd4
    f930:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    f934:			; <UNDEFINED> instruction: 0xf64fbb5b
    f938:	addsmi	r7, r9, #208, 6	; 0x40000003
    f93c:	ldmibmi	r2, {r5, r8, fp, ip, lr, pc}
    f940:	ldrtmi	r4, [sl], -fp, lsr #12
    f944:	ldrbtmi	r2, [r9], #-1
    f948:	ldm	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f94c:			; <UNDEFINED> instruction: 0xf8584b8a
    f950:	ldmdavs	fp, {r0, r1, ip, sp}
    f954:	blls	29a55c <blocksz@@Base+0x272c34>
    f958:	strcs	fp, [r1], #-3846	; 0xfffff0fa
    f95c:	strcs	r2, [r0], #-768	; 0xfffffd00
    f960:	strb	r9, [sl], -ip, lsl #6
    f964:	strtmi	r4, [sl], -r9, lsl #19
    f968:	ldrbtmi	r2, [r9], #-1
    f96c:			; <UNDEFINED> instruction: 0xf7f24604
    f970:	strb	lr, [pc, #2186]	; 10202 <ntfs_mst_pre_write_fixup@plt+0xe6b2>
    f974:	ldrbmi	r4, [r1], -sl, asr #12
    f978:			; <UNDEFINED> instruction: 0xf7fe9805
    f97c:	str	pc, [pc, pc, asr #28]
    f980:	strtmi	r4, [sl], -r3, lsl #19
    f984:	ldrbtmi	r2, [r9], #-1
    f988:	ldmda	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f98c:	blhi	ffd0990c <blocksz@@Base+0xffce1fe4>
    f990:	subseq	r4, fp, r8, lsr r6
    f994:			; <UNDEFINED> instruction: 0xf0433b01
    f998:			; <UNDEFINED> instruction: 0x33290307
    f99c:	tstls	r0, #-1342177271	; 0xb0000009
    f9a0:			; <UNDEFINED> instruction: 0x960c1ad6
    f9a4:	svc	0x00f2f7f1
    f9a8:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
    f9ac:	strbmi	r4, [sl], -r1, lsr #12
    f9b0:			; <UNDEFINED> instruction: 0xf7f1900b
    f9b4:			; <UNDEFINED> instruction: 0x464bef90
    f9b8:	addsmi	r4, pc, #855638016	; 0x33000000
    f9bc:	addhi	pc, r2, r0, asr #6
    f9c0:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    f9c4:			; <UNDEFINED> instruction: 0xf0402b00
    f9c8:	bmi	1cafbf0 <blocksz@@Base+0x1c882c8>
    f9cc:	stmdbeq	r1, {r0, r2, r8, ip, sp, lr, pc}
    f9d0:	stmdbls	r5, {r0, r4, r5, r6, r8, r9, fp, lr}
    f9d4:	tstcc	r4, r9, lsl #28
    f9d8:			; <UNDEFINED> instruction: 0xf858910d
    f9dc:			; <UNDEFINED> instruction: 0xf8582002
    f9e0:			; <UNDEFINED> instruction: 0xf8cd3003
    f9e4:	ldrls	sl, [r1, #-56]	; 0xffffffc8
    f9e8:			; <UNDEFINED> instruction: 0x469a4615
    f9ec:			; <UNDEFINED> instruction: 0xf8da682a
    f9f0:	sbcmi	r1, sl, r0
    f9f4:	svclt	0x0084454a
    f9f8:			; <UNDEFINED> instruction: 0xf109464a
    f9fc:	stmdale	fp, {r0, r8, fp}
    fa00:			; <UNDEFINED> instruction: 0xf8584b66
    fa04:	ldmdavs	fp, {r0, r1, ip, sp}
    fa08:	svclt	0x00b52b02
    fa0c:	stmdbeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    fa10:	stmdbeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    fa14:	eorcs	r2, r2, #4, 4	; 0x40000000
    fa18:	blne	fef36650 <blocksz@@Base+0xfef0ed28>
    fa1c:	addsmi	r9, ip, #212992	; 0x34000
    fa20:	svclt	0x00a89805
    fa24:			; <UNDEFINED> instruction: 0xf7fc461c
    fa28:	smlaltblt	pc, r0, sp, fp	; <UNPREDICTABLE>
    fa2c:			; <UNDEFINED> instruction: 0xf1009b10
    fa30:			; <UNDEFINED> instruction: 0x46220118
    fa34:	blls	2e0aa0 <blocksz@@Base+0x2b9178>
    fa38:			; <UNDEFINED> instruction: 0xf7f11998
    fa3c:	strtmi	lr, [r6], #-3916	; 0xfffff0b4
    fa40:	lfmle	f4, 2, [r3], {183}	; 0xb7
    fa44:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
    fa48:	stmdals	fp, {r0, r4, r8, sl, fp, ip, pc}
    fa4c:	mcr2	7, 6, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    fa50:	bls	222748 <blocksz@@Base+0x1fae20>
    fa54:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fa58:			; <UNDEFINED> instruction: 0xf8d96811
    fa5c:	andcc	r2, r1, #0
    fa60:	andcs	pc, r0, r9, asr #17
    fa64:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
    fa68:	stmdbeq	r4!, {r1, r2, r9, sl, lr}^
    fa6c:	vmlacs.f16	s22, s1, s18	; <UNPREDICTABLE>
    fa70:	blmi	1083f60 <blocksz@@Base+0x105c638>
    fa74:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fa78:	blcs	29aec <blocksz@@Base+0x21c4>
    fa7c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    fa80:	ldrdcc	lr, [sl], -sp
    fa84:	svclt	0x00182c00
    fa88:	movwls	r2, #49920	; 0xc300
    fa8c:	svc	0x0016f7f1
    fa90:	bl	2c9164 <blocksz@@Base+0x2a183c>
    fa94:	tstls	r1, r7, lsl #2
    fa98:	ldrbmi	r4, [r3], -r1, asr #18
    fa9c:	andcs	r9, r1, r0, lsl #14
    faa0:			; <UNDEFINED> instruction: 0xf7f14479
    faa4:	qsub8mi	lr, sl, r0
    faa8:			; <UNDEFINED> instruction: 0x1c35493e
    faac:			; <UNDEFINED> instruction: 0xf04f9b09
    fab0:	svclt	0x00180001
    fab4:	ldrbtmi	r2, [r9], #-1281	; 0xfffffaff
    fab8:			; <UNDEFINED> instruction: 0xf7f19500
    fabc:	ldrb	lr, [r6, r4, ror #31]
    fac0:	svc	0x0020f7f1
    fac4:			; <UNDEFINED> instruction: 0xf10b9810
    fac8:	blls	24ff30 <blocksz@@Base+0x228608>
    facc:	stmdals	fp, {r0, sl, lr}
    fad0:	ldrmi	r1, [r8], #-2810	; 0xfffff506
    fad4:	mrc	7, 7, APSR_nzcv, cr14, cr1, {7}
    fad8:	ldmdbmi	r3!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    fadc:	andcs	r4, r1, sl, lsr r6
    fae0:			; <UNDEFINED> instruction: 0xf7f14479
    fae4:			; <UNDEFINED> instruction: 0xe770efd0
    fae8:			; <UNDEFINED> instruction: 0xf8dd4651
    faec:	bls	2f7b44 <blocksz@@Base+0x2d021c>
    faf0:			; <UNDEFINED> instruction: 0xf7fe4650
    faf4:	ldmdbmi	r1, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    faf8:	blmi	4e2350 <blocksz@@Base+0x4baa28>
    fafc:	andpl	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    fb00:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    fb04:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fb08:	ldmdavs	r1, {r0, r1, r3, r5, fp, sp, lr}
    fb0c:	movwmi	r6, #47154	; 0xb832
    fb10:	adcsle	r4, r5, r3, lsl r3
    fb14:	ldrdcc	pc, [r0], -r9
    fb18:	stmdbls	fp, {r1, r3, r4, r5, r9, sl, lr}
    fb1c:			; <UNDEFINED> instruction: 0xf7ff4650
    fb20:			; <UNDEFINED> instruction: 0x4604fbb7
    fb24:	svclt	0x0000e7ac
    fb28:	strdeq	r7, [r1], -sl
    fb2c:	andeq	r0, r0, r0, asr r1
    fb30:	andeq	r0, r0, ip, asr r1
    fb34:	andeq	r5, r0, r4, asr #7
    fb38:	andeq	r0, r0, ip, lsl r2
    fb3c:	andeq	r0, r0, r4, ror #2
    fb40:	andeq	r0, r0, r8, asr r1
    fb44:	andeq	r0, r0, r8, ror #3
    fb48:	andeq	r0, r0, r0, ror #3
    fb4c:	andeq	r0, r0, r4, ror #3
    fb50:	andeq	r5, r0, r2, lsl r5
    fb54:	andeq	r5, r0, r6, asr #10
    fb58:			; <UNDEFINED> instruction: 0x000055b2
    fb5c:	strdeq	r0, [r0], -r4
    fb60:	andeq	r5, r0, ip, ror r2
    fb64:	andeq	r5, r0, r2, lsr #3
    fb68:	andeq	r5, r0, r0, asr #4
    fb6c:	andeq	r0, r0, ip, lsr #2
    fb70:	andeq	r0, r0, r4, lsl #4
    fb74:	andeq	r5, r0, sl, asr #2
    fb78:	andeq	r0, r0, r8, lsl r1
    fb7c:	andeq	r5, r0, sl, ror #1
    fb80:	andeq	r5, r0, r8, lsl #6
    fb84:	andeq	r5, r0, sl, asr #5
    fb88:	andeq	r5, r0, r6, lsr #3
    fb8c:	muleq	r0, r6, r0
    fb90:	muleq	r0, r2, r1
    fb94:	andeq	r0, r0, r8, lsl #4
    fb98:	andeq	r0, r0, r4, lsl r1
    fb9c:			; <UNDEFINED> instruction: 0x000001b0
    fba0:	ldrdeq	r4, [r0], -r8
    fba4:	andeq	r5, r0, r2
    fba8:	andeq	r4, r0, r0, lsl #31
    fbac:	blcs	6a3c0 <blocksz@@Base+0x42a98>
    fbb0:	andcs	sp, r0, r1
    fbb4:			; <UNDEFINED> instruction: 0xf7fc4770
    fbb8:	svclt	0x0000bab1
    fbbc:	bmi	3227f0 <blocksz@@Base+0x2faec8>
    fbc0:	ldrlt	r4, [r0], #-1147	; 0xfffffb85
    fbc4:	svcne	0x0022589c
    fbc8:	msreq	CPSR_s, r4, lsl #2
    fbcc:	svccc	0x0004f852
    fbd0:	svclt	0x00184283
    fbd4:	andle	r2, r2, r0, lsl #22
    fbd8:			; <UNDEFINED> instruction: 0xd1f74291
    fbdc:	bne	ff02a670 <blocksz@@Base+0xff002d48>
    fbe0:	blmi	14dd5c <blocksz@@Base+0x126434>
    fbe4:			; <UNDEFINED> instruction: 0xf080fab0
    fbe8:	ldrbmi	r0, [r0, -r0, asr #18]!
    fbec:	andeq	r7, r1, ip, lsl r2
    fbf0:	andeq	r0, r0, r8, ror #2
    fbf4:	andcs	r4, r6, pc, lsl #18
    fbf8:	ldrbtmi	fp, [r9], #-1328	; 0xfffffad0
    fbfc:			; <UNDEFINED> instruction: 0xf7f1b085
    fc00:	tstlt	r0, sl, asr pc
    fc04:	andlt	r2, r5, r0
    fc08:			; <UNDEFINED> instruction: 0x4604bd30
    fc0c:	andcs	r4, r6, r1, lsl #12
    fc10:			; <UNDEFINED> instruction: 0xf7f14d09
    fc14:	stmdbmi	r9, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
    fc18:	strls	r4, [r0], #-1149	; 0xfffffb83
    fc1c:	addcs	r2, sp, #128, 6
    fc20:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    fc24:	stmdami	r6, {r0, ip, lr}
    fc28:			; <UNDEFINED> instruction: 0xf7f14478
    fc2c:	andcs	lr, r1, ip, lsl lr
    fc30:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    fc34:	andeq	r5, r0, r2, lsl r6
    fc38:	andeq	r5, r0, r4, lsl pc
    fc3c:	andeq	r5, r0, r4, lsl #30
    fc40:	andeq	r5, r0, ip, lsr #28
    fc44:	push	{r5, r8, r9, fp, lr}
    fc48:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    fc4c:	addlt	r4, r2, pc, lsl ip
    fc50:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    fc54:	cmnlt	r9, #67108864	; 0x4000000
    fc58:	strmi	r6, [r8], fp, lsl #16
    fc5c:			; <UNDEFINED> instruction: 0x4669b31b
    fc60:	ldrmi	r2, [r7], -r0, lsl #6
    fc64:			; <UNDEFINED> instruction: 0xf7f19300
    fc68:	mcrne	15, 0, lr, cr5, cr8, {1}
    fc6c:			; <UNDEFINED> instruction: 0x1c6edb13
    fc70:			; <UNDEFINED> instruction: 0xf8d842bd
    fc74:	b	13cfc7c <blocksz@@Base+0x13a8354>
    fc78:	blle	151598 <blocksz@@Base+0x129c70>
    fc7c:			; <UNDEFINED> instruction: 0xf7f14631
    fc80:	asrlt	lr, r8, #28
    fc84:	andeq	pc, r0, r8, asr #17
    fc88:	stmdbls	r0, {r1, r4, r5, r9, sl, lr}
    fc8c:	mcr	7, 1, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
    fc90:			; <UNDEFINED> instruction: 0xf7f19800
    fc94:	bls	8b4ec <blocksz@@Base+0x63bc4>
    fc98:	stmdavs	r3!, {r3, r5, r9, sl, lr}
    fc9c:			; <UNDEFINED> instruction: 0xd110429a
    fca0:	pop	{r1, ip, sp, pc}
    fca4:			; <UNDEFINED> instruction: 0xf7f181f0
    fca8:			; <UNDEFINED> instruction: 0x4605ef18
    fcac:			; <UNDEFINED> instruction: 0xf04fe7f3
    fcb0:			; <UNDEFINED> instruction: 0xe7ed35ff
    fcb4:	mcr	7, 5, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
    fcb8:	ldrbcc	pc, [pc, #79]!	; fd0f <ntfs_mst_pre_write_fixup@plt+0xe1bf>	; <UNPREDICTABLE>
    fcbc:	andvs	r2, r3, r6, lsl r3
    fcc0:			; <UNDEFINED> instruction: 0xf7f1e7e9
    fcc4:	svclt	0x0000ee20
    fcc8:	muleq	r1, r2, r1
    fccc:	andeq	r0, r0, r0, asr r1
    fcd0:	bmi	16e2a40 <blocksz@@Base+0x16bb118>
    fcd4:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    fcd8:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
    fcdc:			; <UNDEFINED> instruction: 0x2600589d
    fce0:	strls	r4, [r5], -r4, lsl #12
    fce4:			; <UNDEFINED> instruction: 0x9321682b
    fce8:	suble	r2, r1, r0, lsl #16
    fcec:	bge	1a1530 <blocksz@@Base+0x179c08>
    fcf0:	andcs	r4, r3, r1, lsl #12
    fcf4:	svc	0x001af7f1
    fcf8:	eorle	r3, r3, r1
    fcfc:	strtmi	sl, [r0], -r5, lsl #18
    fd00:	mcr	7, 0, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
    fd04:	cmple	r8, r0, lsl #16
    fd08:	ldrbeq	r9, [fp, r5, lsl #22]
    fd0c:	strcs	fp, [r1], #-3928	; 0xfffff0a8
    fd10:	svccs	0x0000d510
    fd14:	stmdbmi	fp, {r2, r5, r6, ip, lr, pc}^
    fd18:	mcrrmi	3, 4, r2, fp, cr0
    fd1c:	ldrbtmi	r2, [r9], #-760	; 0xfffffd08
    fd20:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    fd24:			; <UNDEFINED> instruction: 0xf1010400
    fd28:	stmdbmi	r8, {r2, r4}^
    fd2c:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    fd30:	ldc	7, cr15, [r8, #964]	; 0x3c4
    fd34:	strtmi	r9, [r0], -r1, lsr #20
    fd38:	addsmi	r6, sl, #2818048	; 0x2b0000
    fd3c:	eorlt	sp, r3, ip, ror r1
    fd40:	mvnshi	lr, #12386304	; 0xbd0000
    fd44:	mrc	7, 2, APSR_nzcv, cr8, cr1, {7}
    fd48:	blcs	a9d5c <blocksz@@Base+0x82434>
    fd4c:	stmdbmi	r0, {r0, r2, r4, ip, lr, pc}^
    fd50:	orrvc	pc, r0, #1325400064	; 0x4f000000
    fd54:	rsccs	r4, r2, #4128768	; 0x3f0000
    fd58:	tstls	r1, r9, ror r4
    fd5c:	ldrbtmi	r4, [r8], #-2366	; 0xfffff6c2
    fd60:	andscc	r9, r4, r2, lsl #8
    fd64:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    fd68:	ldcl	7, cr15, [ip, #-964]!	; 0xfffffc3c
    fd6c:			; <UNDEFINED> instruction: 0xe7e14634
    fd70:	mcr	7, 2, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
    fd74:	andvs	r2, r3, r6, lsl r3
    fd78:	ldmdbmi	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    fd7c:	ldmdami	r8!, {r7, r8, r9, sp}
    fd80:	ldrbtmi	r2, [r9], #-735	; 0xfffffd21
    fd84:	ldmdbmi	r7!, {r0, r8, ip, pc}
    fd88:	strls	r4, [r2], #-1144	; 0xfffffb88
    fd8c:			; <UNDEFINED> instruction: 0x96003014
    fd90:			; <UNDEFINED> instruction: 0xf7f14479
    fd94:	ldrtmi	lr, [r4], -r8, ror #26
    fd98:			; <UNDEFINED> instruction: 0xf8dfe7cc
    fd9c:	vst4.<illegal width 64>	{d24-d27}, [pc], ip
    fda0:			; <UNDEFINED> instruction: 0xf8df7380
    fda4:	rsccs	r9, r9, #200	; 0xc8
    fda8:			; <UNDEFINED> instruction: 0xf8df44f8
    fdac:	ldrbtmi	ip, [r9], #196	; 0xc4
    fdb0:	ldmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    fdb4:	strls	r4, [r2], #-1276	; 0xfffffb04
    fdb8:	strbmi	r9, [r0], -r0, lsl #12
    fdbc:			; <UNDEFINED> instruction: 0xf8cd4649
    fdc0:			; <UNDEFINED> instruction: 0xf7f1c004
    fdc4:	cmplt	pc, #80, 26	; 0x1400
    fdc8:	strbmi	r4, [r9], -sl, lsr #24
    fdcc:	strbmi	r9, [r0], -r0, lsl #12
    fdd0:	movtcs	r4, #1148	; 0x47c
    fdd4:	rsccs	r9, pc, #16777216	; 0x1000000
    fdd8:	stcl	7, cr15, [r4, #-964]	; 0xfffffc3c
    fddc:	str	r2, [r9, r1, lsl #8]!
    fde0:	orrcs	r4, r0, #9472	; 0x2500
    fde4:	rscscs	r4, r2, #592	; 0x250
    fde8:			; <UNDEFINED> instruction: 0xf8df447c
    fdec:	ldrcc	lr, [r4], #-148	; 0xffffff6c
    fdf0:			; <UNDEFINED> instruction: 0xf8df447e
    fdf4:	ldrbtmi	ip, [lr], #144	; 0x90
    fdf8:	ldrtmi	r4, [r1], -r0, lsr #12
    fdfc:			; <UNDEFINED> instruction: 0x970044fc
    fe00:	vmlsgt.f16	s28, s3, s26	; <UNPREDICTABLE>
    fe04:	stc	7, cr15, [lr, #-964]!	; 0xfffffc3c
    fe08:			; <UNDEFINED> instruction: 0x46204a1f
    fe0c:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    fe10:	andls	r9, r1, #0, 14
    fe14:	rscscs	r2, r5, #128, 6
    fe18:			; <UNDEFINED> instruction: 0xf7f1463c
    fe1c:	str	lr, [r9, r4, lsr #26]
    fe20:			; <UNDEFINED> instruction: 0x46494c1a
    fe24:	strbmi	r9, [r0], -r0, lsl #14
    fe28:	orrcs	r4, r0, #124, 8	; 0x7c000000
    fe2c:	rsccs	r9, ip, #16777216	; 0x1000000
    fe30:	ldc	7, cr15, [r8, #-964]	; 0xfffffc3c
    fe34:			; <UNDEFINED> instruction: 0xe77d463c
    fe38:	stcl	7, cr15, [r4, #-964]!	; 0xfffffc3c
    fe3c:	andeq	r7, r1, r8, lsl #2
    fe40:	andeq	r0, r0, r0, asr r1
    fe44:	andeq	r5, r0, r6, lsr sp
    fe48:	ldrdeq	r5, [r0], -r4
    fe4c:	strdeq	r5, [r0], -r6
    fe50:	andeq	r5, r0, r0, lsr #28
    fe54:	strdeq	r5, [r0], -r6
    fe58:			; <UNDEFINED> instruction: 0x00005dbe
    fe5c:	ldrdeq	r5, [r0], -r6
    fe60:	andeq	r5, r0, ip, asr #25
    fe64:	muleq	r0, r4, sp
    fe68:	andeq	r5, r0, ip, lsr #25
    fe6c:	andeq	r5, r0, r6, ror sp
    fe70:	andeq	r5, r0, r8, ror #27
    fe74:	andeq	r5, r0, r4, lsr #28
    fe78:	andeq	r5, r0, ip, ror #24
    fe7c:	andeq	r5, r0, r4, lsr sp
    fe80:	andeq	r5, r0, r6, lsl lr
    fe84:	muleq	r0, ip, sp
    fe88:	ldrdeq	r5, [r0], -r6
    fe8c:	andeq	r5, r0, r0, lsr #27
    fe90:	mvnsmi	lr, sp, lsr #18
    fe94:	addlt	r4, r4, r6, lsl #12
    fe98:			; <UNDEFINED> instruction: 0xf001b348
    fe9c:	strmi	r5, [ip], -r0, lsl #11
    fea0:			; <UNDEFINED> instruction: 0xf7ff4629
    fea4:	mvnlt	pc, r5, lsl pc	; <UNPREDICTABLE>
    fea8:	ldrtmi	r4, [r0], -r1, lsr #12
    feac:	mcr	7, 0, pc, cr14, cr1, {7}	; <UNPREDICTABLE>
    feb0:	stmdacs	r0, {r2, r9, sl, lr}
    feb4:	bhi	1103fa8 <blocksz@@Base+0x10dc680>
    feb8:	strle	r0, [pc, #-2011]	; f6e5 <ntfs_mst_pre_write_fixup@plt+0xdb95>
    febc:	ldmdbmi	r9, {r0, r2, r8, r9, ip, sp, pc}^
    fec0:	ldmdami	r9, {r9, sp}^
    fec4:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    fec8:	ldmdbmi	r8, {r0, r8, ip, pc}^
    fecc:	andls	r4, r0, #120, 8	; 0x78000000
    fed0:	vhadd.s8	d19, d0, d24
    fed4:	ldrbtmi	r1, [r9], #-569	; 0xfffffdc7
    fed8:	stcl	7, cr15, [r4], {241}	; 0xf1
    fedc:	andlt	r4, r4, r0, lsr #12
    fee0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    fee4:	strtmi	r2, [r0], -r0, lsl #8
    fee8:	pop	{r2, ip, sp, pc}
    feec:			; <UNDEFINED> instruction: 0xf7f181f0
    fef0:	ldrtmi	lr, [r4], -r4, lsl #27
    fef4:	andvs	r2, r3, r6, lsl r3
    fef8:	andlt	r4, r4, r0, lsr #12
    fefc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ff00:	orrcs	r4, r0, #1228800	; 0x12c000
    ff04:	vst2.16	{d20-d21}, [pc], fp
    ff08:	ldrbtmi	r7, [r9], #-666	; 0xfffffd66
    ff0c:	tstls	r1, sl, asr #28
    ff10:	stmdbmi	sl, {r3, r4, r5, r6, sl, lr}^
    ff14:	strls	r4, [r0, #-1150]	; 0xfffffb82
    ff18:	strls	r3, [r2], -r8, lsr #32
    ff1c:			; <UNDEFINED> instruction: 0xf7f14479
    ff20:	strtmi	lr, [r9], -r2, lsr #25
    ff24:	strtmi	r4, [ip], -r0, lsr #12
    ff28:	stc	7, cr15, [r2], #964	; 0x3c4
    ff2c:	stclmi	7, cr14, [r4, #-856]	; 0xfffffca8
    ff30:	orrvc	pc, r0, #1325400064	; 0x4f000000
    ff34:	ldrdhi	pc, [ip, -pc]
    ff38:	addvc	pc, pc, #1325400064	; 0x4f000000
    ff3c:	svcmi	0x0042447d
    ff40:	strcc	r4, [r8, #-1272]!	; 0xfffffb08
    ff44:	ldrbtmi	r9, [pc], #-0	; ff4c <ntfs_mst_pre_write_fixup@plt+0xe3fc>
    ff48:	strls	r4, [r2], -r1, asr #12
    ff4c:	strls	r4, [r1, -r8, lsr #12]
    ff50:	stc	7, cr15, [r8], {241}	; 0xf1
    ff54:	ldcl	7, cr15, [r0, #-964]	; 0xfffffc3c
    ff58:	blcs	5a9f6c <blocksz@@Base+0x582644>
    ff5c:	blcs	183fc4 <blocksz@@Base+0x15c69c>
    ff60:	blcs	83ff4 <blocksz@@Base+0x5c6cc>
    ff64:	blcs	180402c <blocksz@@Base+0x17dc704>
    ff68:	blcs	444064 <blocksz@@Base+0x41c73c>
    ff6c:	blcs	1c409c <blocksz@@Base+0x19c774>
    ff70:	bmi	dc4658 <blocksz@@Base+0xd9cd30>
    ff74:	cfmsuba32mi	mvax2, mvax4, mvfx6, mvfx1
    ff78:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    ff7c:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    ff80:	orrcs	r9, r0, #536870912	; 0x20000000
    ff84:	addsvc	pc, r5, #1325400064	; 0x4f000000
    ff88:			; <UNDEFINED> instruction: 0xf7f19601
    ff8c:	str	lr, [r5, ip, ror #24]!
    ff90:			; <UNDEFINED> instruction: 0x46414a30
    ff94:	strtmi	r9, [r8], -r2, lsl #12
    ff98:	strls	r4, [r0], #-1146	; 0xfffffb86
    ff9c:	orrcs	r9, r0, #268435456	; 0x10000000
    ffa0:	addsvc	pc, r0, #1325400064	; 0x4f000000
    ffa4:	mrrc	7, 15, pc, lr, cr1	; <UNPREDICTABLE>
    ffa8:	bmi	b09e10 <blocksz@@Base+0xae24e8>
    ffac:	cfmadda32mi	mvax2, mvax4, mvfx11, mvfx1
    ffb0:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    ffb4:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    ffb8:	orrcs	r9, r0, #536870912	; 0x20000000
    ffbc:	addsvc	pc, r1, #1325400064	; 0x4f000000
    ffc0:			; <UNDEFINED> instruction: 0xf7f19601
    ffc4:			; <UNDEFINED> instruction: 0xe789ec50
    ffc8:	strbmi	r4, [r1], -r5, lsr #20
    ffcc:	strtmi	r4, [r8], -r5, lsr #28
    ffd0:	strls	r4, [r0], #-1146	; 0xfffffb86
    ffd4:	andls	r4, r2, #2113929216	; 0x7e000000
    ffd8:	vst2.32	{d18-d21}, [pc], r0
    ffdc:			; <UNDEFINED> instruction: 0x96017292
    ffe0:	mcrr	7, 15, pc, r0, cr1	; <UNPREDICTABLE>
    ffe4:	bmi	849dd4 <blocksz@@Base+0x8224ac>
    ffe8:	cfmadda32mi	mvax2, mvax4, mvfx0, mvfx1
    ffec:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    fff0:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    fff4:	orrcs	r9, r0, #536870912	; 0x20000000
    fff8:	addsvc	pc, r3, #1325400064	; 0x4f000000
    fffc:			; <UNDEFINED> instruction: 0xf7f19601
   10000:			; <UNDEFINED> instruction: 0xe76bec32
   10004:			; <UNDEFINED> instruction: 0x46414a1a
   10008:			; <UNDEFINED> instruction: 0x46284e1a
   1000c:	strls	r4, [r0], #-1146	; 0xfffffb86
   10010:	andls	r4, r2, #2113929216	; 0x7e000000
   10014:	vst2.32	{d18-d21}, [pc], r0
   10018:			; <UNDEFINED> instruction: 0x96017294
   1001c:	stc	7, cr15, [r2], #-964	; 0xfffffc3c
   10020:	svclt	0x0000e75c
   10024:	andeq	r6, r0, r2, lsl r5
   10028:	andeq	r5, r0, r8, lsl #23
   1002c:	andeq	r5, r0, lr, asr #24
   10030:	andeq	r5, r0, lr, lsl #25
   10034:	andeq	r5, r0, r4, asr #22
   10038:	andeq	r6, r0, r4, lsr #6
   1003c:	andeq	r5, r0, r8, lsl #24
   10040:	andeq	r5, r0, r8, lsl fp
   10044:	andeq	r5, r0, r4, ror #23
   10048:	andeq	r5, r0, sl, lsl #28
   1004c:	andeq	r6, r0, sl, ror #3
   10050:	andeq	r5, r0, sl, lsl ip
   10054:	ldrdeq	r5, [r0], -r0
   10058:	andeq	r5, r0, sl, ror #28
   1005c:	andeq	r5, r0, r2, ror #23
   10060:	strdeq	r5, [r0], -r8
   10064:	andeq	r5, r0, r4, asr #23
   10068:	andeq	r5, r0, r2, asr pc
   1006c:	andeq	r5, r0, r6, lsr #23
   10070:	andeq	r5, r0, r0, lsl #24
   10074:	andeq	r5, r0, r8, lsl #23
   10078:	ldrbmi	lr, [r0, sp, lsr #18]!
   1007c:			; <UNDEFINED> instruction: 0xf381fab1
   10080:			; <UNDEFINED> instruction: 0x46914d79
   10084:	ldmdbeq	fp, {r0, r3, r4, r5, r6, r9, sl, fp, lr}^
   10088:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
   1008c:	sadd16mi	fp, sl, r4
   10090:	addlt	r2, r6, r1, lsl #4
   10094:	stmibpl	sp!, {sl, sp}
   10098:	stmdavs	fp!, {r2, sl, ip, pc}
   1009c:	cmnlt	r2, r5, lsl #6
   100a0:	stc	7, cr15, [sl], #964	; 0x3c4
   100a4:	andvs	r2, r3, r6, lsl r3
   100a8:	strtmi	r9, [r0], -r5, lsl #20
   100ac:	addsmi	r6, sl, #2818048	; 0x2b0000
   100b0:	sbcshi	pc, r7, r0, asr #32
   100b4:	pop	{r1, r2, ip, sp, pc}
   100b8:			; <UNDEFINED> instruction: 0x468887f0
   100bc:	strmi	sl, [r2], r4, lsl #18
   100c0:	ldc	7, cr15, [r8], #-964	; 0xfffffc3c
   100c4:	strmi	r2, [r6], -r0, lsl #16
   100c8:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   100cc:	blle	16e1910 <blocksz@@Base+0x16b9fe8>
   100d0:	ldc	7, cr15, [r2], {241}	; 0xf1
   100d4:	blcs	8aa0e8 <blocksz@@Base+0x8827c0>
   100d8:	stcls	0, cr13, [r4], {86}	; 0x56
   100dc:			; <UNDEFINED> instruction: 0xf0002c00
   100e0:	stmdavc	r3!, {r1, r3, r4, r7, pc}
   100e4:	svceq	0x0000f1b9
   100e8:	blcs	1384208 <blocksz@@Base+0x135c8e0>
   100ec:	ldmdble	r6!, {r0, r1, r3, r4, ip, lr, pc}^
   100f0:	eorle	r2, ip, fp, ror #22
   100f4:	blcs	1546264 <blocksz@@Base+0x151e93c>
   100f8:	blcs	1a04270 <blocksz@@Base+0x19dc948>
   100fc:	cmneq	sl, r6, ror r1
   10100:	blne	fe6d06d4 <blocksz@@Base+0xfe6a8dac>
   10104:	sbcsvs	lr, r6, #270336	; 0x42000
   10108:	andeq	lr, r7, #100352	; 0x18800
   1010c:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
   10110:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
   10114:	bl	11d6788 <blocksz@@Base+0x11aee60>
   10118:	sbcseq	r0, r9, r2, lsl #4
   1011c:	b	109046c <blocksz@@Base+0x1068b44>
   10120:			; <UNDEFINED> instruction: 0x460e7253
   10124:	cmneq	sl, r7, lsl r6
   10128:	blne	fe6d06fc <blocksz@@Base+0xfe6a8dd4>
   1012c:	sbcsvs	lr, r6, #270336	; 0x42000
   10130:	andeq	lr, r7, #100352	; 0x18800
   10134:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
   10138:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
   1013c:	bl	11d67b0 <blocksz@@Base+0x11aee88>
   10140:	sbcseq	r0, r9, r2, lsl #4
   10144:	b	1090494 <blocksz@@Base+0x1068b6c>
   10148:			; <UNDEFINED> instruction: 0x460e7253
   1014c:	cmneq	sl, r7, lsl r6
   10150:	blne	fe6d0724 <blocksz@@Base+0xfe6a8dfc>
   10154:	sbcsvs	lr, r6, #270336	; 0x42000
   10158:	andeq	lr, r7, #100352	; 0x18800
   1015c:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
   10160:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
   10164:	bl	11d67d8 <blocksz@@Base+0x11aeeb0>
   10168:	sbcseq	r0, r9, r2, lsl #4
   1016c:	b	10904bc <blocksz@@Base+0x1068b94>
   10170:			; <UNDEFINED> instruction: 0x460e7253
   10174:	and	r4, r3, r7, lsl r6
   10178:	svclt	0x00182b2d
   1017c:	cmple	r9, r0, lsl #22
   10180:	stmib	r8, {r0, sl, sp}^
   10184:	str	r6, [pc, r0, lsl #14]
   10188:	strcs	r4, [r0], #-2361	; 0xfffff6c7
   1018c:	orrcs	r4, r0, #3735552	; 0x390000
   10190:	tstls	r1, r9, ror r4
   10194:	ldrbtmi	r4, [r8], #-2360	; 0xfffff6c8
   10198:	andge	pc, r8, sp, asr #17
   1019c:	rsbne	pc, r3, #64, 4
   101a0:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
   101a4:			; <UNDEFINED> instruction: 0xf7f1303c
   101a8:			; <UNDEFINED> instruction: 0xe77deb5e
   101ac:	adcsle	r2, sl, sp, ror #22
   101b0:	tstle	fp, r4, ror fp
   101b4:	cmneq	r3, sl, ror r1
   101b8:	b	109702c <blocksz@@Base+0x106f704>
   101bc:	bl	18a8d1c <blocksz@@Base+0x18813f4>
   101c0:	ldmne	fp, {r0, r1, r2, r9}^
   101c4:	ldmne	fp, {r1, r4, r6, r8, lr}^
   101c8:	ldmibne	fp, {r1, r4, r6, r8, lr}
   101cc:	andeq	lr, r2, #72704	; 0x11c00
   101d0:	ldrsbeq	r0, [r2], #9
   101d4:	subsvc	lr, r3, #270336	; 0x42000
   101d8:	ldrmi	r4, [r7], -lr, lsl #12
   101dc:	blcs	b8a020 <blocksz@@Base+0xb626f8>
   101e0:	ldmdble	r5, {r1, r2, r3, r6, r7, ip, lr, pc}
   101e4:	addle	r2, sl, r7, asr #22
   101e8:	adcsle	r2, r0, fp, asr #22
   101ec:	strcs	r4, [r0], -r3, lsr #18
   101f0:	orrcs	r4, r0, #2293760	; 0x230000
   101f4:	tstls	r1, r9, ror r4
   101f8:	ldrbtmi	r4, [r8], #-2338	; 0xfffff6de
   101fc:	vshl.s8	d25, d2, d0
   10200:	eorscc	r1, ip, r5, ror r2
   10204:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
   10208:			; <UNDEFINED> instruction: 0xf7f14634
   1020c:	strb	lr, [fp, -ip, lsr #22]
   10210:	adcsle	r2, r5, r0, lsl #22
   10214:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10218:	ldmdami	ip, {r7, r8, r9, sp}
   1021c:	adcsvc	pc, r4, #1325400064	; 0x4f000000
   10220:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   10224:	ldmdbmi	sl, {r8, lr}
   10228:	eorscc	r4, ip, r8, ror r4
   1022c:			; <UNDEFINED> instruction: 0xf7f14479
   10230:			; <UNDEFINED> instruction: 0xe739eb1a
   10234:	bl	fe922698 <blocksz@@Base+0xfe8fad70>
   10238:	ldmdami	r7, {r1, r3, sl}
   1023c:	ldrbtmi	r3, [r9], #-1025	; 0xfffffbff
   10240:	ldmdbmi	r6, {r0, r8, ip, pc}
   10244:	strls	r4, [r2], #-1144	; 0xfffffb88
   10248:			; <UNDEFINED> instruction: 0xf8cd2380
   1024c:	eorscc	sl, ip, ip
   10250:	andls	pc, r0, sp, asr #17
   10254:	adcsvc	pc, sp, #1325400064	; 0x4f000000
   10258:			; <UNDEFINED> instruction: 0x464c4479
   1025c:	bl	ce228 <blocksz@@Base+0xa6900>
   10260:			; <UNDEFINED> instruction: 0xf7f1e722
   10264:	svclt	0x0000eb50
   10268:	andeq	r6, r1, r4, asr sp
   1026c:	andeq	r0, r0, r0, asr r1
   10270:	muleq	r0, r0, r2
   10274:			; <UNDEFINED> instruction: 0x000058be
   10278:	andeq	r5, r0, r2, lsl #19
   1027c:	andeq	r6, r0, r4, ror r2
   10280:	andeq	r5, r0, sl, asr r8
   10284:	andeq	r5, r0, lr, lsl r9
   10288:	andeq	r6, r0, r4, lsl r2
   1028c:	andeq	r5, r0, ip, lsr #16
   10290:	strdeq	r5, [r0], -r8
   10294:	andeq	r6, r0, sl, asr r2
   10298:	andeq	r5, r0, r0, lsl r8
   1029c:	andeq	r5, r0, ip, asr #17
   102a0:	mvnsmi	lr, #737280	; 0xb4000
   102a4:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
   102a8:	ldrmi	r4, [r8], r9, lsr #26
   102ac:	stmdbeq	r4!, {r0, r3, r5, r9, sl, fp, lr}^
   102b0:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
   102b4:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   102b8:	stmdacs	r0, {r0, r1, r2, r7, ip, sp, pc}
   102bc:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   102c0:	stmdavs	fp!, {r0, r2, r3, r5, r7, r8, fp, ip, lr}
   102c4:	bllt	1934ee0 <blocksz@@Base+0x190d5b8>
   102c8:	smlawbcs	sp, r9, r6, r4
   102cc:	ldrmi	r4, [r7], -r6, lsl #12
   102d0:	bl	fe04e29c <blocksz@@Base+0xfe026974>
   102d4:	strmi	r4, [r4], -r6, lsl #5
   102d8:	ldrtmi	sp, [r0], -fp
   102dc:	strbtmi	r4, [r9], -r2, asr #12
   102e0:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   102e4:	stmdblt	r4, {r3, r4, r8, r9, ip, sp, pc}^
   102e8:	andne	lr, r0, #3620864	; 0x374000
   102ec:	ldrmi	r4, [r0], -ip, lsl #12
   102f0:	andcs	lr, r0, #10
   102f4:	stmib	sp, {r8, r9, sp}^
   102f8:	stmdavc	r3!, {r8, r9, sp}^
   102fc:	stmdbls	r0, {r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}
   10300:	strmi	pc, [r0], #-111	; 0xffffff91
   10304:	andcs	r9, r0, r1, lsl #20
   10308:	stmib	r9, {r0, r8, r9, sp}^
   1030c:	stmib	r7, {r9, ip}^
   10310:	bls	160318 <blocksz@@Base+0x1389f0>
   10314:	stmdavs	fp!, {r3, r4, r9, sl, lr}
   10318:			; <UNDEFINED> instruction: 0xd116429a
   1031c:	pop	{r0, r1, r2, ip, sp, pc}
   10320:			; <UNDEFINED> instruction: 0xf7f183f0
   10324:	andscs	lr, r6, #108544	; 0x1a800
   10328:	andvs	r2, r2, r0, lsl #6
   1032c:	movwcs	lr, #2033	; 0x7f1
   10330:	strbmi	lr, [r2], -pc, ror #15
   10334:	stmdbge	r2, {r5, r6, sl, fp, ip}
   10338:	mrc2	7, 4, pc, cr14, cr15, {7}
   1033c:	rscsle	r2, r6, r0, lsl #16
   10340:	andne	lr, r0, #3620864	; 0x374000
   10344:	ldrdmi	lr, [r2], -sp
   10348:			; <UNDEFINED> instruction: 0xf7f1e7de
   1034c:	svclt	0x0000eadc
   10350:	andeq	r6, r1, ip, lsr #22
   10354:	andeq	r0, r0, r0, asr r1
   10358:			; <UNDEFINED> instruction: 0x460cb5f0
   1035c:	orrlt	fp, r9, r7, lsl #1
   10360:	strcs	r2, [r0], -r0, lsl #10
   10364:	smlabtpl	r3, sp, r9, lr
   10368:	strtmi	r2, [fp], -r0, lsl #14
   1036c:	strtmi	r9, [sl], -r2, lsl #10
   10370:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
   10374:			; <UNDEFINED> instruction: 0xf7f16700
   10378:	ldmdblt	r0, {r1, r6, r7, r8, r9, fp, sp, lr, pc}^
   1037c:	strtmi	r6, [r0], -r4, ror #16
   10380:	ldcllt	0, cr11, [r0, #28]!
   10384:	bl	e4e350 <blocksz@@Base+0xe26a28>
   10388:	andvs	r2, r3, r6, lsl r3
   1038c:	andlt	r4, r7, r0, lsr #12
   10390:			; <UNDEFINED> instruction: 0x462cbdf0
   10394:	andlt	r4, r7, r0, lsr #12
   10398:	svclt	0x0000bdf0
   1039c:	addlt	fp, r2, r0, ror r5
   103a0:	strmi	fp, [r6], -r1, lsl #3
   103a4:			; <UNDEFINED> instruction: 0xf7f12000
   103a8:			; <UNDEFINED> instruction: 0x4604ebb0
   103ac:			; <UNDEFINED> instruction: 0x4630b190
   103b0:			; <UNDEFINED> instruction: 0xf7ff4621
   103b4:			; <UNDEFINED> instruction: 0x4605ffd1
   103b8:			; <UNDEFINED> instruction: 0xf7f14620
   103bc:			; <UNDEFINED> instruction: 0x4628eb12
   103c0:	ldcllt	0, cr11, [r0, #-8]!
   103c4:			; <UNDEFINED> instruction: 0xf7f1460d
   103c8:	tstcs	r6, #24, 22	; 0x6000
   103cc:	strtmi	r6, [r8], -r3
   103d0:	ldcllt	0, cr11, [r0, #-8]!
   103d4:	orrcs	r4, r0, #114688	; 0x1c000
   103d8:	vadd.i8	d20, d0, d7
   103dc:	ldrbtmi	r1, [r9], #-753	; 0xfffffd0f
   103e0:	stmdbmi	r6, {r0, r8, ip, pc}
   103e4:	strls	r4, [r0], #-1144	; 0xfffffb88
   103e8:	ldrbtmi	r3, [r9], #-80	; 0xffffffb0
   103ec:			; <UNDEFINED> instruction: 0xf7f14625
   103f0:			; <UNDEFINED> instruction: 0xe7e4ea3a
   103f4:	ldrdeq	r6, [r0], -r2
   103f8:	andeq	r5, r0, r0, ror r6
   103fc:	andeq	r5, r0, sl, lsr r7
   10400:	push	{r0, r2, r4, r7, r8, r9, fp, lr}
   10404:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   10408:	umlallt	r4, r7, r4, ip
   1040c:	blx	fec74c4c <blocksz@@Base+0xfec4d324>
   10410:	smlabbls	sp, r1, r2, pc	; <UNPREDICTABLE>
   10414:	ldmdbeq	r2, {r0, r1, r3, r4, r8, fp, ip, lr}^
   10418:	svclt	0x00142800
   1041c:	strcs	r4, [r1], #-1556	; 0xfffff9ec
   10420:	ldmdavs	fp, {r2, r3, r8, r9, ip, pc}
   10424:	cmnlt	r4, r5, lsr #6
   10428:	b	ff9ce3f4 <blocksz@@Base+0xff9a6acc>
   1042c:	tstcs	r6, #0, 8
   10430:	blls	328444 <blocksz@@Base+0x300b1c>
   10434:	bls	961cbc <blocksz@@Base+0x93a394>
   10438:	addsmi	r6, sl, #1769472	; 0x1b0000
   1043c:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
   10440:	pop	{r0, r1, r2, r5, ip, sp, pc}
   10444:			; <UNDEFINED> instruction: 0x46838ff0
   10448:	blge	42a750 <blocksz@@Base+0x402e28>
   1044c:	subscs	r4, r4, #132, 26	; 0x2100
   10450:	andls	r4, fp, r1, lsr #12
   10454:			; <UNDEFINED> instruction: 0x461e4618
   10458:	ldrbtmi	r9, [sp], #-783	; 0xfffffcf1
   1045c:			; <UNDEFINED> instruction: 0xf7f19505
   10460:	blmi	fe04b010 <blocksz@@Base+0xfe0236e8>
   10464:	strtmi	r4, [r2], r0, lsl #21
   10468:			; <UNDEFINED> instruction: 0xf04f447b
   1046c:	ldrbtmi	r0, [sl], #-2309	; 0xfffff6fb
   10470:	andls	r9, r7, #167772160	; 0xa000000
   10474:	rsbeq	pc, r8, #-1073741824	; 0xc0000000
   10478:	tstcs	r0, r6, lsl #4
   1047c:			; <UNDEFINED> instruction: 0xf7f14658
   10480:	strmi	lr, [r0], r4, asr #22
   10484:			; <UNDEFINED> instruction: 0xf0002800
   10488:			; <UNDEFINED> instruction: 0x270480d4
   1048c:	stmdbls	r4, {r2, ip, pc}
   10490:			; <UNDEFINED> instruction: 0xf7ff2030
   10494:	movwlt	pc, #3937	; 0xf61	; <UNPREDICTABLE>
   10498:	strmi	r8, [r4], #-2692	; 0xfffff57c
   1049c:	umaalpl	pc, r1, r4, r8	; <UNPREDICTABLE>
   104a0:	lfmle	f4, 2, [r4], #756	; 0x2f4
   104a4:			; <UNDEFINED> instruction: 0xf8d46830
   104a8:			; <UNDEFINED> instruction: 0xf8d49000
   104ac:	tstlt	r8, r4
   104b0:	b	14e47c <blocksz@@Base+0x126b54>
   104b4:	eorsvs	r2, r3, r0, lsl #6
   104b8:	ldrtmi	r2, [r2], -r0, lsl #6
   104bc:	umaalne	pc, r0, r4, r8	; <UNPREDICTABLE>
   104c0:	subeq	pc, r2, r4, lsl #2
   104c4:	b	174e490 <blocksz@@Base+0x1726b68>
   104c8:	blle	eda4d0 <blocksz@@Base+0xeb2ba8>
   104cc:	stmdbls	r4, {r0, r1, r2, r3, r5, r9, sl, lr}
   104d0:			; <UNDEFINED> instruction: 0xf7ff2030
   104d4:	stmdacs	r0, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   104d8:			; <UNDEFINED> instruction: 0xf8ddd1de
   104dc:			; <UNDEFINED> instruction: 0x46408010
   104e0:	b	1fce4ac <blocksz@@Base+0x1fa6b84>
   104e4:	tstlt	r3, sl, lsl #22
   104e8:			; <UNDEFINED> instruction: 0xf7f14658
   104ec:	blx	80b06c <blocksz@@Base+0x7e3744>
   104f0:			; <UNDEFINED> instruction: 0xf8cdf38a
   104f4:	movwls	r9, #36896	; 0x9020
   104f8:	strcc	lr, [r8], #-2525	; 0xfffff623
   104fc:	svclt	0x00082c00
   10500:	subsle	r2, r5, r5, lsl #22
   10504:	ldrbmi	r4, [r3], -sl, asr #12
   10508:			; <UNDEFINED> instruction: 0xf7f1980b
   1050c:	strmi	lr, [r3], r4, lsl #22
   10510:	eorsle	r2, fp, r0, lsl #16
   10514:	strcc	r9, [r4], -sl, lsl #22
   10518:	movwls	r3, #41729	; 0xa301
   1051c:			; <UNDEFINED> instruction: 0xd1ac2b14
   10520:	strcs	r4, [r0], #-2386	; 0xfffff6ae
   10524:	orrcs	r9, r0, #40960	; 0xa000
   10528:	ldrbtmi	r4, [r9], #-2129	; 0xfffff7af
   1052c:	ldmdbmi	r1, {r0, r8, ip, pc}^
   10530:	andls	r4, r2, #120, 8	; 0x78000000
   10534:	vhadd.s8	<illegal reg q9.5>, q0, q12
   10538:	strls	r2, [r0], #-609	; 0xfffffd9f
   1053c:			; <UNDEFINED> instruction: 0xf7f14479
   10540:			; <UNDEFINED> instruction: 0xe776e992
   10544:	andcs	r9, r0, #7168	; 0x1c00
   10548:	ldrdne	lr, [r5], -sp
   1054c:	vst1.8	{d25-d28}, [pc], r0
   10550:	movwls	r7, #4624	; 0x1210
   10554:			; <UNDEFINED> instruction: 0xf7f12380
   10558:	andscs	lr, lr, r6, lsl #19
   1055c:	stmib	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10560:	stmdacs	r0, {r2, r9, sl, lr}
   10564:	svcge	0x0065f43f
   10568:	stmdavc	r0, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1056c:	mvnscc	pc, #79	; 0x4f
   10570:	ldrdgt	pc, [r4, -pc]
   10574:	tstcs	lr, r1, lsl #4
   10578:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
   1057c:			; <UNDEFINED> instruction: 0xf8cd7802
   10580:	strtmi	ip, [pc], -r0
   10584:	b	ff7ce550 <blocksz@@Base+0xff7a6c28>
   10588:			; <UNDEFINED> instruction: 0xe7a06034
   1058c:	orrcs	r4, r0, #966656	; 0xec000
   10590:	strmi	lr, [r8, #-2525]	; 0xfffff623
   10594:	subscs	pc, sl, #64, 4
   10598:	ldrbtmi	r4, [r9], #-2105	; 0xfffff7c7
   1059c:	smlabtlt	r0, sp, r9, lr
   105a0:	ldrbtmi	r4, [r8], #-2360	; 0xfffff6c8
   105a4:	strmi	lr, [r2, #-2509]	; 0xfffff633
   105a8:	ldrbtmi	r3, [r9], #-104	; 0xffffff98
   105ac:	ldmdb	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   105b0:	ldrsbhi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   105b4:	strcs	sl, [r0, -r4, lsr #28]
   105b8:	stmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   105bc:	ldmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
   105c0:			; <UNDEFINED> instruction: 0xf8cdba0e
   105c4:			; <UNDEFINED> instruction: 0xf8dd8010
   105c8:	and	r8, r0, r4, lsr r0
   105cc:	ldrtmi	r4, [r4], -r6, lsr #12
   105d0:	stmdbcc	r4, {r2, r4, r6, fp, ip, sp, lr, pc}
   105d4:	bls	13cbe8 <blocksz@@Base+0x1152c0>
   105d8:	streq	lr, [r7, #-2987]	; 0xfffff455
   105dc:	movwls	lr, #6605	; 0x19cd
   105e0:	andeq	lr, r7, r8, lsl #22
   105e4:	mvnscc	pc, #79	; 0x4f
   105e8:	andls	r4, r0, #42991616	; 0x2900000
   105ec:			; <UNDEFINED> instruction: 0xf7f12201
   105f0:	addmi	lr, r5, #696320	; 0xaa000
   105f4:	strmi	sp, [r7], #-3341	; 0xfffff2f3
   105f8:	mvnle	r4, r6, asr r5
   105fc:	stcge	13, cr9, [pc], {15}
   10600:			; <UNDEFINED> instruction: 0xf854354c
   10604:			; <UNDEFINED> instruction: 0xf7f10f04
   10608:	adcmi	lr, r5, #1474560	; 0x168000
   1060c:	strcs	sp, [r1], #-505	; 0xfffffe07
   10610:	ldmdbmi	lr, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
   10614:	ldmdami	lr, {r9, sp}
   10618:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
   1061c:	ldmdbmi	sp, {r0, r8, ip, pc}
   10620:	andls	r4, r0, #120, 8	; 0x78000000
   10624:	vst4.16	{d19-d22}, [pc :128], r8
   10628:	ldrbtmi	r7, [r9], #-539	; 0xfffffde5
   1062c:	ldmdb	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10630:	ldmdbmi	r9, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10634:	ldmdami	r9, {r7, r8, r9, sp}
   10638:	eorcs	pc, r6, #64, 4
   1063c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   10640:	ldmdbmi	r7, {r8, pc}
   10644:	rsbcc	r4, r8, r8, ror r4
   10648:	ldrbtmi	r4, [r9], #-1604	; 0xfffff9bc
   1064c:	stmdb	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10650:			; <UNDEFINED> instruction: 0xf7f1e6ef
   10654:	svclt	0x0000e958
   10658:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   1065c:	andeq	r0, r0, r0, asr r1
   10660:	andeq	r5, r0, sl, asr #13
   10664:	andeq	r5, r0, ip, ror #11
   10668:	andeq	r6, r0, r6, rrx
   1066c:	andeq	r6, r0, r6, lsr #32
   10670:	andeq	r5, r0, r4, lsr #10
   10674:	andeq	r5, r0, r8, ror #11
   10678:	andeq	r5, r0, ip, lsl #31
   1067c:	andeq	r5, r0, r6, ror pc
   10680:			; <UNDEFINED> instruction: 0x000054b2
   10684:	andeq	r5, r0, sl, ror r5
   10688:	andeq	r5, r0, r0, ror pc
   1068c:	andeq	r5, r0, sl, lsl pc
   10690:	andeq	r5, r0, r4, lsr r4
   10694:	strdeq	r5, [r0], -sl
   10698:	andeq	r5, r0, r4, ror lr
   1069c:	andeq	r5, r0, r0, lsl r4
   106a0:	ldrdeq	r5, [r0], -sl
   106a4:	mvnsmi	lr, #737280	; 0xb4000
   106a8:	mrrcmi	6, 1, r4, lr, cr14
   106ac:			; <UNDEFINED> instruction: 0xf382fab2
   106b0:	addlt	r4, r7, sp, asr sp
   106b4:	ldmdbeq	fp, {r2, r3, r4, r5, r6, sl, lr}^
   106b8:	stmdbcs	r0, {r0, r2, r5, r6, r8, fp, ip, lr}
   106bc:	sadd16mi	fp, ip, r4
   106c0:	stmdavs	fp!, {r0, sl, sp}
   106c4:	cmnlt	r4, r5, lsl #6
   106c8:	ldmib	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   106cc:	andvs	r2, r3, r6, lsl r3
   106d0:	andcs	r9, r0, r5, lsl #20
   106d4:	addsmi	r6, sl, #2818048	; 0x2b0000
   106d8:	adchi	pc, r2, r0, asr #32
   106dc:	pop	{r0, r1, r2, ip, sp, pc}
   106e0:			; <UNDEFINED> instruction: 0x468883f0
   106e4:	ldrmi	r6, [r7], -r9, lsl #16
   106e8:	ldm	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   106ec:	stmdacs	r0, {r0, r7, r9, sl, lr}
   106f0:	orrcs	sp, r0, r9, asr #32
   106f4:			; <UNDEFINED> instruction: 0xf7f19404
   106f8:	strtmi	lr, [r3], -r0, lsl #18
   106fc:	strmi	sl, [r1], -r4, lsl #20
   10700:			; <UNDEFINED> instruction: 0xf7f14648
   10704:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
   10708:	bmi	1247468 <blocksz@@Base+0x121fb40>
   1070c:	blls	121fd8 <blocksz@@Base+0xfa6b0>
   10710:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   10714:	stmib	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10718:	adcsmi	r4, r4, #4, 12	; 0x400000
   1071c:			; <UNDEFINED> instruction: 0xf898da5b
   10720:	stmdbcs	r0, {r0, r3, ip}
   10724:			; <UNDEFINED> instruction: 0xf04fd0d4
   10728:			; <UNDEFINED> instruction: 0xf8cd0900
   1072c:			; <UNDEFINED> instruction: 0xf8b89010
   10730:	strbmi	r0, [fp], -sl
   10734:	strtmi	sl, [r7], #-2564	; 0xfffff5fc
   10738:	blne	da1840 <blocksz@@Base+0xd79f18>
   1073c:	stmdb	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10740:	blle	1621c68 <blocksz@@Base+0x15fa340>
   10744:			; <UNDEFINED> instruction: 0xf04f9904
   10748:	ldcmi	3, cr3, [r9], #-1020	; 0xfffffc04
   1074c:	ldrtmi	r2, [r8], -r1, lsl #4
   10750:	tstls	r1, ip, ror r4
   10754:	ldrtmi	r9, [r1], -r0, lsl #8
   10758:	ldmib	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1075c:	stmdals	r4, {r2, r9, sl, lr}
   10760:	stmia	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10764:	lfmle	f4, 4, [r3], #664	; 0x298
   10768:	orrcs	r4, r0, #819200	; 0xc8000
   1076c:	vst2.8	{d20-d21}, [pc :256], r2
   10770:	ldrbtmi	r7, [r9], #-558	; 0xfffffdd2
   10774:	smlabtls	r0, sp, r9, lr
   10778:	ldrbtmi	r4, [r8], #-2352	; 0xfffff6d0
   1077c:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
   10780:	ldmda	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10784:			; <UNDEFINED> instruction: 0xf8d8e7a4
   10788:	orrcs	r4, r0, #0
   1078c:	vst2.8	{d20,d22}, [pc :128], ip
   10790:	andls	r7, r0, r6, lsr #4
   10794:	ldrbtmi	r4, [r9], #-2091	; 0xfffff7d5
   10798:	strne	lr, [r1], #-2509	; 0xfffff633
   1079c:	stmdbmi	sl!, {r0, r3, sl, sp}
   107a0:	ldrmi	r4, [r8], #-1144	; 0xfffffb88
   107a4:			; <UNDEFINED> instruction: 0xf7f14479
   107a8:	bmi	a4a928 <blocksz@@Base+0xa23000>
   107ac:			; <UNDEFINED> instruction: 0x46384631
   107b0:			; <UNDEFINED> instruction: 0xf7f1447a
   107b4:			; <UNDEFINED> instruction: 0xe7b0e934
   107b8:	orrcs	r4, r0, #606208	; 0x94000
   107bc:	vadd.i8	d20, d0, d21
   107c0:	ldrbtmi	r2, [r9], #-658	; 0xfffffd6e
   107c4:	smlabtmi	r0, sp, r9, lr
   107c8:	ldrbtmi	r4, [r8], #-2339	; 0xfffff6dd
   107cc:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
   107d0:	stmda	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   107d4:	stmdbmi	r1!, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   107d8:	stmdami	r1!, {r9, sp}
   107dc:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
   107e0:	stmdbmi	r0!, {r0, r8, ip, pc}
   107e4:	andls	r4, r0, #120, 8	; 0x78000000
   107e8:	vqshl.s8	d20, d8, d0
   107ec:	ldrbtmi	r2, [r9], #-669	; 0xfffffd63
   107f0:	ldmda	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   107f4:	ldmdbmi	ip, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   107f8:	ldmdami	ip, {r7, r8, r9, sp}
   107fc:	adccs	pc, lr, #64, 4
   10800:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   10804:	ldmdbmi	sl, {r8, ip, pc}
   10808:	ldrmi	r4, [r8], #-1144	; 0xfffffb88
   1080c:			; <UNDEFINED> instruction: 0xf7f14479
   10810:	bmi	64a8c0 <blocksz@@Base+0x622f98>
   10814:			; <UNDEFINED> instruction: 0x46384631
   10818:			; <UNDEFINED> instruction: 0xf7f1447a
   1081c:	ldrb	lr, [r7, -r0, lsl #18]
   10820:	ldmda	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10824:	andeq	r6, r1, r8, lsr #14
   10828:	andeq	r0, r0, r0, asr r1
   1082c:	andeq	r5, r0, r6, lsl #9
   10830:	andeq	r5, r0, r0, lsl #30
   10834:	andeq	r5, r0, r6, ror #29
   10838:	ldrdeq	r5, [r0], -sl
   1083c:	andeq	r5, r0, r6, lsr #7
   10840:	andeq	r5, r0, r6, lsr lr
   10844:			; <UNDEFINED> instruction: 0x000052b4
   10848:	andeq	r5, r0, r0, lsl #7
   1084c:	andeq	r5, r0, ip, lsr lr
   10850:	ldrdeq	r5, [r0], -r2
   10854:	andeq	r5, r0, sl, lsl #5
   10858:	andeq	r5, r0, r6, asr r3
   1085c:	andeq	r5, r0, sl, lsl lr
   10860:	andeq	r5, r0, r0, ror r2
   10864:	andeq	r5, r0, r6, lsr r3
   10868:	andeq	r5, r0, r8, lsl lr
   1086c:	andeq	r5, r0, ip, asr #4
   10870:	andeq	r5, r0, r8, lsl r3
   10874:	ldrdeq	r5, [r0], -r4
   10878:	blmi	ffc4ad34 <blocksz@@Base+0xffc2340c>
   1087c:	cdpmi	0, 4, cr11, cr2, cr4, {4}
   10880:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
   10884:	ldrmi	sp, [sp], -r7, rrx
   10888:	ldrmi	r4, [r4], -r0, asr #22
   1088c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10890:	ldrbmi	fp, [sl, #-3072]	; 0xfffff400
   10894:	movweq	lr, #52085	; 0xcb75
   10898:			; <UNDEFINED> instruction: 0xf640db0b
   1089c:	bl	6ed0a0 <blocksz@@Base+0x6c5778>
   108a0:			; <UNDEFINED> instruction: 0xf04f0801
   108a4:	bl	13110ac <blocksz@@Base+0x12e9784>
   108a8:	strmi	r0, [r0, #2306]!	; 0x902
   108ac:	movweq	lr, #23417	; 0x5b79
   108b0:	bmi	e07170 <blocksz@@Base+0xddf848>
   108b4:	cdpvs	3, 8, cr2, cr0, cr0, {0}
   108b8:	ldmpl	r2!, {r7, r8, sp}
   108bc:	stmia	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   108c0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   108c4:	blmi	d04a04 <blocksz@@Base+0xcdd0dc>
   108c8:	andvc	pc, r0, #1325400064	; 0x4f000000
   108cc:			; <UNDEFINED> instruction: 0x270021ff
   108d0:	vst3.16	{d20-d22}, [pc :256], fp
   108d4:			; <UNDEFINED> instruction: 0xf04f7800
   108d8:	ldrmi	r0, [r8], -r0, lsl #18
   108dc:	stmia	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   108e0:	vld2.8	{d4,d6}, [r4 :128]!
   108e4:			; <UNDEFINED> instruction: 0x463b6c7f
   108e8:	stceq	0, cr15, [pc], {44}	; 0x2c
   108ec:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   108f0:	b	13f2cf8 <blocksz@@Base+0x13cb3d0>
   108f4:	ldrdls	r0, [r2], -ip
   108f8:	stmib	r1, {r4, r5, r9, sl, lr}^
   108fc:			; <UNDEFINED> instruction: 0xf7f1c700
   10900:	stmdacs	r0, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
   10904:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   10908:			; <UNDEFINED> instruction: 0x4630db10
   1090c:	stmda	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10910:	vmlsl.u8	q10, d4, d18
   10914:	movwcs	r0, #4552	; 0x11c8
   10918:	streq	pc, [r7], #-4
   1091c:	adcmi	r4, r3, sl, ror r4
   10920:	andsmi	r5, ip, r4, asr ip
   10924:	andlt	r4, r4, r0, lsr #12
   10928:	blhi	ffc4ac24 <blocksz@@Base+0xffc232fc>
   1092c:	vst2.8	{d20,d22}, [pc :64], ip
   10930:	ldmdami	ip, {r7, r8, r9, ip, sp, lr}
   10934:	rsccs	pc, pc, #64, 4
   10938:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1093c:	ldmdbmi	sl, {r8, ip, sp, lr}
   10940:	addscc	r4, r4, r8, ror r4
   10944:	ldrbtcc	pc, [pc], #79	; 1094c <ntfs_mst_pre_write_fixup@plt+0xedfc>	; <UNPREDICTABLE>
   10948:			; <UNDEFINED> instruction: 0xf7f04479
   1094c:	ldrtmi	lr, [r0], -ip, lsl #31
   10950:	stmda	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10954:			; <UNDEFINED> instruction: 0xf7f1e7e6
   10958:			; <UNDEFINED> instruction: 0xf04fe850
   1095c:	tstcs	r6, #-16777216	; 0xff000000
   10960:	ldrb	r6, [pc, r3]
   10964:	vst2.8	{d20,d22}, [pc :64], r1
   10968:	ldmdami	r1, {r7, r8, r9, ip, sp, lr}
   1096c:	rsccs	pc, r5, #64, 4
   10970:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   10974:	stmdbmi	pc, {r8, sp, lr}	; <UNPREDICTABLE>
   10978:	addscc	r4, r4, r8, ror r4
   1097c:	ldrbtcc	pc, [pc], #79	; 10984 <ntfs_mst_pre_write_fixup@plt+0xee34>	; <UNPREDICTABLE>
   10980:			; <UNDEFINED> instruction: 0xf7f04479
   10984:			; <UNDEFINED> instruction: 0xe7cdef70
   10988:	andeq	r6, r1, ip, asr r5
   1098c:	andeq	r6, r1, r8, lsr #15
   10990:	andeq	r0, r0, r4, lsr r1
   10994:			; <UNDEFINED> instruction: 0x000168b8
   10998:	andeq	r6, r1, r8, asr #14
   1099c:	andeq	r6, r1, ip, ror #16
   109a0:	andeq	r5, r0, r8, asr sp
   109a4:	andeq	r5, r0, r4, lsl r1
   109a8:	ldrdeq	r5, [r0], -ip
   109ac:	andeq	r5, r0, r8, lsl #26
   109b0:	ldrdeq	r5, [r0], -ip
   109b4:	andeq	r5, r0, r4, lsr #3
   109b8:	mvnsmi	lr, #737280	; 0xb4000
   109bc:	stmdacs	r0, {r0, r2, r7, ip, sp, pc}
   109c0:			; <UNDEFINED> instruction: 0x4614d05a
   109c4:	addslt	r4, r9, #48, 20	; 0x30000
   109c8:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   109cc:	stmdbhi	r2, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
   109d0:	bl	1c61ee8 <blocksz@@Base+0x1c3a5c0>
   109d4:	blle	6d1600 <blocksz@@Base+0x6a9cd8>
   109d8:	ldclvc	6, cr15, [pc], #256	; 10ae0 <ntfs_mst_pre_write_fixup@plt+0xef90>
   109dc:			; <UNDEFINED> instruction: 0x060ceb18
   109e0:	andeq	pc, r0, #79	; 0x4f
   109e4:	streq	lr, [r2, -r9, asr #22]
   109e8:	bl	1de1488 <blocksz@@Base+0x1db9b60>
   109ec:	blle	3d15f8 <blocksz@@Base+0x3a9cd0>
   109f0:			; <UNDEFINED> instruction: 0xf3c44b26
   109f4:	andcs	r0, r1, #200, 2	; 0x32
   109f8:	streq	pc, [r7], #-4
   109fc:	adcmi	r4, r2, fp, ror r4
   10a00:			; <UNDEFINED> instruction: 0xf893440b
   10a04:	andsmi	r4, r4, r0, lsl #4
   10a08:	andlt	r4, r5, r0, lsr #12
   10a0c:	mvnshi	lr, #12386304	; 0xbd0000
   10a10:			; <UNDEFINED> instruction: 0xf44f4b1f
   10a14:	mrscs	r7, R8_usr
   10a18:	ldrbvs	pc, [pc, -r4, lsr #8]!	; <UNPREDICTABLE>
   10a1c:			; <UNDEFINED> instruction: 0x460e447b
   10a20:			; <UNDEFINED> instruction: 0xf0274413
   10a24:	ldrmi	r0, [r8], -pc, lsl #14
   10a28:	stmda	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10a2c:	vst2.8	{d20,d22}, [pc :64], r9
   10a30:	movwcs	r7, #512	; 0x200
   10a34:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   10a38:	ldrtmi	r2, [r3], -r0, lsl #6
   10a3c:	strdls	r0, [r2], -sl
   10a40:	strvc	lr, [r2], -r1, asr #19
   10a44:	ldrdeq	pc, [r0], r5
   10a48:	svc	0x00d0f7f0
   10a4c:			; <UNDEFINED> instruction: 0xf1712800
   10a50:	ble	ff351658 <blocksz@@Base+0xff329d30>
   10a54:	vst2.8	{d20,d22}, [pc :64], r0
   10a58:	ldmdami	r0, {r7, r8, r9, ip, sp, lr}
   10a5c:	eorcc	pc, r9, #64, 4
   10a60:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   10a64:	stmdbmi	lr, {r8, sp, lr}
   10a68:	adccc	r4, ip, r8, ror r4
   10a6c:	ldrbtcc	pc, [pc], #79	; 10a74 <ntfs_mst_pre_write_fixup@plt+0xef24>	; <UNPREDICTABLE>
   10a70:			; <UNDEFINED> instruction: 0xf7f04479
   10a74:			; <UNDEFINED> instruction: 0xe7c7eef8
   10a78:	svc	0x00bef7f0
   10a7c:	ldrbtcc	pc, [pc], #79	; 10a84 <ntfs_mst_pre_write_fixup@plt+0xef34>	; <UNPREDICTABLE>
   10a80:	andvs	r2, r3, r6, lsl r3
   10a84:	svclt	0x0000e7c0
   10a88:	andeq	r6, r1, sl, ror #12
   10a8c:	andeq	r6, r1, ip, lsl #15
   10a90:	andeq	r6, r1, ip, ror #14
   10a94:	andeq	r6, r1, r0, lsl #12
   10a98:	andeq	r5, r0, r8, asr #24
   10a9c:	andeq	r4, r0, ip, ror #31
   10aa0:	strheq	r5, [r0], -r4
   10aa4:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   10aa8:	stmiavs	r4, {r0, r3, r6, ip, lr, pc}^
   10aac:	suble	r2, r2, r0, lsl #24
   10ab0:	movwcs	lr, #2512	; 0x9d0
   10ab4:	svclt	0x00082b00
   10ab8:	teqle	r9, #45056	; 0xb000
   10abc:	blcs	2fb58 <blocksz@@Base+0x8230>
   10ac0:	bcs	3006e8 <blocksz@@Base+0x2d8dc0>
   10ac4:	streq	pc, [r3, #-421]	; 0xfffffe5b
   10ac8:			; <UNDEFINED> instruction: 0xf585fab5
   10acc:	movwcs	fp, #3864	; 0xf18
   10ad0:	ldrbne	lr, [r5, #-2639]	; 0xfffff5b1
   10ad4:	strtmi	fp, [fp], -r8, lsl #30
   10ad8:	stmvs	r1, {r0, r1, r4, r6, r8, r9, fp, ip, sp, pc}
   10adc:	bvs	2bd068 <blocksz@@Base+0x295740>
   10ae0:	b	14ab414 <blocksz@@Base+0x1483aec>
   10ae4:	andle	r0, r7, r3
   10ae8:	svccs	0x0000b29f
   10aec:	bcs	300714 <blocksz@@Base+0x2d8dec>
   10af0:	svclt	0x0018d31e
   10af4:	ldmiblt	sp, {r8, sl, sp}^
   10af8:			; <UNDEFINED> instruction: 0xf7ff2030
   10afc:	bicslt	pc, r0, pc, asr #24
   10b00:	strmi	r8, [r8], #-2689	; 0xfffff57f
   10b04:	stmdavs	r2, {r0, r6, fp, sp, lr}
   10b08:	blcs	3d53c <blocksz@@Base+0x15c14>
   10b0c:	bcs	180724 <blocksz@@Base+0x158dfc>
   10b10:	andle	r2, lr, r0, lsl #6
   10b14:	svclt	0x00082b00
   10b18:	movwle	r2, #39435	; 0x9a0b
   10b1c:	svclt	0x000c7c22
   10b20:	movwcs	r2, #769	; 0x301
   10b24:	svclt	0x00142a03
   10b28:			; <UNDEFINED> instruction: 0xf0032300
   10b2c:	and	r0, r0, r1, lsl #6
   10b30:	ldrmi	r2, [r8], -r1, lsl #6
   10b34:			; <UNDEFINED> instruction: 0xf04fbdf8
   10b38:			; <UNDEFINED> instruction: 0x461833ff
   10b3c:			; <UNDEFINED> instruction: 0xf7f0bdf8
   10b40:			; <UNDEFINED> instruction: 0xf04fef5c
   10b44:	andscs	r3, r6, #-67108861	; 0xfc000003
   10b48:	ldrmi	r6, [r8], -r2
   10b4c:	svclt	0x0000bdf8
   10b50:	svclt	0x00004770
   10b54:			; <UNDEFINED> instruction: 0x4604b510
   10b58:	tstcs	r8, r8, ror #2
   10b5c:			; <UNDEFINED> instruction: 0xf7f02001
   10b60:			; <UNDEFINED> instruction: 0xf04fee76
   10b64:			; <UNDEFINED> instruction: 0x460331ff
   10b68:			; <UNDEFINED> instruction: 0xf04f60c4
   10b6c:	stmib	r3, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
   10b70:	ldrmi	r0, [r8], -r4, lsl #2
   10b74:			; <UNDEFINED> instruction: 0xf7f0bd10
   10b78:	strtmi	lr, [r3], -r0, asr #30
   10b7c:	andvs	r2, r2, r6, lsl r2
   10b80:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
   10b84:	ldrlt	fp, [r0, #-336]	; 0xfffffeb0
   10b88:	stmvs	r0, {r2, r9, sl, lr}
   10b8c:			; <UNDEFINED> instruction: 0xf7f0b108
   10b90:	strtmi	lr, [r0], -ip, lsl #31
   10b94:			; <UNDEFINED> instruction: 0x4010e8bd
   10b98:	mcrlt	7, 4, pc, cr14, cr0, {7}	; <UNPREDICTABLE>
   10b9c:	svclt	0x00004770
   10ba0:	svcmi	0x00f0e92d
   10ba4:			; <UNDEFINED> instruction: 0xf8dfb08f
   10ba8:	blmi	ffe71b40 <blocksz@@Base+0xffe4a218>
   10bac:			; <UNDEFINED> instruction: 0xf85844f8
   10bb0:	movwls	r3, #32771	; 0x8003
   10bb4:	movwls	r6, #55323	; 0xd81b
   10bb8:			; <UNDEFINED> instruction: 0xf0002800
   10bbc:			; <UNDEFINED> instruction: 0x460481de
   10bc0:	tstlt	r8, r0, lsl #17
   10bc4:	svc	0x0070f7f0
   10bc8:	adcvs	r2, r3, r0, lsl #6
   10bcc:	svcvs	0x00c168e0
   10bd0:	mlacc	r5, r0, r8, pc	; <UNPREDICTABLE>
   10bd4:	ldrsbtgt	pc, [r0], -r1	; <UNPREDICTABLE>
   10bd8:	eoreq	pc, r0, #-1073741776	; 0xc0000030
   10bdc:			; <UNDEFINED> instruction: 0xf1b36b49
   10be0:	blx	b12068 <blocksz@@Base+0xaea740>
   10be4:	blx	8f3f8 <blocksz@@Base+0x67ad0>
   10be8:	svclt	0x0058f202
   10bec:			; <UNDEFINED> instruction: 0xf505fa41
   10bf0:	beq	cb520 <blocksz@@Base+0xa3bf8>
   10bf4:	blx	106b084 <blocksz@@Base+0x104375c>
   10bf8:	stmdbvs	r3!, {r0, r1, r8, r9, fp, ip, sp, lr, pc}^
   10bfc:	b	12c0964 <blocksz@@Base+0x129903c>
   10c00:	mrrcne	10, 0, r0, r6, cr5
   10c04:	streq	pc, [r0, -r3, asr #2]
   10c08:	bl	1de2168 <blocksz@@Base+0x1dba840>
   10c0c:	stmib	r4, {r0, r1, r3, r8, r9}^
   10c10:	vabdl.s8	q3, d0, d4
   10c14:	bmi	ff7f1098 <blocksz@@Base+0xff7c9770>
   10c18:	stmibmi	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   10c1c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   10c20:	ldrbtmi	r3, [r9], #-704	; 0xfffffd40
   10c24:	smlabtls	r9, r0, r3, r3
   10c28:	movwls	r9, #45578	; 0xb20a
   10c2c:	andshi	pc, ip, sp, asr #17
   10c30:			; <UNDEFINED> instruction: 0xf04f4632
   10c34:	ldrtmi	r0, [fp], -r0, lsl #18
   10c38:	andls	pc, r4, r4, asr #17
   10c3c:	mrc2	7, 5, pc, cr12, cr15, {7}
   10c40:	strmi	r1, [r5], -r2, asr #24
   10c44:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
   10c48:	stmdacs	r0, {r0, r1, r5, r6, fp, sp, lr}
   10c4c:			; <UNDEFINED> instruction: 0xf043d075
   10c50:	stmiavs	r0!, {r0, r8}^
   10c54:	ldmib	r4, {r0, r5, r6, sp, lr}^
   10c58:			; <UNDEFINED> instruction: 0xf7f02304
   10c5c:			; <UNDEFINED> instruction: 0x4601ef5c
   10c60:	stmdacs	r0, {r5, r7, sp, lr}
   10c64:	sbchi	pc, sp, r0
   10c68:	andscs	r6, r0, r1, lsl #17
   10c6c:	blx	fe5cec72 <blocksz@@Base+0xfe5a734a>
   10c70:	ldmvs	r9, {r0, r1, r5, r7, fp, sp, lr}
   10c74:	eorcs	r4, r0, r1, lsl #13
   10c78:	blx	fe44ec7e <blocksz@@Base+0xfe427356>
   10c7c:	ldmvs	r9, {r0, r1, r5, r7, fp, sp, lr}
   10c80:	addcs	r4, r0, r5, lsl #12
   10c84:	blx	fe2cec8a <blocksz@@Base+0xfe2a7362>
   10c88:			; <UNDEFINED> instruction: 0xf1b96863
   10c8c:			; <UNDEFINED> instruction: 0xf0000f00
   10c90:			; <UNDEFINED> instruction: 0xf04380b5
   10c94:	tstlt	sp, r0, asr #6
   10c98:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   10c9c:	tstlt	r8, r3, rrx
   10ca0:			; <UNDEFINED> instruction: 0xf0436863
   10ca4:	rsbvs	r0, r3, r4, lsl #6
   10ca8:	stmiavs	r0!, {r0, r1, r5, fp, sp, lr}
   10cac:	strle	r0, [r4, #-1819]!	; 0xfffff8e5
   10cb0:			; <UNDEFINED> instruction: 0xf7f02100
   10cb4:	strmi	lr, [r5], -sl, lsr #30
   10cb8:			; <UNDEFINED> instruction: 0xf0002800
   10cbc:	ldmibmi	r8!, {r0, r2, r3, r6, r8, pc}
   10cc0:	stceq	0, cr15, [r0], {79}	; 0x4f
   10cc4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10cc8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10ccc:	andcs	r4, r4, #103809024	; 0x6300000
   10cd0:	stmdbls	r7, {r1, r2, r3, r7, r9, sl, lr}
   10cd4:			; <UNDEFINED> instruction: 0xf8512090
   10cd8:	strls	r1, [r4, #-14]
   10cdc:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   10ce0:			; <UNDEFINED> instruction: 0xcc02e9cd
   10ce4:	svc	0x000af7f0
   10ce8:	stmdavs	r3!, {r3, r4, r8, fp, ip, sp, pc}^
   10cec:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   10cf0:	strtmi	r6, [r8], -r3, rrx
   10cf4:	mrc	7, 3, APSR_nzcv, cr4, cr0, {7}
   10cf8:			; <UNDEFINED> instruction: 0xf7ff68a0
   10cfc:	stmdavs	r3!, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   10d00:	cmnle	r4, r0, lsl #16
   10d04:	nopeq	{67}	; 0x43
   10d08:	stmdavs	r5!, {r0, r1, r5, r6, sp, lr}
   10d0c:	andsmi	r6, sp, r0, lsr #17
   10d10:			; <UNDEFINED> instruction: 0xf7f0d160
   10d14:	stmdacs	r0, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
   10d18:	adcshi	pc, r2, r0, asr #32
   10d1c:	ldmib	r4, {r5, r7, sp, lr}^
   10d20:	lfmne	f3, 2, [lr], {4}
   10d24:	streq	pc, [r0, -r2, asr #2]
   10d28:	bl	1de2288 <blocksz@@Base+0x1dba960>
   10d2c:	stmib	r4, {r0, r1, r3, r8, r9}^
   10d30:	vabdl.s8	q3, d0, d4
   10d34:	stmiavs	r0!, {r0, r1, r2, r3, r7, pc}^
   10d38:			; <UNDEFINED> instruction: 0xf043e77a
   10d3c:	cmncs	r0, r2, lsl #6
   10d40:	andcs	r6, r1, r3, rrx
   10d44:	stc	7, cr15, [r2, #960]	; 0x3c0
   10d48:	adcvs	r4, r0, r1, lsl #13
   10d4c:			; <UNDEFINED> instruction: 0xf0002800
   10d50:	ldmib	r4, {r0, r6, r7, pc}^
   10d54:	stmiavs	r1!, {r2, r8, r9, sp}^
   10d58:	stmib	r9, {r3, r6, r7, r8, fp, sp, lr}^
   10d5c:			; <UNDEFINED> instruction: 0xf8c92300
   10d60:			; <UNDEFINED> instruction: 0xf7f0100c
   10d64:	stmiavs	r3!, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
   10d68:	andeq	pc, r8, r9, asr #17
   10d6c:	bcs	2afdc <blocksz@@Base+0x36b4>
   10d70:	sbchi	pc, r1, r0
   10d74:	strtmi	r6, [fp], -r1, ror #17
   10d78:	bmi	fe2b6d9c <blocksz@@Base+0xfe28f474>
   10d7c:	orrcs	r9, r0, r6, lsl #2
   10d80:	stmdals	r6, {r1, r7, fp, ip, lr}
   10d84:			; <UNDEFINED> instruction: 0xf7f06f80
   10d88:			; <UNDEFINED> instruction: 0x4681ee3e
   10d8c:			; <UNDEFINED> instruction: 0xf0002800
   10d90:	ldmib	r4, {r3, r4, r5, r7, pc}^
   10d94:	stmiavs	r1!, {r0, r1, r9, ip, sp}
   10d98:			; <UNDEFINED> instruction: 0xe014f8d4
   10d9c:			; <UNDEFINED> instruction: 0xc01cf8d3
   10da0:	blx	fe8aafce <blocksz@@Base+0xfe8836a6>
   10da4:	stmib	sp, {r2, r3, r8, r9, sp}^
   10da8:	tstls	r2, r0, lsl #10
   10dac:	movwcc	pc, #60172	; 0xeb0c	; <UNPREDICTABLE>
   10db0:	mrc	7, 0, APSR_nzcv, cr12, cr0, {7}
   10db4:	ldmibvs	sl, {r0, r1, r5, r6, r7, fp, sp, lr}^
   10db8:	addsmi	r2, r0, #0, 6
   10dbc:	movweq	lr, #15217	; 0x3b71
   10dc0:	adcshi	pc, r1, r0, asr #5
   10dc4:			; <UNDEFINED> instruction: 0xf7f04648
   10dc8:	stmdavs	r3!, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   10dcc:	stmiavs	r0!, {r0, r2, r5, fp, sp, lr}
   10dd0:	addsle	r4, lr, sp, lsl r0
   10dd4:			; <UNDEFINED> instruction: 0xf580fab0
   10dd8:	blls	213394 <blocksz@@Base+0x1eba6c>
   10ddc:	bls	362684 <blocksz@@Base+0x33ad5c>
   10de0:	addsmi	r6, sl, #1769472	; 0x1b0000
   10de4:	sbcshi	pc, r0, r0, asr #32
   10de8:	pop	{r0, r1, r2, r3, ip, sp, pc}
   10dec:	stmdacs	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10df0:			; <UNDEFINED> instruction: 0xf043bf04
   10df4:	rsbvs	r0, r3, r0, lsl r3
   10df8:	str	sp, [r6, r4, lsl #3]
   10dfc:	orreq	pc, r0, #67	; 0x43
   10e00:	andls	lr, r1, r9, asr #14
   10e04:	movwls	sl, #2828	; 0xb0c
   10e08:	movwcs	lr, #18900	; 0x49d4
   10e0c:	smlattls	ip, r0, r8, r6
   10e10:	mrc	7, 1, APSR_nzcv, cr0, cr0, {7}
   10e14:	ldmiblt	r0, {r2, r7, r9, sl, lr}^
   10e18:	ldmib	r4, {r2, r3, r8, sl, fp, ip, pc}^
   10e1c:			; <UNDEFINED> instruction: 0xb1252304
   10e20:	bvs	1a6b6c8 <blocksz@@Base+0x1a43da0>
   10e24:	streq	lr, [r1, #-2640]	; 0xfffff5b0
   10e28:	ldmdbmi	pc, {r0, r6, r8, ip, lr, pc}^	; <UNPREDICTABLE>
   10e2c:	stmib	sp, {sp}^
   10e30:	orrcs	r2, r0, #134217728	; 0x8000000
   10e34:	andls	r4, r0, r9, ror r4
   10e38:	vrhadd.s8	d25, d0, d1
   10e3c:	ldmib	sp, {r0, r1, r4, r9, lr}^
   10e40:			; <UNDEFINED> instruction: 0xf7f01009
   10e44:	stmdals	ip, {r4, r8, sl, fp, sp, lr, pc}
   10e48:	ldc	7, cr15, [r8, #-960]!	; 0xfffffc40
   10e4c:	ldmib	r4, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
   10e50:	strb	r2, [sl, r4, lsl #6]!
   10e54:	ldr	r6, [sp, r0, lsr #17]!
   10e58:	ldrdeq	lr, [r4, -r4]
   10e5c:	mrrcmi	3, 8, r2, r3, cr0
   10e60:	addvs	pc, r0, #1325400064	; 0x4f000000
   10e64:	andls	pc, r0, sp, asr #17
   10e68:	smlabteq	r2, sp, r9, lr
   10e6c:	ldmdami	r0, {r2, r3, r4, r5, r6, sl, lr}^
   10e70:	ldrbtmi	r4, [r8], #-2384	; 0xfffff6b0
   10e74:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
   10e78:			; <UNDEFINED> instruction: 0xf7f030c0
   10e7c:			; <UNDEFINED> instruction: 0xe7acecf4
   10e80:	ldrdeq	lr, [r4, -r4]
   10e84:	mcrrmi	3, 8, r2, ip, cr0
   10e88:	rsbsmi	pc, r1, #64, 4
   10e8c:	stmib	sp, {r8, sl, ip, pc}^
   10e90:	ldrbtmi	r0, [ip], #-258	; 0xfffffefe
   10e94:	stmdbmi	sl, {r0, r3, r6, fp, lr}^
   10e98:	strls	r4, [r1], #-1144	; 0xfffffb88
   10e9c:	sbccc	r4, r0, r9, ror r4
   10ea0:	stcl	7, cr15, [r0], #960	; 0x3c0
   10ea4:	stc	7, cr15, [r8, #960]!	; 0x3c0
   10ea8:	rsbmi	r6, sp, #327680	; 0x50000
   10eac:	addlt	lr, r9, #39059456	; 0x2540000
   10eb0:	tstls	r5, r4, asr #26
   10eb4:	ldrbtmi	r4, [sp], #-2372	; 0xfffff6bc
   10eb8:	movwcs	lr, #10701	; 0x29cd
   10ebc:	andls	r2, r4, r0, lsl #7
   10ec0:	andsmi	pc, sl, #64, 4
   10ec4:	andgt	pc, r0, sp, asr #17
   10ec8:	stmdals	fp, {r0, r3, r4, r5, r6, sl, lr}
   10ecc:			; <UNDEFINED> instruction: 0xf7f09501
   10ed0:	ldr	lr, [r8, sl, asr #25]!
   10ed4:	orrcs	r4, r0, #999424	; 0xf4000
   10ed8:	vtst.8	d20, d0, d29
   10edc:	ldrbtmi	r4, [r9], #-588	; 0xfffffdb4
   10ee0:	ldmdbmi	ip!, {r0, r8, ip, pc}
   10ee4:	strls	r4, [r0, #-1144]	; 0xfffffb88
   10ee8:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
   10eec:	ldrbcc	pc, [pc, #79]!	; 10f43 <ntfs_mst_pre_write_fixup@plt+0xf3f3>	; <UNPREDICTABLE>
   10ef0:	ldc	7, cr15, [r8], #960	; 0x3c0
   10ef4:			; <UNDEFINED> instruction: 0x4618e771
   10ef8:	ldrbcc	pc, [pc, #79]!	; 10f4f <ntfs_mst_pre_write_fixup@plt+0xf3ff>	; <UNPREDICTABLE>
   10efc:	ldcl	7, cr15, [lr], {240}	; 0xf0
   10f00:	ldmdbmi	r5!, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   10f04:	orrvc	pc, r0, #1325400064	; 0x4f000000
   10f08:	vtst.8	d20, d0, d20
   10f0c:	ldrbtmi	r4, [r9], #-603	; 0xfffffda5
   10f10:	ldmdbmi	r3!, {r0, r8, ip, pc}
   10f14:	strls	r4, [r0, #-1144]	; 0xfffffb88
   10f18:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
   10f1c:	ldrbcc	pc, [pc, #79]!	; 10f73 <ntfs_mst_pre_write_fixup@plt+0xf423>	; <UNPREDICTABLE>
   10f20:	stc	7, cr15, [r0], #960	; 0x3c0
   10f24:	ldmib	r4, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   10f28:	vst4.8	{d16,d18,d20,d22}, [pc], r4
   10f2c:	stcmi	3, cr7, [sp], #-512	; 0xfffffe00
   10f30:	rsbmi	pc, r2, #64, 4
   10f34:			; <UNDEFINED> instruction: 0xf04f9500
   10f38:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
   10f3c:	ldrbtmi	r0, [ip], #-258	; 0xfffffefe
   10f40:	stmdbmi	sl!, {r0, r3, r5, fp, lr}
   10f44:	strls	r4, [r1], #-1144	; 0xfffffb88
   10f48:	sbccc	r4, r0, r9, ror r4
   10f4c:	stc	7, cr15, [sl], {240}	; 0xf0
   10f50:			; <UNDEFINED> instruction: 0xf7f04648
   10f54:	strb	lr, [r0, -r2, lsr #26]
   10f58:	orrcs	r4, r0, #606208	; 0x94000
   10f5c:	vadd.i8	d20, d0, d21
   10f60:	ldrbtmi	r4, [r9], #-567	; 0xfffffdc9
   10f64:	stmdbmi	r4!, {r0, r8, ip, pc}
   10f68:	strls	r4, [r0, #-1144]	; 0xfffffb88
   10f6c:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
   10f70:	ldrbcc	pc, [pc, #79]!	; 10fc7 <ntfs_mst_pre_write_fixup@plt+0xf477>	; <UNPREDICTABLE>
   10f74:	ldcl	7, cr15, [r6], #-960	; 0xfffffc40
   10f78:			; <UNDEFINED> instruction: 0xf7f0e72f
   10f7c:			; <UNDEFINED> instruction: 0xf04fed3e
   10f80:	tstcs	r6, #1069547520	; 0x3fc00000
   10f84:	str	r6, [r8, -r3]!
   10f88:	ldc	7, cr15, [ip], #960	; 0x3c0
   10f8c:	andeq	r6, r1, r0, lsr r2
   10f90:	andeq	r0, r0, r0, asr r1
   10f94:	andeq	r4, r0, r8, lsr lr
   10f98:	andeq	r4, r0, r6, lsr lr
   10f9c:	andeq	r4, r0, r2, lsl #30
   10fa0:	andeq	r0, r0, ip, lsl #3
   10fa4:	andeq	r0, r0, r4, lsr r1
   10fa8:			; <UNDEFINED> instruction: 0x000058b8
   10fac:	andeq	r5, r0, r8, asr r8
   10fb0:	andeq	r4, r0, r2, ror #23
   10fb4:	andeq	r4, r0, lr, lsr #25
   10fb8:	strdeq	r5, [r0], -r6
   10fbc:			; <UNDEFINED> instruction: 0x00004bbc
   10fc0:	andeq	r4, r0, r8, lsl #25
   10fc4:	andeq	r5, r0, r2, asr r8
   10fc8:	andeq	r4, r0, ip, asr ip
   10fcc:	andeq	r5, r0, r2, asr r8
   10fd0:	andeq	r4, r0, r0, ror fp
   10fd4:	andeq	r4, r0, sl, lsr ip
   10fd8:	andeq	r5, r0, lr, lsr r8
   10fdc:	andeq	r4, r0, r0, asr #22
   10fe0:	andeq	r4, r0, sl, lsl #24
   10fe4:	andeq	r5, r0, sl, lsr #16
   10fe8:	andeq	r4, r0, r0, lsl fp
   10fec:	ldrdeq	r4, [r0], -ip
   10ff0:	andeq	r5, r0, lr, asr #10
   10ff4:	andeq	r4, r0, ip, ror #21
   10ff8:			; <UNDEFINED> instruction: 0x00004bb6
   10ffc:	andeq	r0, r0, r0
   11000:	svclt	0x00081e4a
   11004:			; <UNDEFINED> instruction: 0xf0c04770
   11008:	addmi	r8, r8, #36, 2
   1100c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   11010:			; <UNDEFINED> instruction: 0xf0004211
   11014:	blx	fec31478 <blocksz@@Base+0xfec09b50>
   11018:	blx	fec8de20 <blocksz@@Base+0xfec664f8>
   1101c:	bl	fe8cda28 <blocksz@@Base+0xfe8a6100>
   11020:			; <UNDEFINED> instruction: 0xf1c30303
   11024:	andge	r0, r4, #2080374784	; 0x7c000000
   11028:	movwne	lr, #15106	; 0x3b02
   1102c:	andeq	pc, r0, #79	; 0x4f
   11030:	svclt	0x0000469f
   11034:	andhi	pc, r0, pc, lsr #7
   11038:	svcvc	0x00c1ebb0
   1103c:	bl	10c0c44 <blocksz@@Base+0x109931c>
   11040:	svclt	0x00280202
   11044:	sbcvc	lr, r1, r0, lsr #23
   11048:	svcvc	0x0081ebb0
   1104c:	bl	10c0c54 <blocksz@@Base+0x109932c>
   11050:	svclt	0x00280202
   11054:	addvc	lr, r1, r0, lsr #23
   11058:	svcvc	0x0041ebb0
   1105c:	bl	10c0c64 <blocksz@@Base+0x109933c>
   11060:	svclt	0x00280202
   11064:	subvc	lr, r1, r0, lsr #23
   11068:	svcvc	0x0001ebb0
   1106c:	bl	10c0c74 <blocksz@@Base+0x109934c>
   11070:	svclt	0x00280202
   11074:	andvc	lr, r1, r0, lsr #23
   11078:	svcvs	0x00c1ebb0
   1107c:	bl	10c0c84 <blocksz@@Base+0x109935c>
   11080:	svclt	0x00280202
   11084:	sbcvs	lr, r1, r0, lsr #23
   11088:	svcvs	0x0081ebb0
   1108c:	bl	10c0c94 <blocksz@@Base+0x109936c>
   11090:	svclt	0x00280202
   11094:	addvs	lr, r1, r0, lsr #23
   11098:	svcvs	0x0041ebb0
   1109c:	bl	10c0ca4 <blocksz@@Base+0x109937c>
   110a0:	svclt	0x00280202
   110a4:	subvs	lr, r1, r0, lsr #23
   110a8:	svcvs	0x0001ebb0
   110ac:	bl	10c0cb4 <blocksz@@Base+0x109938c>
   110b0:	svclt	0x00280202
   110b4:	andvs	lr, r1, r0, lsr #23
   110b8:	svcpl	0x00c1ebb0
   110bc:	bl	10c0cc4 <blocksz@@Base+0x109939c>
   110c0:	svclt	0x00280202
   110c4:	sbcpl	lr, r1, r0, lsr #23
   110c8:	svcpl	0x0081ebb0
   110cc:	bl	10c0cd4 <blocksz@@Base+0x10993ac>
   110d0:	svclt	0x00280202
   110d4:	addpl	lr, r1, r0, lsr #23
   110d8:	svcpl	0x0041ebb0
   110dc:	bl	10c0ce4 <blocksz@@Base+0x10993bc>
   110e0:	svclt	0x00280202
   110e4:	subpl	lr, r1, r0, lsr #23
   110e8:	svcpl	0x0001ebb0
   110ec:	bl	10c0cf4 <blocksz@@Base+0x10993cc>
   110f0:	svclt	0x00280202
   110f4:	andpl	lr, r1, r0, lsr #23
   110f8:	svcmi	0x00c1ebb0
   110fc:	bl	10c0d04 <blocksz@@Base+0x10993dc>
   11100:	svclt	0x00280202
   11104:	sbcmi	lr, r1, r0, lsr #23
   11108:	svcmi	0x0081ebb0
   1110c:	bl	10c0d14 <blocksz@@Base+0x10993ec>
   11110:	svclt	0x00280202
   11114:	addmi	lr, r1, r0, lsr #23
   11118:	svcmi	0x0041ebb0
   1111c:	bl	10c0d24 <blocksz@@Base+0x10993fc>
   11120:	svclt	0x00280202
   11124:	submi	lr, r1, r0, lsr #23
   11128:	svcmi	0x0001ebb0
   1112c:	bl	10c0d34 <blocksz@@Base+0x109940c>
   11130:	svclt	0x00280202
   11134:	andmi	lr, r1, r0, lsr #23
   11138:	svccc	0x00c1ebb0
   1113c:	bl	10c0d44 <blocksz@@Base+0x109941c>
   11140:	svclt	0x00280202
   11144:	sbccc	lr, r1, r0, lsr #23
   11148:	svccc	0x0081ebb0
   1114c:	bl	10c0d54 <blocksz@@Base+0x109942c>
   11150:	svclt	0x00280202
   11154:	addcc	lr, r1, r0, lsr #23
   11158:	svccc	0x0041ebb0
   1115c:	bl	10c0d64 <blocksz@@Base+0x109943c>
   11160:	svclt	0x00280202
   11164:	subcc	lr, r1, r0, lsr #23
   11168:	svccc	0x0001ebb0
   1116c:	bl	10c0d74 <blocksz@@Base+0x109944c>
   11170:	svclt	0x00280202
   11174:	andcc	lr, r1, r0, lsr #23
   11178:	svccs	0x00c1ebb0
   1117c:	bl	10c0d84 <blocksz@@Base+0x109945c>
   11180:	svclt	0x00280202
   11184:	sbccs	lr, r1, r0, lsr #23
   11188:	svccs	0x0081ebb0
   1118c:	bl	10c0d94 <blocksz@@Base+0x109946c>
   11190:	svclt	0x00280202
   11194:	addcs	lr, r1, r0, lsr #23
   11198:	svccs	0x0041ebb0
   1119c:	bl	10c0da4 <blocksz@@Base+0x109947c>
   111a0:	svclt	0x00280202
   111a4:	subcs	lr, r1, r0, lsr #23
   111a8:	svccs	0x0001ebb0
   111ac:	bl	10c0db4 <blocksz@@Base+0x109948c>
   111b0:	svclt	0x00280202
   111b4:	andcs	lr, r1, r0, lsr #23
   111b8:	svcne	0x00c1ebb0
   111bc:	bl	10c0dc4 <blocksz@@Base+0x109949c>
   111c0:	svclt	0x00280202
   111c4:	sbcne	lr, r1, r0, lsr #23
   111c8:	svcne	0x0081ebb0
   111cc:	bl	10c0dd4 <blocksz@@Base+0x10994ac>
   111d0:	svclt	0x00280202
   111d4:	addne	lr, r1, r0, lsr #23
   111d8:	svcne	0x0041ebb0
   111dc:	bl	10c0de4 <blocksz@@Base+0x10994bc>
   111e0:	svclt	0x00280202
   111e4:	subne	lr, r1, r0, lsr #23
   111e8:	svcne	0x0001ebb0
   111ec:	bl	10c0df4 <blocksz@@Base+0x10994cc>
   111f0:	svclt	0x00280202
   111f4:	andne	lr, r1, r0, lsr #23
   111f8:	svceq	0x00c1ebb0
   111fc:	bl	10c0e04 <blocksz@@Base+0x10994dc>
   11200:	svclt	0x00280202
   11204:	sbceq	lr, r1, r0, lsr #23
   11208:	svceq	0x0081ebb0
   1120c:	bl	10c0e14 <blocksz@@Base+0x10994ec>
   11210:	svclt	0x00280202
   11214:	addeq	lr, r1, r0, lsr #23
   11218:	svceq	0x0041ebb0
   1121c:	bl	10c0e24 <blocksz@@Base+0x10994fc>
   11220:	svclt	0x00280202
   11224:	subeq	lr, r1, r0, lsr #23
   11228:	svceq	0x0001ebb0
   1122c:	bl	10c0e34 <blocksz@@Base+0x109950c>
   11230:	svclt	0x00280202
   11234:	andeq	lr, r1, r0, lsr #23
   11238:			; <UNDEFINED> instruction: 0x47704610
   1123c:	andcs	fp, r1, ip, lsl #30
   11240:	ldrbmi	r2, [r0, -r0]!
   11244:			; <UNDEFINED> instruction: 0xf281fab1
   11248:	andseq	pc, pc, #-2147483600	; 0x80000030
   1124c:			; <UNDEFINED> instruction: 0xf002fa20
   11250:	tstlt	r8, r0, ror r7
   11254:	rscscc	pc, pc, pc, asr #32
   11258:	ldmdalt	r6!, {ip, sp, lr, pc}^
   1125c:	rscsle	r2, r8, r0, lsl #18
   11260:	andmi	lr, r3, sp, lsr #18
   11264:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   11268:			; <UNDEFINED> instruction: 0x4006e8bd
   1126c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   11270:	smlatbeq	r3, r1, fp, lr
   11274:	svclt	0x00004770
   11278:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   1127c:	svclt	0x00be2900
   11280:			; <UNDEFINED> instruction: 0xf04f2000
   11284:	and	r4, r6, r0, lsl #2
   11288:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   1128c:			; <UNDEFINED> instruction: 0xf06fbf1c
   11290:			; <UNDEFINED> instruction: 0xf04f4100
   11294:			; <UNDEFINED> instruction: 0xf00030ff
   11298:			; <UNDEFINED> instruction: 0xf1adb857
   1129c:	stmdb	sp!, {r3, sl, fp}^
   112a0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   112a4:	blcs	47ed0 <blocksz@@Base+0x205a8>
   112a8:			; <UNDEFINED> instruction: 0xf000db1a
   112ac:			; <UNDEFINED> instruction: 0xf8ddf853
   112b0:	ldmib	sp, {r2, sp, lr, pc}^
   112b4:	andlt	r2, r4, r2, lsl #6
   112b8:	submi	r4, r0, #112, 14	; 0x1c00000
   112bc:	cmpeq	r1, r1, ror #22
   112c0:	blle	6dbec8 <blocksz@@Base+0x6b45a0>
   112c4:			; <UNDEFINED> instruction: 0xf846f000
   112c8:	ldrd	pc, [r4], -sp
   112cc:	movwcs	lr, #10717	; 0x29dd
   112d0:	submi	fp, r0, #4
   112d4:	cmpeq	r1, r1, ror #22
   112d8:	bl	18e1c28 <blocksz@@Base+0x18ba300>
   112dc:	ldrbmi	r0, [r0, -r3, asr #6]!
   112e0:	bl	18e1c30 <blocksz@@Base+0x18ba308>
   112e4:			; <UNDEFINED> instruction: 0xf0000343
   112e8:			; <UNDEFINED> instruction: 0xf8ddf835
   112ec:	ldmib	sp, {r2, sp, lr, pc}^
   112f0:	andlt	r2, r4, r2, lsl #6
   112f4:	bl	1861bfc <blocksz@@Base+0x183a2d4>
   112f8:	ldrbmi	r0, [r0, -r1, asr #2]!
   112fc:	bl	18e1c4c <blocksz@@Base+0x18ba324>
   11300:			; <UNDEFINED> instruction: 0xf0000343
   11304:			; <UNDEFINED> instruction: 0xf8ddf827
   11308:	ldmib	sp, {r2, sp, lr, pc}^
   1130c:	andlt	r2, r4, r2, lsl #6
   11310:	bl	18e1c60 <blocksz@@Base+0x18ba338>
   11314:	ldrbmi	r0, [r0, -r3, asr #6]!
   11318:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   1131c:	svclt	0x00082900
   11320:	svclt	0x001c2800
   11324:	mvnscc	pc, pc, asr #32
   11328:	rscscc	pc, pc, pc, asr #32
   1132c:	stmdalt	ip, {ip, sp, lr, pc}
   11330:	stfeqd	f7, [r8], {173}	; 0xad
   11334:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   11338:			; <UNDEFINED> instruction: 0xf80cf000
   1133c:	ldrd	pc, [r4], -sp
   11340:	movwcs	lr, #10717	; 0x29dd
   11344:	ldrbmi	fp, [r0, -r4]!
   11348:			; <UNDEFINED> instruction: 0xf04fb502
   1134c:			; <UNDEFINED> instruction: 0xf7f00008
   11350:	vstrlt	s28, [r2, #-528]	; 0xfffffdf0
   11354:	svclt	0x00084299
   11358:	push	{r4, r7, r9, lr}
   1135c:			; <UNDEFINED> instruction: 0x46044ff0
   11360:	andcs	fp, r0, r8, lsr pc
   11364:	svcls	0x0009460d
   11368:			; <UNDEFINED> instruction: 0x4601bf38
   1136c:	ldrmi	sp, [r0], ip, ror #6
   11370:	blx	fece2ddc <blocksz@@Base+0xfecbb4b4>
   11374:	blcs	4ed88 <blocksz@@Base+0x27460>
   11378:	blx	fed8553c <blocksz@@Base+0xfed5dc14>
   1137c:	stfcsd	f7, [r0, #-532]	; 0xfffffdec
   11380:	bne	1dc5524 <blocksz@@Base+0x1d9dbfc>
   11384:	stfeqd	f7, [r0], #-664	; 0xfffffd68
   11388:	blx	1cfbb6 <blocksz@@Base+0x1a828e>
   1138c:	vpmax.u8	d15, d12, d8
   11390:	abseqdm	f7, f6
   11394:	bleq	10bcc8 <blocksz@@Base+0xe43a0>
   11398:	vpmax.u8	d15, d14, d24
   1139c:	bleq	10bcd0 <blocksz@@Base+0xe43a8>
   113a0:	blx	1cfbc8 <blocksz@@Base+0x1a82a0>
   113a4:	svclt	0x0008455d
   113a8:	svclt	0x003c4554
   113ac:	strmi	r2, [r1], -r0
   113b0:	andcs	sp, r1, sl, lsl #6
   113b4:	streq	lr, [sl], #-2996	; 0xfffff44c
   113b8:			; <UNDEFINED> instruction: 0xf10cfa00
   113bc:	vpmax.u8	d15, d14, d16
   113c0:	streq	lr, [fp, #-2917]	; 0xfffff49b
   113c4:	adcsmi	r4, r0, r9, lsl r3
   113c8:	eorsle	r2, sp, r0, lsl #28
   113cc:	ldmdaeq	sl, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   113d0:	b	1222ca0 <blocksz@@Base+0x11fb378>
   113d4:	b	13ef708 <blocksz@@Base+0x13c7de0>
   113d8:	and	r0, fp, fp, asr r9
   113dc:	movweq	lr, #35764	; 0x8bb4
   113e0:	beq	28c17c <blocksz@@Base+0x264854>
   113e4:	bl	1297758 <blocksz@@Base+0x126fe30>
   113e8:	mrrcne	10, 0, r0, ip, cr10
   113ec:	streq	pc, [r0, #-330]	; 0xfffffeb6
   113f0:	andle	r3, r7, r1, lsl #20
   113f4:	svclt	0x0008454d
   113f8:	rscle	r4, pc, #68, 10	; 0x11000000
   113fc:	cmnmi	sp, r4, lsr #18
   11400:	mvnsle	r3, r1, lsl #20
   11404:	vseleq.f32	s30, s28, s10
   11408:	vpmax.u8	d15, d6, d20
   1140c:	stc2	10, cr15, [ip], {37}	; 0x25	; <UNPREDICTABLE>
   11410:	movweq	lr, #59971	; 0xea43
   11414:	blx	95781c <blocksz@@Base+0x92fef4>
   11418:	b	1110c38 <blocksz@@Base+0x10e9310>
   1141c:			; <UNDEFINED> instruction: 0xf1a6040c
   11420:			; <UNDEFINED> instruction: 0xf1c60c20
   11424:	blx	391cac <blocksz@@Base+0x36a384>
   11428:	blx	14e048 <blocksz@@Base+0x126720>
   1142c:	blx	150464 <blocksz@@Base+0x128b3c>
   11430:	b	110ec50 <blocksz@@Base+0x10e7328>
   11434:	blx	91206c <blocksz@@Base+0x8ea744>
   11438:	bl	118dc48 <blocksz@@Base+0x1166320>
   1143c:	tstmi	r3, #1073741824	; 0x40000000
   11440:	ldrbtmi	r1, [r5], -r0, lsl #23
   11444:	tsteq	r3, r1, ror #22
   11448:	stmib	r7, {r0, r1, r2, r3, r8, ip, sp, pc}^
   1144c:	pop	{r8, sl, lr}
   11450:	blx	fed35418 <blocksz@@Base+0xfed0daf0>
   11454:	smlawbcc	r0, r4, r1, pc	; <UNPREDICTABLE>
   11458:	blx	feccb2ac <blocksz@@Base+0xfeca3984>
   1145c:	blx	fed8ee6c <blocksz@@Base+0xfed67544>
   11460:	strtcc	pc, [r0], -r5, lsl #3
   11464:	orrle	r2, ip, r0, lsl #26
   11468:	svclt	0x0000e7f3
   1146c:	mvnsmi	lr, #737280	; 0xb4000
   11470:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   11474:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   11478:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   1147c:	ldmib	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11480:	blne	1da267c <blocksz@@Base+0x1d7ad54>
   11484:	strhle	r1, [sl], -r6
   11488:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   1148c:			; <UNDEFINED> instruction: 0xf8553401
   11490:	strbmi	r3, [sl], -r4, lsl #30
   11494:	ldrtmi	r4, [r8], -r1, asr #12
   11498:	adcmi	r4, r6, #152, 14	; 0x2600000
   1149c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   114a0:	svclt	0x000083f8
   114a4:	andeq	r5, r1, r6, ror #14
   114a8:	andeq	r5, r1, ip, asr r7
   114ac:	svclt	0x00004770

Disassembly of section .fini:

000114b0 <.fini>:
   114b0:	push	{r3, lr}
   114b4:	pop	{r3, pc}
