
g031k8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e9c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  08004f58  08004f58  00005f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005328  08005328  0000700c  2**0
                  CONTENTS
  4 .ARM          00000008  08005328  08005328  00006328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005330  08005330  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005330  08005330  00006330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005334  08005334  00006334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08005338  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b8  2000000c  08005344  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003c4  08005344  000073c4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013b70  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000259d  00000000  00000000  0001aba4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001038  00000000  00000000  0001d148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cbd  00000000  00000000  0001e180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001764a  00000000  00000000  0001ee3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013875  00000000  00000000  00036487  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a29e  00000000  00000000  00049cfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e3f9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ad8  00000000  00000000  000e3fe0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000e7ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004f40 	.word	0x08004f40

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08004f40 	.word	0x08004f40

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <__aeabi_uldivmod>:
 800021c:	2b00      	cmp	r3, #0
 800021e:	d111      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000220:	2a00      	cmp	r2, #0
 8000222:	d10f      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000224:	2900      	cmp	r1, #0
 8000226:	d100      	bne.n	800022a <__aeabi_uldivmod+0xe>
 8000228:	2800      	cmp	r0, #0
 800022a:	d002      	beq.n	8000232 <__aeabi_uldivmod+0x16>
 800022c:	2100      	movs	r1, #0
 800022e:	43c9      	mvns	r1, r1
 8000230:	0008      	movs	r0, r1
 8000232:	b407      	push	{r0, r1, r2}
 8000234:	4802      	ldr	r0, [pc, #8]	@ (8000240 <__aeabi_uldivmod+0x24>)
 8000236:	a102      	add	r1, pc, #8	@ (adr r1, 8000240 <__aeabi_uldivmod+0x24>)
 8000238:	1840      	adds	r0, r0, r1
 800023a:	9002      	str	r0, [sp, #8]
 800023c:	bd03      	pop	{r0, r1, pc}
 800023e:	46c0      	nop			@ (mov r8, r8)
 8000240:	ffffffd9 	.word	0xffffffd9
 8000244:	b403      	push	{r0, r1}
 8000246:	4668      	mov	r0, sp
 8000248:	b501      	push	{r0, lr}
 800024a:	9802      	ldr	r0, [sp, #8]
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	9b01      	ldr	r3, [sp, #4]
 8000252:	469e      	mov	lr, r3
 8000254:	b002      	add	sp, #8
 8000256:	bc0c      	pop	{r2, r3}
 8000258:	4770      	bx	lr
 800025a:	46c0      	nop			@ (mov r8, r8)

0800025c <__udivmoddi4>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	0004      	movs	r4, r0
 800026a:	000d      	movs	r5, r1
 800026c:	4692      	mov	sl, r2
 800026e:	4699      	mov	r9, r3
 8000270:	b083      	sub	sp, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d830      	bhi.n	80002d8 <__udivmoddi4+0x7c>
 8000276:	d02d      	beq.n	80002d4 <__udivmoddi4+0x78>
 8000278:	4649      	mov	r1, r9
 800027a:	4650      	mov	r0, sl
 800027c:	f000 f8ba 	bl	80003f4 <__clzdi2>
 8000280:	0029      	movs	r1, r5
 8000282:	0006      	movs	r6, r0
 8000284:	0020      	movs	r0, r4
 8000286:	f000 f8b5 	bl	80003f4 <__clzdi2>
 800028a:	1a33      	subs	r3, r6, r0
 800028c:	4698      	mov	r8, r3
 800028e:	3b20      	subs	r3, #32
 8000290:	d434      	bmi.n	80002fc <__udivmoddi4+0xa0>
 8000292:	469b      	mov	fp, r3
 8000294:	4653      	mov	r3, sl
 8000296:	465a      	mov	r2, fp
 8000298:	4093      	lsls	r3, r2
 800029a:	4642      	mov	r2, r8
 800029c:	001f      	movs	r7, r3
 800029e:	4653      	mov	r3, sl
 80002a0:	4093      	lsls	r3, r2
 80002a2:	001e      	movs	r6, r3
 80002a4:	42af      	cmp	r7, r5
 80002a6:	d83b      	bhi.n	8000320 <__udivmoddi4+0xc4>
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d100      	bne.n	80002ae <__udivmoddi4+0x52>
 80002ac:	e079      	b.n	80003a2 <__udivmoddi4+0x146>
 80002ae:	465b      	mov	r3, fp
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5e>
 80002b8:	e076      	b.n	80003a8 <__udivmoddi4+0x14c>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	465a      	mov	r2, fp
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4642      	mov	r2, r8
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e029      	b.n	8000328 <__udivmoddi4+0xcc>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9cf      	bls.n	8000278 <__udivmoddi4+0x1c>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8e>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b003      	add	sp, #12
 80002f0:	bcf0      	pop	{r4, r5, r6, r7}
 80002f2:	46bb      	mov	fp, r7
 80002f4:	46b2      	mov	sl, r6
 80002f6:	46a9      	mov	r9, r5
 80002f8:	46a0      	mov	r8, r4
 80002fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fc:	4642      	mov	r2, r8
 80002fe:	469b      	mov	fp, r3
 8000300:	2320      	movs	r3, #32
 8000302:	1a9b      	subs	r3, r3, r2
 8000304:	4652      	mov	r2, sl
 8000306:	40da      	lsrs	r2, r3
 8000308:	4641      	mov	r1, r8
 800030a:	0013      	movs	r3, r2
 800030c:	464a      	mov	r2, r9
 800030e:	408a      	lsls	r2, r1
 8000310:	0017      	movs	r7, r2
 8000312:	4642      	mov	r2, r8
 8000314:	431f      	orrs	r7, r3
 8000316:	4653      	mov	r3, sl
 8000318:	4093      	lsls	r3, r2
 800031a:	001e      	movs	r6, r3
 800031c:	42af      	cmp	r7, r5
 800031e:	d9c3      	bls.n	80002a8 <__udivmoddi4+0x4c>
 8000320:	2200      	movs	r2, #0
 8000322:	2300      	movs	r3, #0
 8000324:	9200      	str	r2, [sp, #0]
 8000326:	9301      	str	r3, [sp, #4]
 8000328:	4643      	mov	r3, r8
 800032a:	2b00      	cmp	r3, #0
 800032c:	d0d8      	beq.n	80002e0 <__udivmoddi4+0x84>
 800032e:	07fb      	lsls	r3, r7, #31
 8000330:	0872      	lsrs	r2, r6, #1
 8000332:	431a      	orrs	r2, r3
 8000334:	4646      	mov	r6, r8
 8000336:	087b      	lsrs	r3, r7, #1
 8000338:	e00e      	b.n	8000358 <__udivmoddi4+0xfc>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d101      	bne.n	8000342 <__udivmoddi4+0xe6>
 800033e:	42a2      	cmp	r2, r4
 8000340:	d80c      	bhi.n	800035c <__udivmoddi4+0x100>
 8000342:	1aa4      	subs	r4, r4, r2
 8000344:	419d      	sbcs	r5, r3
 8000346:	2001      	movs	r0, #1
 8000348:	1924      	adds	r4, r4, r4
 800034a:	416d      	adcs	r5, r5
 800034c:	2100      	movs	r1, #0
 800034e:	3e01      	subs	r6, #1
 8000350:	1824      	adds	r4, r4, r0
 8000352:	414d      	adcs	r5, r1
 8000354:	2e00      	cmp	r6, #0
 8000356:	d006      	beq.n	8000366 <__udivmoddi4+0x10a>
 8000358:	42ab      	cmp	r3, r5
 800035a:	d9ee      	bls.n	800033a <__udivmoddi4+0xde>
 800035c:	3e01      	subs	r6, #1
 800035e:	1924      	adds	r4, r4, r4
 8000360:	416d      	adcs	r5, r5
 8000362:	2e00      	cmp	r6, #0
 8000364:	d1f8      	bne.n	8000358 <__udivmoddi4+0xfc>
 8000366:	9800      	ldr	r0, [sp, #0]
 8000368:	9901      	ldr	r1, [sp, #4]
 800036a:	465b      	mov	r3, fp
 800036c:	1900      	adds	r0, r0, r4
 800036e:	4169      	adcs	r1, r5
 8000370:	2b00      	cmp	r3, #0
 8000372:	db24      	blt.n	80003be <__udivmoddi4+0x162>
 8000374:	002b      	movs	r3, r5
 8000376:	465a      	mov	r2, fp
 8000378:	4644      	mov	r4, r8
 800037a:	40d3      	lsrs	r3, r2
 800037c:	002a      	movs	r2, r5
 800037e:	40e2      	lsrs	r2, r4
 8000380:	001c      	movs	r4, r3
 8000382:	465b      	mov	r3, fp
 8000384:	0015      	movs	r5, r2
 8000386:	2b00      	cmp	r3, #0
 8000388:	db2a      	blt.n	80003e0 <__udivmoddi4+0x184>
 800038a:	0026      	movs	r6, r4
 800038c:	409e      	lsls	r6, r3
 800038e:	0033      	movs	r3, r6
 8000390:	0026      	movs	r6, r4
 8000392:	4647      	mov	r7, r8
 8000394:	40be      	lsls	r6, r7
 8000396:	0032      	movs	r2, r6
 8000398:	1a80      	subs	r0, r0, r2
 800039a:	4199      	sbcs	r1, r3
 800039c:	9000      	str	r0, [sp, #0]
 800039e:	9101      	str	r1, [sp, #4]
 80003a0:	e79e      	b.n	80002e0 <__udivmoddi4+0x84>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d8bc      	bhi.n	8000320 <__udivmoddi4+0xc4>
 80003a6:	e782      	b.n	80002ae <__udivmoddi4+0x52>
 80003a8:	4642      	mov	r2, r8
 80003aa:	2320      	movs	r3, #32
 80003ac:	2100      	movs	r1, #0
 80003ae:	1a9b      	subs	r3, r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	9100      	str	r1, [sp, #0]
 80003b4:	9201      	str	r2, [sp, #4]
 80003b6:	2201      	movs	r2, #1
 80003b8:	40da      	lsrs	r2, r3
 80003ba:	9201      	str	r2, [sp, #4]
 80003bc:	e785      	b.n	80002ca <__udivmoddi4+0x6e>
 80003be:	4642      	mov	r2, r8
 80003c0:	2320      	movs	r3, #32
 80003c2:	1a9b      	subs	r3, r3, r2
 80003c4:	002a      	movs	r2, r5
 80003c6:	4646      	mov	r6, r8
 80003c8:	409a      	lsls	r2, r3
 80003ca:	0023      	movs	r3, r4
 80003cc:	40f3      	lsrs	r3, r6
 80003ce:	4644      	mov	r4, r8
 80003d0:	4313      	orrs	r3, r2
 80003d2:	002a      	movs	r2, r5
 80003d4:	40e2      	lsrs	r2, r4
 80003d6:	001c      	movs	r4, r3
 80003d8:	465b      	mov	r3, fp
 80003da:	0015      	movs	r5, r2
 80003dc:	2b00      	cmp	r3, #0
 80003de:	dad4      	bge.n	800038a <__udivmoddi4+0x12e>
 80003e0:	4642      	mov	r2, r8
 80003e2:	002f      	movs	r7, r5
 80003e4:	2320      	movs	r3, #32
 80003e6:	0026      	movs	r6, r4
 80003e8:	4097      	lsls	r7, r2
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	40de      	lsrs	r6, r3
 80003ee:	003b      	movs	r3, r7
 80003f0:	4333      	orrs	r3, r6
 80003f2:	e7cd      	b.n	8000390 <__udivmoddi4+0x134>

080003f4 <__clzdi2>:
 80003f4:	b510      	push	{r4, lr}
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d103      	bne.n	8000402 <__clzdi2+0xe>
 80003fa:	f000 f807 	bl	800040c <__clzsi2>
 80003fe:	3020      	adds	r0, #32
 8000400:	e002      	b.n	8000408 <__clzdi2+0x14>
 8000402:	0008      	movs	r0, r1
 8000404:	f000 f802 	bl	800040c <__clzsi2>
 8000408:	bd10      	pop	{r4, pc}
 800040a:	46c0      	nop			@ (mov r8, r8)

0800040c <__clzsi2>:
 800040c:	211c      	movs	r1, #28
 800040e:	2301      	movs	r3, #1
 8000410:	041b      	lsls	r3, r3, #16
 8000412:	4298      	cmp	r0, r3
 8000414:	d301      	bcc.n	800041a <__clzsi2+0xe>
 8000416:	0c00      	lsrs	r0, r0, #16
 8000418:	3910      	subs	r1, #16
 800041a:	0a1b      	lsrs	r3, r3, #8
 800041c:	4298      	cmp	r0, r3
 800041e:	d301      	bcc.n	8000424 <__clzsi2+0x18>
 8000420:	0a00      	lsrs	r0, r0, #8
 8000422:	3908      	subs	r1, #8
 8000424:	091b      	lsrs	r3, r3, #4
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0x22>
 800042a:	0900      	lsrs	r0, r0, #4
 800042c:	3904      	subs	r1, #4
 800042e:	a202      	add	r2, pc, #8	@ (adr r2, 8000438 <__clzsi2+0x2c>)
 8000430:	5c10      	ldrb	r0, [r2, r0]
 8000432:	1840      	adds	r0, r0, r1
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			@ (mov r8, r8)
 8000438:	02020304 	.word	0x02020304
 800043c:	01010101 	.word	0x01010101
	...

08000448 <TIM16_callback>:
#include "TIMx_callbacks.h"

void TIM16_callback(TIM_HandleTypeDef *htim){
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
	//TMR0H = (uint8_t)final_TMR0; //this line must go here, or at least very near the beginning!

	//LATC5 = 1; //start ISR length measurement
	//TMR0IF = 0; //clear TMR0 interrupt flag

	if(current_waveshape == TRIANGLE_MODE){
 8000450:	4b33      	ldr	r3, [pc, #204]	@ (8000520 <TIM16_callback+0xd8>)
 8000452:	781b      	ldrb	r3, [r3, #0]
 8000454:	b2db      	uxtb	r3, r3
 8000456:	2b00      	cmp	r3, #0
 8000458:	d109      	bne.n	800046e <TIM16_callback+0x26>
		duty = tri_table_one_quadrant[current_one_quadrant_index];
 800045a:	4b32      	ldr	r3, [pc, #200]	@ (8000524 <TIM16_callback+0xdc>)
 800045c:	781b      	ldrb	r3, [r3, #0]
 800045e:	b2db      	uxtb	r3, r3
 8000460:	001a      	movs	r2, r3
 8000462:	4b31      	ldr	r3, [pc, #196]	@ (8000528 <TIM16_callback+0xe0>)
 8000464:	0052      	lsls	r2, r2, #1
 8000466:	5ad2      	ldrh	r2, [r2, r3]
 8000468:	4b30      	ldr	r3, [pc, #192]	@ (800052c <TIM16_callback+0xe4>)
 800046a:	801a      	strh	r2, [r3, #0]
 800046c:	e016      	b.n	800049c <TIM16_callback+0x54>
	}
	else if(current_waveshape == SINE_MODE){
 800046e:	4b2c      	ldr	r3, [pc, #176]	@ (8000520 <TIM16_callback+0xd8>)
 8000470:	781b      	ldrb	r3, [r3, #0]
 8000472:	b2db      	uxtb	r3, r3
 8000474:	2b01      	cmp	r3, #1
 8000476:	d109      	bne.n	800048c <TIM16_callback+0x44>
		duty = sine_table_one_quadrant[current_one_quadrant_index];
 8000478:	4b2a      	ldr	r3, [pc, #168]	@ (8000524 <TIM16_callback+0xdc>)
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	b2db      	uxtb	r3, r3
 800047e:	001a      	movs	r2, r3
 8000480:	4b2b      	ldr	r3, [pc, #172]	@ (8000530 <TIM16_callback+0xe8>)
 8000482:	0052      	lsls	r2, r2, #1
 8000484:	5ad2      	ldrh	r2, [r2, r3]
 8000486:	4b29      	ldr	r3, [pc, #164]	@ (800052c <TIM16_callback+0xe4>)
 8000488:	801a      	strh	r2, [r3, #0]
 800048a:	e007      	b.n	800049c <TIM16_callback+0x54>
	}
	else if(current_waveshape == SQUARE_MODE){
 800048c:	4b24      	ldr	r3, [pc, #144]	@ (8000520 <TIM16_callback+0xd8>)
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	b2db      	uxtb	r3, r3
 8000492:	2b02      	cmp	r3, #2
 8000494:	d102      	bne.n	800049c <TIM16_callback+0x54>
		duty = 1023;
 8000496:	4b25      	ldr	r3, [pc, #148]	@ (800052c <TIM16_callback+0xe4>)
 8000498:	4a26      	ldr	r2, [pc, #152]	@ (8000534 <TIM16_callback+0xec>)
 800049a:	801a      	strh	r2, [r3, #0]
	}
	if(current_one_quadrant_index == MAX_QUADRANT_INDEX){
 800049c:	4b21      	ldr	r3, [pc, #132]	@ (8000524 <TIM16_callback+0xdc>)
 800049e:	781b      	ldrb	r3, [r3, #0]
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	2b80      	cmp	r3, #128	@ 0x80
 80004a4:	d103      	bne.n	80004ae <TIM16_callback+0x66>
		current_quadrant = SECOND_QUADRANT;
 80004a6:	4b24      	ldr	r3, [pc, #144]	@ (8000538 <TIM16_callback+0xf0>)
 80004a8:	2201      	movs	r2, #1
 80004aa:	701a      	strb	r2, [r3, #0]
 80004ac:	e013      	b.n	80004d6 <TIM16_callback+0x8e>
	}
	else if(current_one_quadrant_index == MIN_QUADRANT_INDEX){
 80004ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000524 <TIM16_callback+0xdc>)
 80004b0:	781b      	ldrb	r3, [r3, #0]
 80004b2:	b2db      	uxtb	r3, r3
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d10e      	bne.n	80004d6 <TIM16_callback+0x8e>
		current_quadrant = FIRST_QUADRANT;
 80004b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000538 <TIM16_callback+0xf0>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	701a      	strb	r2, [r3, #0]
		if(current_halfcycle == FIRST_HALFCYCLE){
 80004be:	4b1f      	ldr	r3, [pc, #124]	@ (800053c <TIM16_callback+0xf4>)
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	b2db      	uxtb	r3, r3
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d103      	bne.n	80004d0 <TIM16_callback+0x88>
			current_halfcycle = SECOND_HALFCYCLE;
 80004c8:	4b1c      	ldr	r3, [pc, #112]	@ (800053c <TIM16_callback+0xf4>)
 80004ca:	2201      	movs	r2, #1
 80004cc:	701a      	strb	r2, [r3, #0]
 80004ce:	e002      	b.n	80004d6 <TIM16_callback+0x8e>
		}
		else{
			current_halfcycle = FIRST_HALFCYCLE;
 80004d0:	4b1a      	ldr	r3, [pc, #104]	@ (800053c <TIM16_callback+0xf4>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	701a      	strb	r2, [r3, #0]
		}
	}
	if(current_quadrant == FIRST_QUADRANT){
 80004d6:	4b18      	ldr	r3, [pc, #96]	@ (8000538 <TIM16_callback+0xf0>)
 80004d8:	781b      	ldrb	r3, [r3, #0]
 80004da:	b2db      	uxtb	r3, r3
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d107      	bne.n	80004f0 <TIM16_callback+0xa8>
		current_one_quadrant_index++;
 80004e0:	4b10      	ldr	r3, [pc, #64]	@ (8000524 <TIM16_callback+0xdc>)
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	3301      	adds	r3, #1
 80004e8:	b2da      	uxtb	r2, r3
 80004ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000524 <TIM16_callback+0xdc>)
 80004ec:	701a      	strb	r2, [r3, #0]
 80004ee:	e006      	b.n	80004fe <TIM16_callback+0xb6>
	}
	else{
		current_one_quadrant_index--;
 80004f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000524 <TIM16_callback+0xdc>)
 80004f2:	781b      	ldrb	r3, [r3, #0]
 80004f4:	b2db      	uxtb	r3, r3
 80004f6:	3b01      	subs	r3, #1
 80004f8:	b2da      	uxtb	r2, r3
 80004fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000524 <TIM16_callback+0xdc>)
 80004fc:	701a      	strb	r2, [r3, #0]
	}
	if(current_halfcycle == SECOND_HALFCYCLE){
 80004fe:	4b0f      	ldr	r3, [pc, #60]	@ (800053c <TIM16_callback+0xf4>)
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	b2db      	uxtb	r3, r3
 8000504:	2b01      	cmp	r3, #1
 8000506:	d107      	bne.n	8000518 <TIM16_callback+0xd0>
		duty = 1023 - duty;
 8000508:	4b08      	ldr	r3, [pc, #32]	@ (800052c <TIM16_callback+0xe4>)
 800050a:	881b      	ldrh	r3, [r3, #0]
 800050c:	b29b      	uxth	r3, r3
 800050e:	4a09      	ldr	r2, [pc, #36]	@ (8000534 <TIM16_callback+0xec>)
 8000510:	1ad3      	subs	r3, r2, r3
 8000512:	b29a      	uxth	r2, r3
 8000514:	4b05      	ldr	r3, [pc, #20]	@ (800052c <TIM16_callback+0xe4>)
 8000516:	801a      	strh	r2, [r3, #0]
	//Write Duty
	//CCP1_LoadDutyValue(duty); //-to be sorted

	//Finish Up
	//LATC5 = 0; //finish ISR length measurement //-to be sorted
}
 8000518:	46c0      	nop			@ (mov r8, r8)
 800051a:	46bd      	mov	sp, r7
 800051c:	b002      	add	sp, #8
 800051e:	bd80      	pop	{r7, pc}
 8000520:	200003b0 	.word	0x200003b0
 8000524:	200003b1 	.word	0x200003b1
 8000528:	0800505c 	.word	0x0800505c
 800052c:	200003b4 	.word	0x200003b4
 8000530:	08004f58 	.word	0x08004f58
 8000534:	000003ff 	.word	0x000003ff
 8000538:	200003b3 	.word	0x200003b3
 800053c:	200003b2 	.word	0x200003b2

08000540 <TIM17_callback>:

    return 1;
}*/

void TIM17_callback(TIM_HandleTypeDef *htim)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
	//Start ADC (in scan mode) conversion
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions);
 8000548:	4b05      	ldr	r3, [pc, #20]	@ (8000560 <TIM17_callback+0x20>)
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	001a      	movs	r2, r3
 800054e:	4905      	ldr	r1, [pc, #20]	@ (8000564 <TIM17_callback+0x24>)
 8000550:	4b05      	ldr	r3, [pc, #20]	@ (8000568 <TIM17_callback+0x28>)
 8000552:	0018      	movs	r0, r3
 8000554:	f001 f918 	bl	8001788 <HAL_ADC_Start_DMA>

	//size_t tmr3_value = TMR3_OVERFLOW_COUNT; //-to be sorted

	//TMR3_Write(tmr3_value); //-to be sorted
	//TMR3_Start(); //time delay to allow ADCC conversion to complete, DMA is triggered on overflow. //-to be sorted
}
 8000558:	46c0      	nop			@ (mov r8, r8)
 800055a:	46bd      	mov	sp, r7
 800055c:	b002      	add	sp, #8
 800055e:	bd80      	pop	{r7, pc}
 8000560:	0800515e 	.word	0x0800515e
 8000564:	200003b8 	.word	0x200003b8
 8000568:	20000028 	.word	0x20000028

0800056c <SystemClock_Config>:
#include "config.h"

void SystemClock_Config(void)
{
 800056c:	b590      	push	{r4, r7, lr}
 800056e:	b093      	sub	sp, #76	@ 0x4c
 8000570:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000572:	2410      	movs	r4, #16
 8000574:	193b      	adds	r3, r7, r4
 8000576:	0018      	movs	r0, r3
 8000578:	2338      	movs	r3, #56	@ 0x38
 800057a:	001a      	movs	r2, r3
 800057c:	2100      	movs	r1, #0
 800057e:	f004 fcb3 	bl	8004ee8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000582:	003b      	movs	r3, r7
 8000584:	0018      	movs	r0, r3
 8000586:	2310      	movs	r3, #16
 8000588:	001a      	movs	r2, r3
 800058a:	2100      	movs	r1, #0
 800058c:	f004 fcac 	bl	8004ee8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000590:	2380      	movs	r3, #128	@ 0x80
 8000592:	009b      	lsls	r3, r3, #2
 8000594:	0018      	movs	r0, r3
 8000596:	f002 f93b 	bl	8002810 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800059a:	193b      	adds	r3, r7, r4
 800059c:	2202      	movs	r2, #2
 800059e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005a0:	193b      	adds	r3, r7, r4
 80005a2:	2280      	movs	r2, #128	@ 0x80
 80005a4:	0052      	lsls	r2, r2, #1
 80005a6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80005a8:	0021      	movs	r1, r4
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2200      	movs	r2, #0
 80005ae:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2240      	movs	r2, #64	@ 0x40
 80005b4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	2202      	movs	r2, #2
 80005ba:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005bc:	187b      	adds	r3, r7, r1
 80005be:	2202      	movs	r2, #2
 80005c0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80005c2:	187b      	adds	r3, r7, r1
 80005c4:	2200      	movs	r2, #0
 80005c6:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	2208      	movs	r2, #8
 80005cc:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	2280      	movs	r2, #128	@ 0x80
 80005d2:	0292      	lsls	r2, r2, #10
 80005d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80005d6:	187b      	adds	r3, r7, r1
 80005d8:	22c0      	movs	r2, #192	@ 0xc0
 80005da:	04d2      	lsls	r2, r2, #19
 80005dc:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005de:	187b      	adds	r3, r7, r1
 80005e0:	2280      	movs	r2, #128	@ 0x80
 80005e2:	0592      	lsls	r2, r2, #22
 80005e4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	0018      	movs	r0, r3
 80005ea:	f002 f95d 	bl	80028a8 <HAL_RCC_OscConfig>
 80005ee:	1e03      	subs	r3, r0, #0
 80005f0:	d001      	beq.n	80005f6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80005f2:	f000 fb37 	bl	8000c64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f6:	003b      	movs	r3, r7
 80005f8:	2207      	movs	r2, #7
 80005fa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005fc:	003b      	movs	r3, r7
 80005fe:	2202      	movs	r2, #2
 8000600:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000602:	003b      	movs	r3, r7
 8000604:	2200      	movs	r2, #0
 8000606:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000608:	003b      	movs	r3, r7
 800060a:	2200      	movs	r2, #0
 800060c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800060e:	003b      	movs	r3, r7
 8000610:	2102      	movs	r1, #2
 8000612:	0018      	movs	r0, r3
 8000614:	f002 fc62 	bl	8002edc <HAL_RCC_ClockConfig>
 8000618:	1e03      	subs	r3, r0, #0
 800061a:	d001      	beq.n	8000620 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800061c:	f000 fb22 	bl	8000c64 <Error_Handler>
  }
}
 8000620:	46c0      	nop			@ (mov r8, r8)
 8000622:	46bd      	mov	sp, r7
 8000624:	b013      	add	sp, #76	@ 0x4c
 8000626:	bd90      	pop	{r4, r7, pc}

08000628 <MX_ADC1_Init>:

void MX_ADC1_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800062e:	1d3b      	adds	r3, r7, #4
 8000630:	0018      	movs	r0, r3
 8000632:	230c      	movs	r3, #12
 8000634:	001a      	movs	r2, r3
 8000636:	2100      	movs	r1, #0
 8000638:	f004 fc56 	bl	8004ee8 <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800063c:	4b4a      	ldr	r3, [pc, #296]	@ (8000768 <MX_ADC1_Init+0x140>)
 800063e:	4a4b      	ldr	r2, [pc, #300]	@ (800076c <MX_ADC1_Init+0x144>)
 8000640:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000642:	4b49      	ldr	r3, [pc, #292]	@ (8000768 <MX_ADC1_Init+0x140>)
 8000644:	2280      	movs	r2, #128	@ 0x80
 8000646:	05d2      	lsls	r2, r2, #23
 8000648:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800064a:	4b47      	ldr	r3, [pc, #284]	@ (8000768 <MX_ADC1_Init+0x140>)
 800064c:	2200      	movs	r2, #0
 800064e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000650:	4b45      	ldr	r3, [pc, #276]	@ (8000768 <MX_ADC1_Init+0x140>)
 8000652:	2200      	movs	r2, #0
 8000654:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000656:	4b44      	ldr	r3, [pc, #272]	@ (8000768 <MX_ADC1_Init+0x140>)
 8000658:	2280      	movs	r2, #128	@ 0x80
 800065a:	0392      	lsls	r2, r2, #14
 800065c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800065e:	4b42      	ldr	r3, [pc, #264]	@ (8000768 <MX_ADC1_Init+0x140>)
 8000660:	2208      	movs	r2, #8
 8000662:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000664:	4b40      	ldr	r3, [pc, #256]	@ (8000768 <MX_ADC1_Init+0x140>)
 8000666:	2200      	movs	r2, #0
 8000668:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800066a:	4b3f      	ldr	r3, [pc, #252]	@ (8000768 <MX_ADC1_Init+0x140>)
 800066c:	2200      	movs	r2, #0
 800066e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000670:	4b3d      	ldr	r3, [pc, #244]	@ (8000768 <MX_ADC1_Init+0x140>)
 8000672:	2200      	movs	r2, #0
 8000674:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 4;
 8000676:	4b3c      	ldr	r3, [pc, #240]	@ (8000768 <MX_ADC1_Init+0x140>)
 8000678:	2204      	movs	r2, #4
 800067a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800067c:	4b3a      	ldr	r3, [pc, #232]	@ (8000768 <MX_ADC1_Init+0x140>)
 800067e:	2220      	movs	r2, #32
 8000680:	2100      	movs	r1, #0
 8000682:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000684:	4b38      	ldr	r3, [pc, #224]	@ (8000768 <MX_ADC1_Init+0x140>)
 8000686:	2200      	movs	r2, #0
 8000688:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800068a:	4b37      	ldr	r3, [pc, #220]	@ (8000768 <MX_ADC1_Init+0x140>)
 800068c:	2200      	movs	r2, #0
 800068e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000690:	4b35      	ldr	r3, [pc, #212]	@ (8000768 <MX_ADC1_Init+0x140>)
 8000692:	222c      	movs	r2, #44	@ 0x2c
 8000694:	2100      	movs	r1, #0
 8000696:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000698:	4b33      	ldr	r3, [pc, #204]	@ (8000768 <MX_ADC1_Init+0x140>)
 800069a:	2200      	movs	r2, #0
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800069e:	4b32      	ldr	r3, [pc, #200]	@ (8000768 <MX_ADC1_Init+0x140>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80006a4:	4b30      	ldr	r3, [pc, #192]	@ (8000768 <MX_ADC1_Init+0x140>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80006aa:	4b2f      	ldr	r3, [pc, #188]	@ (8000768 <MX_ADC1_Init+0x140>)
 80006ac:	223c      	movs	r2, #60	@ 0x3c
 80006ae:	2100      	movs	r1, #0
 80006b0:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80006b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000768 <MX_ADC1_Init+0x140>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006b8:	4b2b      	ldr	r3, [pc, #172]	@ (8000768 <MX_ADC1_Init+0x140>)
 80006ba:	0018      	movs	r0, r3
 80006bc:	f000 febc 	bl	8001438 <HAL_ADC_Init>
 80006c0:	1e03      	subs	r3, r0, #0
 80006c2:	d001      	beq.n	80006c8 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80006c4:	f000 face 	bl	8000c64 <Error_Handler>
  }

  /** Configure Channel 0
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80006c8:	1d3b      	adds	r3, r7, #4
 80006ca:	2201      	movs	r2, #1
 80006cc:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006ce:	1d3b      	adds	r3, r7, #4
 80006d0:	2200      	movs	r2, #0
 80006d2:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80006d4:	1d3b      	adds	r3, r7, #4
 80006d6:	2200      	movs	r2, #0
 80006d8:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006da:	1d3a      	adds	r2, r7, #4
 80006dc:	4b22      	ldr	r3, [pc, #136]	@ (8000768 <MX_ADC1_Init+0x140>)
 80006de:	0011      	movs	r1, r2
 80006e0:	0018      	movs	r0, r3
 80006e2:	f001 f8f7 	bl	80018d4 <HAL_ADC_ConfigChannel>
 80006e6:	1e03      	subs	r3, r0, #0
 80006e8:	d001      	beq.n	80006ee <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80006ea:	f000 fabb 	bl	8000c64 <Error_Handler>
  }

  /** Configure Channel 1
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80006ee:	1d3b      	adds	r3, r7, #4
 80006f0:	4a1f      	ldr	r2, [pc, #124]	@ (8000770 <MX_ADC1_Init+0x148>)
 80006f2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	2204      	movs	r2, #4
 80006f8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000700:	1d3a      	adds	r2, r7, #4
 8000702:	4b19      	ldr	r3, [pc, #100]	@ (8000768 <MX_ADC1_Init+0x140>)
 8000704:	0011      	movs	r1, r2
 8000706:	0018      	movs	r0, r3
 8000708:	f001 f8e4 	bl	80018d4 <HAL_ADC_ConfigChannel>
 800070c:	1e03      	subs	r3, r0, #0
 800070e:	d001      	beq.n	8000714 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8000710:	f000 faa8 	bl	8000c64 <Error_Handler>
  }

  /** Configure Channel 4
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	4a17      	ldr	r2, [pc, #92]	@ (8000774 <MX_ADC1_Init+0x14c>)
 8000718:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	2208      	movs	r2, #8
 800071e:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000720:	1d3b      	adds	r3, r7, #4
 8000722:	2200      	movs	r2, #0
 8000724:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000726:	1d3a      	adds	r2, r7, #4
 8000728:	4b0f      	ldr	r3, [pc, #60]	@ (8000768 <MX_ADC1_Init+0x140>)
 800072a:	0011      	movs	r1, r2
 800072c:	0018      	movs	r0, r3
 800072e:	f001 f8d1 	bl	80018d4 <HAL_ADC_ConfigChannel>
 8000732:	1e03      	subs	r3, r0, #0
 8000734:	d001      	beq.n	800073a <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8000736:	f000 fa95 	bl	8000c64 <Error_Handler>
  }

  /** Configure Channel 5
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800073a:	1d3b      	adds	r3, r7, #4
 800073c:	4a0e      	ldr	r2, [pc, #56]	@ (8000778 <MX_ADC1_Init+0x150>)
 800073e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000740:	1d3b      	adds	r3, r7, #4
 8000742:	220c      	movs	r2, #12
 8000744:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	2200      	movs	r2, #0
 800074a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800074c:	1d3a      	adds	r2, r7, #4
 800074e:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <MX_ADC1_Init+0x140>)
 8000750:	0011      	movs	r1, r2
 8000752:	0018      	movs	r0, r3
 8000754:	f001 f8be 	bl	80018d4 <HAL_ADC_ConfigChannel>
 8000758:	1e03      	subs	r3, r0, #0
 800075a:	d001      	beq.n	8000760 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 800075c:	f000 fa82 	bl	8000c64 <Error_Handler>
  }
}
 8000760:	46c0      	nop			@ (mov r8, r8)
 8000762:	46bd      	mov	sp, r7
 8000764:	b004      	add	sp, #16
 8000766:	bd80      	pop	{r7, pc}
 8000768:	20000028 	.word	0x20000028
 800076c:	40012400 	.word	0x40012400
 8000770:	04000002 	.word	0x04000002
 8000774:	10000010 	.word	0x10000010
 8000778:	14000020 	.word	0x14000020

0800077c <MX_TIM14_Init>:

void MX_TIM14_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000782:	1d3b      	adds	r3, r7, #4
 8000784:	0018      	movs	r0, r3
 8000786:	231c      	movs	r3, #28
 8000788:	001a      	movs	r2, r3
 800078a:	2100      	movs	r1, #0
 800078c:	f004 fbac 	bl	8004ee8 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000790:	4b20      	ldr	r3, [pc, #128]	@ (8000814 <MX_TIM14_Init+0x98>)
 8000792:	4a21      	ldr	r2, [pc, #132]	@ (8000818 <MX_TIM14_Init+0x9c>)
 8000794:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8000796:	4b1f      	ldr	r3, [pc, #124]	@ (8000814 <MX_TIM14_Init+0x98>)
 8000798:	2200      	movs	r2, #0
 800079a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800079c:	4b1d      	ldr	r3, [pc, #116]	@ (8000814 <MX_TIM14_Init+0x98>)
 800079e:	2200      	movs	r2, #0
 80007a0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1023;
 80007a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000814 <MX_TIM14_Init+0x98>)
 80007a4:	4a1d      	ldr	r2, [pc, #116]	@ (800081c <MX_TIM14_Init+0xa0>)
 80007a6:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80007a8:	4b1a      	ldr	r3, [pc, #104]	@ (8000814 <MX_TIM14_Init+0x98>)
 80007aa:	2280      	movs	r2, #128	@ 0x80
 80007ac:	0052      	lsls	r2, r2, #1
 80007ae:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007b0:	4b18      	ldr	r3, [pc, #96]	@ (8000814 <MX_TIM14_Init+0x98>)
 80007b2:	2280      	movs	r2, #128	@ 0x80
 80007b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80007b6:	4b17      	ldr	r3, [pc, #92]	@ (8000814 <MX_TIM14_Init+0x98>)
 80007b8:	0018      	movs	r0, r3
 80007ba:	f002 fd39 	bl	8003230 <HAL_TIM_Base_Init>
 80007be:	1e03      	subs	r3, r0, #0
 80007c0:	d001      	beq.n	80007c6 <MX_TIM14_Init+0x4a>
  {
    Error_Handler();
 80007c2:	f000 fa4f 	bl	8000c64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80007c6:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <MX_TIM14_Init+0x98>)
 80007c8:	0018      	movs	r0, r3
 80007ca:	f002 fe05 	bl	80033d8 <HAL_TIM_PWM_Init>
 80007ce:	1e03      	subs	r3, r0, #0
 80007d0:	d001      	beq.n	80007d6 <MX_TIM14_Init+0x5a>
  {
    Error_Handler();
 80007d2:	f000 fa47 	bl	8000c64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007d6:	1d3b      	adds	r3, r7, #4
 80007d8:	2260      	movs	r2, #96	@ 0x60
 80007da:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 45;
 80007dc:	1d3b      	adds	r3, r7, #4
 80007de:	222d      	movs	r2, #45	@ 0x2d
 80007e0:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007e2:	1d3b      	adds	r3, r7, #4
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	2200      	movs	r2, #0
 80007ec:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007ee:	1d39      	adds	r1, r7, #4
 80007f0:	4b08      	ldr	r3, [pc, #32]	@ (8000814 <MX_TIM14_Init+0x98>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	0018      	movs	r0, r3
 80007f6:	f002 ffe7 	bl	80037c8 <HAL_TIM_PWM_ConfigChannel>
 80007fa:	1e03      	subs	r3, r0, #0
 80007fc:	d001      	beq.n	8000802 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 80007fe:	f000 fa31 	bl	8000c64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000802:	4b04      	ldr	r3, [pc, #16]	@ (8000814 <MX_TIM14_Init+0x98>)
 8000804:	0018      	movs	r0, r3
 8000806:	f000 fb4f 	bl	8000ea8 <HAL_TIM_MspPostInit>

}
 800080a:	46c0      	nop			@ (mov r8, r8)
 800080c:	46bd      	mov	sp, r7
 800080e:	b008      	add	sp, #32
 8000810:	bd80      	pop	{r7, pc}
 8000812:	46c0      	nop			@ (mov r8, r8)
 8000814:	200000e8 	.word	0x200000e8
 8000818:	40002000 	.word	0x40002000
 800081c:	000003ff 	.word	0x000003ff

08000820 <MX_TIM16_Init>:

void MX_TIM16_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b094      	sub	sp, #80	@ 0x50
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000826:	2334      	movs	r3, #52	@ 0x34
 8000828:	18fb      	adds	r3, r7, r3
 800082a:	0018      	movs	r0, r3
 800082c:	231c      	movs	r3, #28
 800082e:	001a      	movs	r2, r3
 8000830:	2100      	movs	r1, #0
 8000832:	f004 fb59 	bl	8004ee8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000836:	003b      	movs	r3, r7
 8000838:	0018      	movs	r0, r3
 800083a:	2334      	movs	r3, #52	@ 0x34
 800083c:	001a      	movs	r2, r3
 800083e:	2100      	movs	r1, #0
 8000840:	f004 fb52 	bl	8004ee8 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000844:	4b3a      	ldr	r3, [pc, #232]	@ (8000930 <MX_TIM16_Init+0x110>)
 8000846:	4a3b      	ldr	r2, [pc, #236]	@ (8000934 <MX_TIM16_Init+0x114>)
 8000848:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 800084a:	4b39      	ldr	r3, [pc, #228]	@ (8000930 <MX_TIM16_Init+0x110>)
 800084c:	2200      	movs	r2, #0
 800084e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000850:	4b37      	ldr	r3, [pc, #220]	@ (8000930 <MX_TIM16_Init+0x110>)
 8000852:	2200      	movs	r2, #0
 8000854:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 255;
 8000856:	4b36      	ldr	r3, [pc, #216]	@ (8000930 <MX_TIM16_Init+0x110>)
 8000858:	22ff      	movs	r2, #255	@ 0xff
 800085a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800085c:	4b34      	ldr	r3, [pc, #208]	@ (8000930 <MX_TIM16_Init+0x110>)
 800085e:	2280      	movs	r2, #128	@ 0x80
 8000860:	0092      	lsls	r2, r2, #2
 8000862:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000864:	4b32      	ldr	r3, [pc, #200]	@ (8000930 <MX_TIM16_Init+0x110>)
 8000866:	2200      	movs	r2, #0
 8000868:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800086a:	4b31      	ldr	r3, [pc, #196]	@ (8000930 <MX_TIM16_Init+0x110>)
 800086c:	2280      	movs	r2, #128	@ 0x80
 800086e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000870:	4b2f      	ldr	r3, [pc, #188]	@ (8000930 <MX_TIM16_Init+0x110>)
 8000872:	0018      	movs	r0, r3
 8000874:	f002 fcdc 	bl	8003230 <HAL_TIM_Base_Init>
 8000878:	1e03      	subs	r3, r0, #0
 800087a:	d001      	beq.n	8000880 <MX_TIM16_Init+0x60>
  {
    Error_Handler();
 800087c:	f000 f9f2 	bl	8000c64 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 8000880:	4b2b      	ldr	r3, [pc, #172]	@ (8000930 <MX_TIM16_Init+0x110>)
 8000882:	0018      	movs	r0, r3
 8000884:	f002 fd3a 	bl	80032fc <HAL_TIM_OC_Init>
 8000888:	1e03      	subs	r3, r0, #0
 800088a:	d001      	beq.n	8000890 <MX_TIM16_Init+0x70>
  {
    Error_Handler();
 800088c:	f000 f9ea 	bl	8000c64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000890:	2134      	movs	r1, #52	@ 0x34
 8000892:	187b      	adds	r3, r7, r1
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 255;
 8000898:	187b      	adds	r3, r7, r1
 800089a:	22ff      	movs	r2, #255	@ 0xff
 800089c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	2200      	movs	r2, #0
 80008a2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80008a4:	187b      	adds	r3, r7, r1
 80008a6:	2200      	movs	r2, #0
 80008a8:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	2200      	movs	r2, #0
 80008ae:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	2200      	movs	r2, #0
 80008b4:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	2200      	movs	r2, #0
 80008ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008bc:	1879      	adds	r1, r7, r1
 80008be:	4b1c      	ldr	r3, [pc, #112]	@ (8000930 <MX_TIM16_Init+0x110>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	0018      	movs	r0, r3
 80008c4:	f002 ff20 	bl	8003708 <HAL_TIM_OC_ConfigChannel>
 80008c8:	1e03      	subs	r3, r0, #0
 80008ca:	d001      	beq.n	80008d0 <MX_TIM16_Init+0xb0>
  {
    Error_Handler();
 80008cc:	f000 f9ca 	bl	8000c64 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim16, TIM_CHANNEL_1);
 80008d0:	4b17      	ldr	r3, [pc, #92]	@ (8000930 <MX_TIM16_Init+0x110>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	699a      	ldr	r2, [r3, #24]
 80008d6:	4b16      	ldr	r3, [pc, #88]	@ (8000930 <MX_TIM16_Init+0x110>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2108      	movs	r1, #8
 80008dc:	430a      	orrs	r2, r1
 80008de:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80008e0:	003b      	movs	r3, r7
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80008e6:	003b      	movs	r3, r7
 80008e8:	2200      	movs	r2, #0
 80008ea:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80008ec:	003b      	movs	r3, r7
 80008ee:	2200      	movs	r2, #0
 80008f0:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80008f2:	003b      	movs	r3, r7
 80008f4:	2200      	movs	r2, #0
 80008f6:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008f8:	003b      	movs	r3, r7
 80008fa:	2200      	movs	r2, #0
 80008fc:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008fe:	003b      	movs	r3, r7
 8000900:	2280      	movs	r2, #128	@ 0x80
 8000902:	0192      	lsls	r2, r2, #6
 8000904:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000906:	003b      	movs	r3, r7
 8000908:	2200      	movs	r2, #0
 800090a:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800090c:	003b      	movs	r3, r7
 800090e:	2200      	movs	r2, #0
 8000910:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8000912:	003a      	movs	r2, r7
 8000914:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <MX_TIM16_Init+0x110>)
 8000916:	0011      	movs	r1, r2
 8000918:	0018      	movs	r0, r3
 800091a:	f003 fd27 	bl	800436c <HAL_TIMEx_ConfigBreakDeadTime>
 800091e:	1e03      	subs	r3, r0, #0
 8000920:	d001      	beq.n	8000926 <MX_TIM16_Init+0x106>
  {
    Error_Handler();
 8000922:	f000 f99f 	bl	8000c64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000926:	46c0      	nop			@ (mov r8, r8)
 8000928:	46bd      	mov	sp, r7
 800092a:	b014      	add	sp, #80	@ 0x50
 800092c:	bd80      	pop	{r7, pc}
 800092e:	46c0      	nop			@ (mov r8, r8)
 8000930:	200001a4 	.word	0x200001a4
 8000934:	40014400 	.word	0x40014400

08000938 <MX_TIM17_Init>:

void MX_TIM17_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b094      	sub	sp, #80	@ 0x50
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800093e:	2334      	movs	r3, #52	@ 0x34
 8000940:	18fb      	adds	r3, r7, r3
 8000942:	0018      	movs	r0, r3
 8000944:	231c      	movs	r3, #28
 8000946:	001a      	movs	r2, r3
 8000948:	2100      	movs	r1, #0
 800094a:	f004 facd 	bl	8004ee8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800094e:	003b      	movs	r3, r7
 8000950:	0018      	movs	r0, r3
 8000952:	2334      	movs	r3, #52	@ 0x34
 8000954:	001a      	movs	r2, r3
 8000956:	2100      	movs	r1, #0
 8000958:	f004 fac6 	bl	8004ee8 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800095c:	4b3a      	ldr	r3, [pc, #232]	@ (8000a48 <MX_TIM17_Init+0x110>)
 800095e:	4a3b      	ldr	r2, [pc, #236]	@ (8000a4c <MX_TIM17_Init+0x114>)
 8000960:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8000962:	4b39      	ldr	r3, [pc, #228]	@ (8000a48 <MX_TIM17_Init+0x110>)
 8000964:	2200      	movs	r2, #0
 8000966:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000968:	4b37      	ldr	r3, [pc, #220]	@ (8000a48 <MX_TIM17_Init+0x110>)
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 800096e:	4b36      	ldr	r3, [pc, #216]	@ (8000a48 <MX_TIM17_Init+0x110>)
 8000970:	4a37      	ldr	r2, [pc, #220]	@ (8000a50 <MX_TIM17_Init+0x118>)
 8000972:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000974:	4b34      	ldr	r3, [pc, #208]	@ (8000a48 <MX_TIM17_Init+0x110>)
 8000976:	2280      	movs	r2, #128	@ 0x80
 8000978:	0052      	lsls	r2, r2, #1
 800097a:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800097c:	4b32      	ldr	r3, [pc, #200]	@ (8000a48 <MX_TIM17_Init+0x110>)
 800097e:	2200      	movs	r2, #0
 8000980:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000982:	4b31      	ldr	r3, [pc, #196]	@ (8000a48 <MX_TIM17_Init+0x110>)
 8000984:	2200      	movs	r2, #0
 8000986:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000988:	4b2f      	ldr	r3, [pc, #188]	@ (8000a48 <MX_TIM17_Init+0x110>)
 800098a:	0018      	movs	r0, r3
 800098c:	f002 fc50 	bl	8003230 <HAL_TIM_Base_Init>
 8000990:	1e03      	subs	r3, r0, #0
 8000992:	d001      	beq.n	8000998 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8000994:	f000 f966 	bl	8000c64 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 8000998:	4b2b      	ldr	r3, [pc, #172]	@ (8000a48 <MX_TIM17_Init+0x110>)
 800099a:	0018      	movs	r0, r3
 800099c:	f002 fcae 	bl	80032fc <HAL_TIM_OC_Init>
 80009a0:	1e03      	subs	r3, r0, #0
 80009a2:	d001      	beq.n	80009a8 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 80009a4:	f000 f95e 	bl	8000c64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80009a8:	2134      	movs	r1, #52	@ 0x34
 80009aa:	187b      	adds	r3, r7, r1
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 65535;
 80009b0:	187b      	adds	r3, r7, r1
 80009b2:	4a27      	ldr	r2, [pc, #156]	@ (8000a50 <MX_TIM17_Init+0x118>)
 80009b4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009b6:	187b      	adds	r3, r7, r1
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	2200      	movs	r2, #0
 80009c0:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	2200      	movs	r2, #0
 80009c6:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80009c8:	187b      	adds	r3, r7, r1
 80009ca:	2200      	movs	r2, #0
 80009cc:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80009ce:	187b      	adds	r3, r7, r1
 80009d0:	2200      	movs	r2, #0
 80009d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009d4:	1879      	adds	r1, r7, r1
 80009d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a48 <MX_TIM17_Init+0x110>)
 80009d8:	2200      	movs	r2, #0
 80009da:	0018      	movs	r0, r3
 80009dc:	f002 fe94 	bl	8003708 <HAL_TIM_OC_ConfigChannel>
 80009e0:	1e03      	subs	r3, r0, #0
 80009e2:	d001      	beq.n	80009e8 <MX_TIM17_Init+0xb0>
  {
    Error_Handler();
 80009e4:	f000 f93e 	bl	8000c64 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim17, TIM_CHANNEL_1);
 80009e8:	4b17      	ldr	r3, [pc, #92]	@ (8000a48 <MX_TIM17_Init+0x110>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	699a      	ldr	r2, [r3, #24]
 80009ee:	4b16      	ldr	r3, [pc, #88]	@ (8000a48 <MX_TIM17_Init+0x110>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2108      	movs	r1, #8
 80009f4:	430a      	orrs	r2, r1
 80009f6:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80009f8:	003b      	movs	r3, r7
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80009fe:	003b      	movs	r3, r7
 8000a00:	2200      	movs	r2, #0
 8000a02:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a04:	003b      	movs	r3, r7
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a0a:	003b      	movs	r3, r7
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a10:	003b      	movs	r3, r7
 8000a12:	2200      	movs	r2, #0
 8000a14:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a16:	003b      	movs	r3, r7
 8000a18:	2280      	movs	r2, #128	@ 0x80
 8000a1a:	0192      	lsls	r2, r2, #6
 8000a1c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000a1e:	003b      	movs	r3, r7
 8000a20:	2200      	movs	r2, #0
 8000a22:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a24:	003b      	movs	r3, r7
 8000a26:	2200      	movs	r2, #0
 8000a28:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000a2a:	003a      	movs	r2, r7
 8000a2c:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <MX_TIM17_Init+0x110>)
 8000a2e:	0011      	movs	r1, r2
 8000a30:	0018      	movs	r0, r3
 8000a32:	f003 fc9b 	bl	800436c <HAL_TIMEx_ConfigBreakDeadTime>
 8000a36:	1e03      	subs	r3, r0, #0
 8000a38:	d001      	beq.n	8000a3e <MX_TIM17_Init+0x106>
  {
    Error_Handler();
 8000a3a:	f000 f913 	bl	8000c64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000a3e:	46c0      	nop			@ (mov r8, r8)
 8000a40:	46bd      	mov	sp, r7
 8000a42:	b014      	add	sp, #80	@ 0x50
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	46c0      	nop			@ (mov r8, r8)
 8000a48:	20000260 	.word	0x20000260
 8000a4c:	40014800 	.word	0x40014800
 8000a50:	0000ffff 	.word	0x0000ffff

08000a54 <MX_USART2_UART_Init>:

void MX_USART2_UART_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8000a58:	4b16      	ldr	r3, [pc, #88]	@ (8000ab4 <MX_USART2_UART_Init+0x60>)
 8000a5a:	4a17      	ldr	r2, [pc, #92]	@ (8000ab8 <MX_USART2_UART_Init+0x64>)
 8000a5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a5e:	4b15      	ldr	r3, [pc, #84]	@ (8000ab4 <MX_USART2_UART_Init+0x60>)
 8000a60:	22e1      	movs	r2, #225	@ 0xe1
 8000a62:	0252      	lsls	r2, r2, #9
 8000a64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a66:	4b13      	ldr	r3, [pc, #76]	@ (8000ab4 <MX_USART2_UART_Init+0x60>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a6c:	4b11      	ldr	r3, [pc, #68]	@ (8000ab4 <MX_USART2_UART_Init+0x60>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a72:	4b10      	ldr	r3, [pc, #64]	@ (8000ab4 <MX_USART2_UART_Init+0x60>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a78:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab4 <MX_USART2_UART_Init+0x60>)
 8000a7a:	220c      	movs	r2, #12
 8000a7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab4 <MX_USART2_UART_Init+0x60>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a84:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab4 <MX_USART2_UART_Init+0x60>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab4 <MX_USART2_UART_Init+0x60>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a90:	4b08      	ldr	r3, [pc, #32]	@ (8000ab4 <MX_USART2_UART_Init+0x60>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a96:	4b07      	ldr	r3, [pc, #28]	@ (8000ab4 <MX_USART2_UART_Init+0x60>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a9c:	4b05      	ldr	r3, [pc, #20]	@ (8000ab4 <MX_USART2_UART_Init+0x60>)
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f003 fd20 	bl	80044e4 <HAL_UART_Init>
 8000aa4:	1e03      	subs	r3, r0, #0
 8000aa6:	d001      	beq.n	8000aac <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000aa8:	f000 f8dc 	bl	8000c64 <Error_Handler>
  }
}
 8000aac:	46c0      	nop			@ (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	46c0      	nop			@ (mov r8, r8)
 8000ab4:	2000031c 	.word	0x2000031c
 8000ab8:	40004400 	.word	0x40004400

08000abc <MX_DMA_Init>:

void MX_DMA_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ac2:	4b10      	ldr	r3, [pc, #64]	@ (8000b04 <MX_DMA_Init+0x48>)
 8000ac4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b04 <MX_DMA_Init+0x48>)
 8000ac8:	2101      	movs	r1, #1
 8000aca:	430a      	orrs	r2, r1
 8000acc:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ace:	4b0d      	ldr	r3, [pc, #52]	@ (8000b04 <MX_DMA_Init+0x48>)
 8000ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000ada:	2200      	movs	r2, #0
 8000adc:	2100      	movs	r1, #0
 8000ade:	2009      	movs	r0, #9
 8000ae0:	f001 fa90 	bl	8002004 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ae4:	2009      	movs	r0, #9
 8000ae6:	f001 faa2 	bl	800202e <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_5_DMAMUX1_OVR_IRQn interrupt configuration */ //- i think to do with scan mode adc
  HAL_NVIC_SetPriority(DMA1_Ch4_5_DMAMUX1_OVR_IRQn, 0, 0);
 8000aea:	2200      	movs	r2, #0
 8000aec:	2100      	movs	r1, #0
 8000aee:	200b      	movs	r0, #11
 8000af0:	f001 fa88 	bl	8002004 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_5_DMAMUX1_OVR_IRQn);
 8000af4:	200b      	movs	r0, #11
 8000af6:	f001 fa9a 	bl	800202e <HAL_NVIC_EnableIRQ>

}
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	46bd      	mov	sp, r7
 8000afe:	b002      	add	sp, #8
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	46c0      	nop			@ (mov r8, r8)
 8000b04:	40021000 	.word	0x40021000

08000b08 <MX_GPIO_Init>:

void MX_GPIO_Init(void)
{
 8000b08:	b590      	push	{r4, r7, lr}
 8000b0a:	b089      	sub	sp, #36	@ 0x24
 8000b0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0e:	240c      	movs	r4, #12
 8000b10:	193b      	adds	r3, r7, r4
 8000b12:	0018      	movs	r0, r3
 8000b14:	2314      	movs	r3, #20
 8000b16:	001a      	movs	r2, r3
 8000b18:	2100      	movs	r1, #0
 8000b1a:	f004 f9e5 	bl	8004ee8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b1e:	4b4e      	ldr	r3, [pc, #312]	@ (8000c58 <MX_GPIO_Init+0x150>)
 8000b20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b22:	4b4d      	ldr	r3, [pc, #308]	@ (8000c58 <MX_GPIO_Init+0x150>)
 8000b24:	2104      	movs	r1, #4
 8000b26:	430a      	orrs	r2, r1
 8000b28:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b2a:	4b4b      	ldr	r3, [pc, #300]	@ (8000c58 <MX_GPIO_Init+0x150>)
 8000b2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b2e:	2204      	movs	r2, #4
 8000b30:	4013      	ands	r3, r2
 8000b32:	60bb      	str	r3, [r7, #8]
 8000b34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b36:	4b48      	ldr	r3, [pc, #288]	@ (8000c58 <MX_GPIO_Init+0x150>)
 8000b38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b3a:	4b47      	ldr	r3, [pc, #284]	@ (8000c58 <MX_GPIO_Init+0x150>)
 8000b3c:	2120      	movs	r1, #32
 8000b3e:	430a      	orrs	r2, r1
 8000b40:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b42:	4b45      	ldr	r3, [pc, #276]	@ (8000c58 <MX_GPIO_Init+0x150>)
 8000b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b46:	2220      	movs	r2, #32
 8000b48:	4013      	ands	r3, r2
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4e:	4b42      	ldr	r3, [pc, #264]	@ (8000c58 <MX_GPIO_Init+0x150>)
 8000b50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b52:	4b41      	ldr	r3, [pc, #260]	@ (8000c58 <MX_GPIO_Init+0x150>)
 8000b54:	2101      	movs	r1, #1
 8000b56:	430a      	orrs	r2, r1
 8000b58:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b5a:	4b3f      	ldr	r3, [pc, #252]	@ (8000c58 <MX_GPIO_Init+0x150>)
 8000b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b5e:	2201      	movs	r2, #1
 8000b60:	4013      	ands	r3, r2
 8000b62:	603b      	str	r3, [r7, #0]
 8000b64:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000b66:	4b3d      	ldr	r3, [pc, #244]	@ (8000c5c <MX_GPIO_Init+0x154>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	2140      	movs	r1, #64	@ 0x40
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	f001 fe31 	bl	80027d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000b72:	193b      	adds	r3, r7, r4
 8000b74:	2204      	movs	r2, #4
 8000b76:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b78:	193b      	adds	r3, r7, r4
 8000b7a:	2288      	movs	r2, #136	@ 0x88
 8000b7c:	0352      	lsls	r2, r2, #13
 8000b7e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b80:	193b      	adds	r3, r7, r4
 8000b82:	2200      	movs	r2, #0
 8000b84:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 8000b86:	193b      	adds	r3, r7, r4
 8000b88:	4a35      	ldr	r2, [pc, #212]	@ (8000c60 <MX_GPIO_Init+0x158>)
 8000b8a:	0019      	movs	r1, r3
 8000b8c:	0010      	movs	r0, r2
 8000b8e:	f001 fcbd 	bl	800250c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */ // - on-board green LED
  GPIO_InitStruct.Pin = LD3_Pin;
 8000b92:	193b      	adds	r3, r7, r4
 8000b94:	2240      	movs	r2, #64	@ 0x40
 8000b96:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b98:	193b      	adds	r3, r7, r4
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	193b      	adds	r3, r7, r4
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000ba4:	193b      	adds	r3, r7, r4
 8000ba6:	4a2d      	ldr	r2, [pc, #180]	@ (8000c5c <MX_GPIO_Init+0x154>)
 8000ba8:	0019      	movs	r1, r3
 8000baa:	0010      	movs	r0, r2
 8000bac:	f001 fcae 	bl	800250c <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH0_Pin */
  GPIO_InitStruct.Pin = ADC_CH0_Pin;
 8000bb0:	193b      	adds	r3, r7, r4
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bb6:	193b      	adds	r3, r7, r4
 8000bb8:	2203      	movs	r2, #3
 8000bba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbc:	193b      	adds	r3, r7, r4
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH0_GPIO_Port, &GPIO_InitStruct);
 8000bc2:	193a      	adds	r2, r7, r4
 8000bc4:	23a0      	movs	r3, #160	@ 0xa0
 8000bc6:	05db      	lsls	r3, r3, #23
 8000bc8:	0011      	movs	r1, r2
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f001 fc9e 	bl	800250c <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH1_Pin */
  GPIO_InitStruct.Pin = ADC_CH1_Pin;
 8000bd0:	193b      	adds	r3, r7, r4
 8000bd2:	2202      	movs	r2, #2
 8000bd4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bd6:	193b      	adds	r3, r7, r4
 8000bd8:	2203      	movs	r2, #3
 8000bda:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	193b      	adds	r3, r7, r4
 8000bde:	2200      	movs	r2, #0
 8000be0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH1_GPIO_Port, &GPIO_InitStruct);
 8000be2:	193a      	adds	r2, r7, r4
 8000be4:	23a0      	movs	r3, #160	@ 0xa0
 8000be6:	05db      	lsls	r3, r3, #23
 8000be8:	0011      	movs	r1, r2
 8000bea:	0018      	movs	r0, r3
 8000bec:	f001 fc8e 	bl	800250c <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH4_Pin */
  GPIO_InitStruct.Pin = ADC_CH4_Pin;
 8000bf0:	193b      	adds	r3, r7, r4
 8000bf2:	2210      	movs	r2, #16
 8000bf4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bf6:	193b      	adds	r3, r7, r4
 8000bf8:	2203      	movs	r2, #3
 8000bfa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	193b      	adds	r3, r7, r4
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH4_GPIO_Port, &GPIO_InitStruct);
 8000c02:	193a      	adds	r2, r7, r4
 8000c04:	23a0      	movs	r3, #160	@ 0xa0
 8000c06:	05db      	lsls	r3, r3, #23
 8000c08:	0011      	movs	r1, r2
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f001 fc7e 	bl	800250c <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH5_Pin */
  GPIO_InitStruct.Pin = ADC_CH5_Pin;
 8000c10:	193b      	adds	r3, r7, r4
 8000c12:	2220      	movs	r2, #32
 8000c14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c16:	193b      	adds	r3, r7, r4
 8000c18:	2203      	movs	r2, #3
 8000c1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	193b      	adds	r3, r7, r4
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH5_GPIO_Port, &GPIO_InitStruct);
 8000c22:	193a      	adds	r2, r7, r4
 8000c24:	23a0      	movs	r3, #160	@ 0xa0
 8000c26:	05db      	lsls	r3, r3, #23
 8000c28:	0011      	movs	r1, r2
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f001 fc6e 	bl	800250c <HAL_GPIO_Init>

  /*Configure GPIO pin : TIM14_CH1_Pin */
  GPIO_InitStruct.Pin = TIM14_CH1_Pin;
 8000c30:	193b      	adds	r3, r7, r4
 8000c32:	2280      	movs	r2, #128	@ 0x80
 8000c34:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c36:	193b      	adds	r3, r7, r4
 8000c38:	2201      	movs	r2, #1
 8000c3a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	193b      	adds	r3, r7, r4
 8000c3e:	2200      	movs	r2, #0
 8000c40:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TIM14_CH1_GPIO_Port, &GPIO_InitStruct);
 8000c42:	193a      	adds	r2, r7, r4
 8000c44:	23a0      	movs	r3, #160	@ 0xa0
 8000c46:	05db      	lsls	r3, r3, #23
 8000c48:	0011      	movs	r1, r2
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f001 fc5e 	bl	800250c <HAL_GPIO_Init>
}
 8000c50:	46c0      	nop			@ (mov r8, r8)
 8000c52:	46bd      	mov	sp, r7
 8000c54:	b009      	add	sp, #36	@ 0x24
 8000c56:	bd90      	pop	{r4, r7, pc}
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	50000800 	.word	0x50000800
 8000c60:	50001400 	.word	0x50001400

08000c64 <Error_Handler>:

void Error_Handler(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c68:	b672      	cpsid	i
}
 8000c6a:	46c0      	nop			@ (mov r8, r8)
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c6c:	46c0      	nop			@ (mov r8, r8)
 8000c6e:	e7fd      	b.n	8000c6c <Error_Handler+0x8>

08000c70 <main>:
TIM_HandleTypeDef htim17;

UART_HandleTypeDef huart2;

int main(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c74:	f000 fa12 	bl	800109c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000c78:	f7ff fc78 	bl	800056c <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c7c:	f7ff ff44 	bl	8000b08 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c80:	f7ff ff1c 	bl	8000abc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000c84:	f7ff fee6 	bl	8000a54 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000c88:	f7ff fcce 	bl	8000628 <MX_ADC1_Init>
  MX_TIM14_Init();
 8000c8c:	f7ff fd76 	bl	800077c <MX_TIM14_Init>
  MX_TIM16_Init();
 8000c90:	f7ff fdc6 	bl	8000820 <MX_TIM16_Init>
  MX_TIM17_Init();
 8000c94:	f7ff fe50 	bl	8000938 <MX_TIM17_Init>

  //Set callback function for TIM16 (freq. gen.) to the callback function in TIMx_callback.c for TIM16.
  //I believe the correct CallbackID is HAL_TIM_OC_DELAY_ELAPSED_CB_ID, but if this doesn't work maybe
  //HAL_TIM_PERIOD_ELAPSED_CB_ID will work. This should be basically the same because we've set up TIM16
  //in Output Compare mode, where the ARR and CRR are the same.
  HAL_TIM_RegisterCallback(&htim16, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM16_callback);
 8000c98:	4a06      	ldr	r2, [pc, #24]	@ (8000cb4 <main+0x44>)
 8000c9a:	4b07      	ldr	r3, [pc, #28]	@ (8000cb8 <main+0x48>)
 8000c9c:	2114      	movs	r1, #20
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f002 fee2 	bl	8003a68 <HAL_TIM_RegisterCallback>

  //Set callback function for TIM16 (adc trig.) to the callback function in TIMx_callback.c for TIM17.
  //I believe the correct CallbackID is HAL_TIM_OC_DELAY_ELAPSED_CB_ID, but if this doesn't work maybe
  //HAL_TIM_PERIOD_ELAPSED_CB_ID will work. This should be basically the same because we've set up TIM16
  //in Output Compare mode, where the ARR and CRR are the same.
  HAL_TIM_RegisterCallback(&htim17, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM17_callback);
 8000ca4:	4a05      	ldr	r2, [pc, #20]	@ (8000cbc <main+0x4c>)
 8000ca6:	4b06      	ldr	r3, [pc, #24]	@ (8000cc0 <main+0x50>)
 8000ca8:	2114      	movs	r1, #20
 8000caa:	0018      	movs	r0, r3
 8000cac:	f002 fedc 	bl	8003a68 <HAL_TIM_RegisterCallback>


  while (1)
 8000cb0:	46c0      	nop			@ (mov r8, r8)
 8000cb2:	e7fd      	b.n	8000cb0 <main+0x40>
 8000cb4:	08000449 	.word	0x08000449
 8000cb8:	200001a4 	.word	0x200001a4
 8000cbc:	08000541 	.word	0x08000541
 8000cc0:	20000260 	.word	0x20000260

08000cc4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cca:	4b0f      	ldr	r3, [pc, #60]	@ (8000d08 <HAL_MspInit+0x44>)
 8000ccc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cce:	4b0e      	ldr	r3, [pc, #56]	@ (8000d08 <HAL_MspInit+0x44>)
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	430a      	orrs	r2, r1
 8000cd4:	641a      	str	r2, [r3, #64]	@ 0x40
 8000cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d08 <HAL_MspInit+0x44>)
 8000cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cda:	2201      	movs	r2, #1
 8000cdc:	4013      	ands	r3, r2
 8000cde:	607b      	str	r3, [r7, #4]
 8000ce0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ce2:	4b09      	ldr	r3, [pc, #36]	@ (8000d08 <HAL_MspInit+0x44>)
 8000ce4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ce6:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <HAL_MspInit+0x44>)
 8000ce8:	2180      	movs	r1, #128	@ 0x80
 8000cea:	0549      	lsls	r1, r1, #21
 8000cec:	430a      	orrs	r2, r1
 8000cee:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000cf0:	4b05      	ldr	r3, [pc, #20]	@ (8000d08 <HAL_MspInit+0x44>)
 8000cf2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cf4:	2380      	movs	r3, #128	@ 0x80
 8000cf6:	055b      	lsls	r3, r3, #21
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	603b      	str	r3, [r7, #0]
 8000cfc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cfe:	46c0      	nop			@ (mov r8, r8)
 8000d00:	46bd      	mov	sp, r7
 8000d02:	b002      	add	sp, #8
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	46c0      	nop			@ (mov r8, r8)
 8000d08:	40021000 	.word	0x40021000

08000d0c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d0c:	b590      	push	{r4, r7, lr}
 8000d0e:	b08b      	sub	sp, #44	@ 0x2c
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d14:	2414      	movs	r4, #20
 8000d16:	193b      	adds	r3, r7, r4
 8000d18:	0018      	movs	r0, r3
 8000d1a:	2314      	movs	r3, #20
 8000d1c:	001a      	movs	r2, r3
 8000d1e:	2100      	movs	r1, #0
 8000d20:	f004 f8e2 	bl	8004ee8 <memset>
  if(hadc->Instance==ADC1)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a2d      	ldr	r2, [pc, #180]	@ (8000de0 <HAL_ADC_MspInit+0xd4>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d154      	bne.n	8000dd8 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000d2e:	4b2d      	ldr	r3, [pc, #180]	@ (8000de4 <HAL_ADC_MspInit+0xd8>)
 8000d30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d32:	4b2c      	ldr	r3, [pc, #176]	@ (8000de4 <HAL_ADC_MspInit+0xd8>)
 8000d34:	2180      	movs	r1, #128	@ 0x80
 8000d36:	0349      	lsls	r1, r1, #13
 8000d38:	430a      	orrs	r2, r1
 8000d3a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d3c:	4b29      	ldr	r3, [pc, #164]	@ (8000de4 <HAL_ADC_MspInit+0xd8>)
 8000d3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d40:	2380      	movs	r3, #128	@ 0x80
 8000d42:	035b      	lsls	r3, r3, #13
 8000d44:	4013      	ands	r3, r2
 8000d46:	613b      	str	r3, [r7, #16]
 8000d48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4a:	4b26      	ldr	r3, [pc, #152]	@ (8000de4 <HAL_ADC_MspInit+0xd8>)
 8000d4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d4e:	4b25      	ldr	r3, [pc, #148]	@ (8000de4 <HAL_ADC_MspInit+0xd8>)
 8000d50:	2101      	movs	r1, #1
 8000d52:	430a      	orrs	r2, r1
 8000d54:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d56:	4b23      	ldr	r3, [pc, #140]	@ (8000de4 <HAL_ADC_MspInit+0xd8>)
 8000d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000d62:	193b      	adds	r3, r7, r4
 8000d64:	2233      	movs	r2, #51	@ 0x33
 8000d66:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d68:	193b      	adds	r3, r7, r4
 8000d6a:	2203      	movs	r2, #3
 8000d6c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6e:	193b      	adds	r3, r7, r4
 8000d70:	2200      	movs	r2, #0
 8000d72:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d74:	193a      	adds	r2, r7, r4
 8000d76:	23a0      	movs	r3, #160	@ 0xa0
 8000d78:	05db      	lsls	r3, r3, #23
 8000d7a:	0011      	movs	r1, r2
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f001 fbc5 	bl	800250c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000d82:	4b19      	ldr	r3, [pc, #100]	@ (8000de8 <HAL_ADC_MspInit+0xdc>)
 8000d84:	4a19      	ldr	r2, [pc, #100]	@ (8000dec <HAL_ADC_MspInit+0xe0>)
 8000d86:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000d88:	4b17      	ldr	r3, [pc, #92]	@ (8000de8 <HAL_ADC_MspInit+0xdc>)
 8000d8a:	2205      	movs	r2, #5
 8000d8c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d8e:	4b16      	ldr	r3, [pc, #88]	@ (8000de8 <HAL_ADC_MspInit+0xdc>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d94:	4b14      	ldr	r3, [pc, #80]	@ (8000de8 <HAL_ADC_MspInit+0xdc>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000d9a:	4b13      	ldr	r3, [pc, #76]	@ (8000de8 <HAL_ADC_MspInit+0xdc>)
 8000d9c:	2280      	movs	r2, #128	@ 0x80
 8000d9e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000da0:	4b11      	ldr	r3, [pc, #68]	@ (8000de8 <HAL_ADC_MspInit+0xdc>)
 8000da2:	2280      	movs	r2, #128	@ 0x80
 8000da4:	0052      	lsls	r2, r2, #1
 8000da6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000da8:	4b0f      	ldr	r3, [pc, #60]	@ (8000de8 <HAL_ADC_MspInit+0xdc>)
 8000daa:	2280      	movs	r2, #128	@ 0x80
 8000dac:	00d2      	lsls	r2, r2, #3
 8000dae:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000db0:	4b0d      	ldr	r3, [pc, #52]	@ (8000de8 <HAL_ADC_MspInit+0xdc>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000db6:	4b0c      	ldr	r3, [pc, #48]	@ (8000de8 <HAL_ADC_MspInit+0xdc>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8000de8 <HAL_ADC_MspInit+0xdc>)
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	f001 f952 	bl	8002068 <HAL_DMA_Init>
 8000dc4:	1e03      	subs	r3, r0, #0
 8000dc6:	d001      	beq.n	8000dcc <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8000dc8:	f7ff ff4c 	bl	8000c64 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	4a06      	ldr	r2, [pc, #24]	@ (8000de8 <HAL_ADC_MspInit+0xdc>)
 8000dd0:	651a      	str	r2, [r3, #80]	@ 0x50
 8000dd2:	4b05      	ldr	r3, [pc, #20]	@ (8000de8 <HAL_ADC_MspInit+0xdc>)
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000dd8:	46c0      	nop			@ (mov r8, r8)
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	b00b      	add	sp, #44	@ 0x2c
 8000dde:	bd90      	pop	{r4, r7, pc}
 8000de0:	40012400 	.word	0x40012400
 8000de4:	40021000 	.word	0x40021000
 8000de8:	2000008c 	.word	0x2000008c
 8000dec:	40020008 	.word	0x40020008

08000df0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a26      	ldr	r2, [pc, #152]	@ (8000e98 <HAL_TIM_Base_MspInit+0xa8>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d10e      	bne.n	8000e20 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000e02:	4b26      	ldr	r3, [pc, #152]	@ (8000e9c <HAL_TIM_Base_MspInit+0xac>)
 8000e04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e06:	4b25      	ldr	r3, [pc, #148]	@ (8000e9c <HAL_TIM_Base_MspInit+0xac>)
 8000e08:	2180      	movs	r1, #128	@ 0x80
 8000e0a:	0209      	lsls	r1, r1, #8
 8000e0c:	430a      	orrs	r2, r1
 8000e0e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e10:	4b22      	ldr	r3, [pc, #136]	@ (8000e9c <HAL_TIM_Base_MspInit+0xac>)
 8000e12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e14:	2380      	movs	r3, #128	@ 0x80
 8000e16:	021b      	lsls	r3, r3, #8
 8000e18:	4013      	ands	r3, r2
 8000e1a:	617b      	str	r3, [r7, #20]
 8000e1c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000e1e:	e036      	b.n	8000e8e <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM16)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a1e      	ldr	r2, [pc, #120]	@ (8000ea0 <HAL_TIM_Base_MspInit+0xb0>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d116      	bne.n	8000e58 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000e9c <HAL_TIM_Base_MspInit+0xac>)
 8000e2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e2e:	4b1b      	ldr	r3, [pc, #108]	@ (8000e9c <HAL_TIM_Base_MspInit+0xac>)
 8000e30:	2180      	movs	r1, #128	@ 0x80
 8000e32:	0289      	lsls	r1, r1, #10
 8000e34:	430a      	orrs	r2, r1
 8000e36:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e38:	4b18      	ldr	r3, [pc, #96]	@ (8000e9c <HAL_TIM_Base_MspInit+0xac>)
 8000e3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e3c:	2380      	movs	r3, #128	@ 0x80
 8000e3e:	029b      	lsls	r3, r3, #10
 8000e40:	4013      	ands	r3, r2
 8000e42:	613b      	str	r3, [r7, #16]
 8000e44:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2100      	movs	r1, #0
 8000e4a:	2015      	movs	r0, #21
 8000e4c:	f001 f8da 	bl	8002004 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8000e50:	2015      	movs	r0, #21
 8000e52:	f001 f8ec 	bl	800202e <HAL_NVIC_EnableIRQ>
}
 8000e56:	e01a      	b.n	8000e8e <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM17)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a11      	ldr	r2, [pc, #68]	@ (8000ea4 <HAL_TIM_Base_MspInit+0xb4>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d115      	bne.n	8000e8e <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000e62:	4b0e      	ldr	r3, [pc, #56]	@ (8000e9c <HAL_TIM_Base_MspInit+0xac>)
 8000e64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e66:	4b0d      	ldr	r3, [pc, #52]	@ (8000e9c <HAL_TIM_Base_MspInit+0xac>)
 8000e68:	2180      	movs	r1, #128	@ 0x80
 8000e6a:	02c9      	lsls	r1, r1, #11
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e70:	4b0a      	ldr	r3, [pc, #40]	@ (8000e9c <HAL_TIM_Base_MspInit+0xac>)
 8000e72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e74:	2380      	movs	r3, #128	@ 0x80
 8000e76:	02db      	lsls	r3, r3, #11
 8000e78:	4013      	ands	r3, r2
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2100      	movs	r1, #0
 8000e82:	2016      	movs	r0, #22
 8000e84:	f001 f8be 	bl	8002004 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8000e88:	2016      	movs	r0, #22
 8000e8a:	f001 f8d0 	bl	800202e <HAL_NVIC_EnableIRQ>
}
 8000e8e:	46c0      	nop			@ (mov r8, r8)
 8000e90:	46bd      	mov	sp, r7
 8000e92:	b006      	add	sp, #24
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	46c0      	nop			@ (mov r8, r8)
 8000e98:	40002000 	.word	0x40002000
 8000e9c:	40021000 	.word	0x40021000
 8000ea0:	40014400 	.word	0x40014400
 8000ea4:	40014800 	.word	0x40014800

08000ea8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ea8:	b590      	push	{r4, r7, lr}
 8000eaa:	b089      	sub	sp, #36	@ 0x24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb0:	240c      	movs	r4, #12
 8000eb2:	193b      	adds	r3, r7, r4
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	2314      	movs	r3, #20
 8000eb8:	001a      	movs	r2, r3
 8000eba:	2100      	movs	r1, #0
 8000ebc:	f004 f814 	bl	8004ee8 <memset>
  if(htim->Instance==TIM14)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a14      	ldr	r2, [pc, #80]	@ (8000f18 <HAL_TIM_MspPostInit+0x70>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d122      	bne.n	8000f10 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM14_MspPostInit 0 */

  /* USER CODE END TIM14_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eca:	4b14      	ldr	r3, [pc, #80]	@ (8000f1c <HAL_TIM_MspPostInit+0x74>)
 8000ecc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ece:	4b13      	ldr	r3, [pc, #76]	@ (8000f1c <HAL_TIM_MspPostInit+0x74>)
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	430a      	orrs	r2, r1
 8000ed4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ed6:	4b11      	ldr	r3, [pc, #68]	@ (8000f1c <HAL_TIM_MspPostInit+0x74>)
 8000ed8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000eda:	2201      	movs	r2, #1
 8000edc:	4013      	ands	r3, r2
 8000ede:	60bb      	str	r3, [r7, #8]
 8000ee0:	68bb      	ldr	r3, [r7, #8]
    /**TIM14 GPIO Configuration
    PA7     ------> TIM14_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ee2:	0021      	movs	r1, r4
 8000ee4:	187b      	adds	r3, r7, r1
 8000ee6:	2280      	movs	r2, #128	@ 0x80
 8000ee8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eea:	187b      	adds	r3, r7, r1
 8000eec:	2202      	movs	r2, #2
 8000eee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef0:	187b      	adds	r3, r7, r1
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef6:	187b      	adds	r3, r7, r1
 8000ef8:	2200      	movs	r2, #0
 8000efa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 8000efc:	187b      	adds	r3, r7, r1
 8000efe:	2204      	movs	r2, #4
 8000f00:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f02:	187a      	adds	r2, r7, r1
 8000f04:	23a0      	movs	r3, #160	@ 0xa0
 8000f06:	05db      	lsls	r3, r3, #23
 8000f08:	0011      	movs	r1, r2
 8000f0a:	0018      	movs	r0, r3
 8000f0c:	f001 fafe 	bl	800250c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8000f10:	46c0      	nop			@ (mov r8, r8)
 8000f12:	46bd      	mov	sp, r7
 8000f14:	b009      	add	sp, #36	@ 0x24
 8000f16:	bd90      	pop	{r4, r7, pc}
 8000f18:	40002000 	.word	0x40002000
 8000f1c:	40021000 	.word	0x40021000

08000f20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f20:	b590      	push	{r4, r7, lr}
 8000f22:	b08b      	sub	sp, #44	@ 0x2c
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f28:	2414      	movs	r4, #20
 8000f2a:	193b      	adds	r3, r7, r4
 8000f2c:	0018      	movs	r0, r3
 8000f2e:	2314      	movs	r3, #20
 8000f30:	001a      	movs	r2, r3
 8000f32:	2100      	movs	r1, #0
 8000f34:	f003 ffd8 	bl	8004ee8 <memset>
  if(huart->Instance==USART2)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000fac <HAL_UART_MspInit+0x8c>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d130      	bne.n	8000fa4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f42:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb0 <HAL_UART_MspInit+0x90>)
 8000f44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f46:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb0 <HAL_UART_MspInit+0x90>)
 8000f48:	2180      	movs	r1, #128	@ 0x80
 8000f4a:	0289      	lsls	r1, r1, #10
 8000f4c:	430a      	orrs	r2, r1
 8000f4e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f50:	4b17      	ldr	r3, [pc, #92]	@ (8000fb0 <HAL_UART_MspInit+0x90>)
 8000f52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f54:	2380      	movs	r3, #128	@ 0x80
 8000f56:	029b      	lsls	r3, r3, #10
 8000f58:	4013      	ands	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
 8000f5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5e:	4b14      	ldr	r3, [pc, #80]	@ (8000fb0 <HAL_UART_MspInit+0x90>)
 8000f60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f62:	4b13      	ldr	r3, [pc, #76]	@ (8000fb0 <HAL_UART_MspInit+0x90>)
 8000f64:	2101      	movs	r1, #1
 8000f66:	430a      	orrs	r2, r1
 8000f68:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f6a:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <HAL_UART_MspInit+0x90>)
 8000f6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f6e:	2201      	movs	r2, #1
 8000f70:	4013      	ands	r3, r2
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8000f76:	0021      	movs	r1, r4
 8000f78:	187b      	adds	r3, r7, r1
 8000f7a:	220c      	movs	r2, #12
 8000f7c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7e:	187b      	adds	r3, r7, r1
 8000f80:	2202      	movs	r2, #2
 8000f82:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	187b      	adds	r3, r7, r1
 8000f86:	2200      	movs	r2, #0
 8000f88:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8a:	187b      	adds	r3, r7, r1
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000f90:	187b      	adds	r3, r7, r1
 8000f92:	2201      	movs	r2, #1
 8000f94:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f96:	187a      	adds	r2, r7, r1
 8000f98:	23a0      	movs	r3, #160	@ 0xa0
 8000f9a:	05db      	lsls	r3, r3, #23
 8000f9c:	0011      	movs	r1, r2
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f001 fab4 	bl	800250c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000fa4:	46c0      	nop			@ (mov r8, r8)
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	b00b      	add	sp, #44	@ 0x2c
 8000faa:	bd90      	pop	{r4, r7, pc}
 8000fac:	40004400 	.word	0x40004400
 8000fb0:	40021000 	.word	0x40021000

08000fb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fb8:	46c0      	nop			@ (mov r8, r8)
 8000fba:	e7fd      	b.n	8000fb8 <NMI_Handler+0x4>

08000fbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fc0:	46c0      	nop			@ (mov r8, r8)
 8000fc2:	e7fd      	b.n	8000fc0 <HardFault_Handler+0x4>

08000fc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000fc8:	46c0      	nop			@ (mov r8, r8)
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fd2:	46c0      	nop			@ (mov r8, r8)
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fdc:	f000 f8c8 	bl	8001170 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fe0:	46c0      	nop			@ (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
	...

08000fe8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000fec:	4b03      	ldr	r3, [pc, #12]	@ (8000ffc <DMA1_Channel1_IRQHandler+0x14>)
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f001 f94a 	bl	8002288 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000ff4:	46c0      	nop			@ (mov r8, r8)
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	46c0      	nop			@ (mov r8, r8)
 8000ffc:	2000008c 	.word	0x2000008c

08001000 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5 and DMAMUX1 interrupts.
  */
void DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Ch4_5_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE BEGIN DMA1_Ch4_5_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_5_DMAMUX1_OVR_IRQn 1 */
}
 8001004:	46c0      	nop			@ (mov r8, r8)
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001010:	4b03      	ldr	r3, [pc, #12]	@ (8001020 <TIM16_IRQHandler+0x14>)
 8001012:	0018      	movs	r0, r3
 8001014:	f002 fa4e 	bl	80034b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8001018:	46c0      	nop			@ (mov r8, r8)
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	46c0      	nop			@ (mov r8, r8)
 8001020:	200001a4 	.word	0x200001a4

08001024 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001028:	4b03      	ldr	r3, [pc, #12]	@ (8001038 <TIM17_IRQHandler+0x14>)
 800102a:	0018      	movs	r0, r3
 800102c:	f002 fa42 	bl	80034b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8001030:	46c0      	nop			@ (mov r8, r8)
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	46c0      	nop			@ (mov r8, r8)
 8001038:	20000260 	.word	0x20000260

0800103c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001040:	46c0      	nop			@ (mov r8, r8)
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
	...

08001048 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001048:	480d      	ldr	r0, [pc, #52]	@ (8001080 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800104a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800104c:	f7ff fff6 	bl	800103c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001050:	480c      	ldr	r0, [pc, #48]	@ (8001084 <LoopForever+0x6>)
  ldr r1, =_edata
 8001052:	490d      	ldr	r1, [pc, #52]	@ (8001088 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001054:	4a0d      	ldr	r2, [pc, #52]	@ (800108c <LoopForever+0xe>)
  movs r3, #0
 8001056:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001058:	e002      	b.n	8001060 <LoopCopyDataInit>

0800105a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800105a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800105c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800105e:	3304      	adds	r3, #4

08001060 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001060:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001062:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001064:	d3f9      	bcc.n	800105a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001066:	4a0a      	ldr	r2, [pc, #40]	@ (8001090 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001068:	4c0a      	ldr	r4, [pc, #40]	@ (8001094 <LoopForever+0x16>)
  movs r3, #0
 800106a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800106c:	e001      	b.n	8001072 <LoopFillZerobss>

0800106e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800106e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001070:	3204      	adds	r2, #4

08001072 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001072:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001074:	d3fb      	bcc.n	800106e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001076:	f003 ff3f 	bl	8004ef8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800107a:	f7ff fdf9 	bl	8000c70 <main>

0800107e <LoopForever>:

LoopForever:
  b LoopForever
 800107e:	e7fe      	b.n	800107e <LoopForever>
  ldr   r0, =_estack
 8001080:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001084:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001088:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800108c:	08005338 	.word	0x08005338
  ldr r2, =_sbss
 8001090:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001094:	200003c4 	.word	0x200003c4

08001098 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001098:	e7fe      	b.n	8001098 <ADC1_IRQHandler>
	...

0800109c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010a2:	1dfb      	adds	r3, r7, #7
 80010a4:	2200      	movs	r2, #0
 80010a6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010a8:	4b0b      	ldr	r3, [pc, #44]	@ (80010d8 <HAL_Init+0x3c>)
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	4b0a      	ldr	r3, [pc, #40]	@ (80010d8 <HAL_Init+0x3c>)
 80010ae:	2180      	movs	r1, #128	@ 0x80
 80010b0:	0049      	lsls	r1, r1, #1
 80010b2:	430a      	orrs	r2, r1
 80010b4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010b6:	2000      	movs	r0, #0
 80010b8:	f000 f810 	bl	80010dc <HAL_InitTick>
 80010bc:	1e03      	subs	r3, r0, #0
 80010be:	d003      	beq.n	80010c8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80010c0:	1dfb      	adds	r3, r7, #7
 80010c2:	2201      	movs	r2, #1
 80010c4:	701a      	strb	r2, [r3, #0]
 80010c6:	e001      	b.n	80010cc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80010c8:	f7ff fdfc 	bl	8000cc4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010cc:	1dfb      	adds	r3, r7, #7
 80010ce:	781b      	ldrb	r3, [r3, #0]
}
 80010d0:	0018      	movs	r0, r3
 80010d2:	46bd      	mov	sp, r7
 80010d4:	b002      	add	sp, #8
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40022000 	.word	0x40022000

080010dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010dc:	b590      	push	{r4, r7, lr}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010e4:	230f      	movs	r3, #15
 80010e6:	18fb      	adds	r3, r7, r3
 80010e8:	2200      	movs	r2, #0
 80010ea:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80010ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001164 <HAL_InitTick+0x88>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d02b      	beq.n	800114c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80010f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001168 <HAL_InitTick+0x8c>)
 80010f6:	681c      	ldr	r4, [r3, #0]
 80010f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001164 <HAL_InitTick+0x88>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	0019      	movs	r1, r3
 80010fe:	23fa      	movs	r3, #250	@ 0xfa
 8001100:	0098      	lsls	r0, r3, #2
 8001102:	f7fe ffff 	bl	8000104 <__udivsi3>
 8001106:	0003      	movs	r3, r0
 8001108:	0019      	movs	r1, r3
 800110a:	0020      	movs	r0, r4
 800110c:	f7fe fffa 	bl	8000104 <__udivsi3>
 8001110:	0003      	movs	r3, r0
 8001112:	0018      	movs	r0, r3
 8001114:	f000 ff9b 	bl	800204e <HAL_SYSTICK_Config>
 8001118:	1e03      	subs	r3, r0, #0
 800111a:	d112      	bne.n	8001142 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2b03      	cmp	r3, #3
 8001120:	d80a      	bhi.n	8001138 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001122:	6879      	ldr	r1, [r7, #4]
 8001124:	2301      	movs	r3, #1
 8001126:	425b      	negs	r3, r3
 8001128:	2200      	movs	r2, #0
 800112a:	0018      	movs	r0, r3
 800112c:	f000 ff6a 	bl	8002004 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001130:	4b0e      	ldr	r3, [pc, #56]	@ (800116c <HAL_InitTick+0x90>)
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	e00d      	b.n	8001154 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001138:	230f      	movs	r3, #15
 800113a:	18fb      	adds	r3, r7, r3
 800113c:	2201      	movs	r2, #1
 800113e:	701a      	strb	r2, [r3, #0]
 8001140:	e008      	b.n	8001154 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001142:	230f      	movs	r3, #15
 8001144:	18fb      	adds	r3, r7, r3
 8001146:	2201      	movs	r2, #1
 8001148:	701a      	strb	r2, [r3, #0]
 800114a:	e003      	b.n	8001154 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800114c:	230f      	movs	r3, #15
 800114e:	18fb      	adds	r3, r7, r3
 8001150:	2201      	movs	r2, #1
 8001152:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001154:	230f      	movs	r3, #15
 8001156:	18fb      	adds	r3, r7, r3
 8001158:	781b      	ldrb	r3, [r3, #0]
}
 800115a:	0018      	movs	r0, r3
 800115c:	46bd      	mov	sp, r7
 800115e:	b005      	add	sp, #20
 8001160:	bd90      	pop	{r4, r7, pc}
 8001162:	46c0      	nop			@ (mov r8, r8)
 8001164:	20000008 	.word	0x20000008
 8001168:	20000000 	.word	0x20000000
 800116c:	20000004 	.word	0x20000004

08001170 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001174:	4b05      	ldr	r3, [pc, #20]	@ (800118c <HAL_IncTick+0x1c>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	001a      	movs	r2, r3
 800117a:	4b05      	ldr	r3, [pc, #20]	@ (8001190 <HAL_IncTick+0x20>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	18d2      	adds	r2, r2, r3
 8001180:	4b03      	ldr	r3, [pc, #12]	@ (8001190 <HAL_IncTick+0x20>)
 8001182:	601a      	str	r2, [r3, #0]
}
 8001184:	46c0      	nop			@ (mov r8, r8)
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	46c0      	nop			@ (mov r8, r8)
 800118c:	20000008 	.word	0x20000008
 8001190:	200003c0 	.word	0x200003c0

08001194 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  return uwTick;
 8001198:	4b02      	ldr	r3, [pc, #8]	@ (80011a4 <HAL_GetTick+0x10>)
 800119a:	681b      	ldr	r3, [r3, #0]
}
 800119c:	0018      	movs	r0, r3
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	46c0      	nop			@ (mov r8, r8)
 80011a4:	200003c0 	.word	0x200003c0

080011a8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a05      	ldr	r2, [pc, #20]	@ (80011cc <LL_ADC_SetCommonPathInternalCh+0x24>)
 80011b8:	401a      	ands	r2, r3
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	431a      	orrs	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	601a      	str	r2, [r3, #0]
}
 80011c2:	46c0      	nop			@ (mov r8, r8)
 80011c4:	46bd      	mov	sp, r7
 80011c6:	b002      	add	sp, #8
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	46c0      	nop			@ (mov r8, r8)
 80011cc:	fe3fffff 	.word	0xfe3fffff

080011d0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	23e0      	movs	r3, #224	@ 0xe0
 80011de:	045b      	lsls	r3, r3, #17
 80011e0:	4013      	ands	r3, r2
}
 80011e2:	0018      	movs	r0, r3
 80011e4:	46bd      	mov	sp, r7
 80011e6:	b002      	add	sp, #8
 80011e8:	bd80      	pop	{r7, pc}

080011ea <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b084      	sub	sp, #16
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	60f8      	str	r0, [r7, #12]
 80011f2:	60b9      	str	r1, [r7, #8]
 80011f4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	695b      	ldr	r3, [r3, #20]
 80011fa:	68ba      	ldr	r2, [r7, #8]
 80011fc:	2104      	movs	r1, #4
 80011fe:	400a      	ands	r2, r1
 8001200:	2107      	movs	r1, #7
 8001202:	4091      	lsls	r1, r2
 8001204:	000a      	movs	r2, r1
 8001206:	43d2      	mvns	r2, r2
 8001208:	401a      	ands	r2, r3
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	2104      	movs	r1, #4
 800120e:	400b      	ands	r3, r1
 8001210:	6879      	ldr	r1, [r7, #4]
 8001212:	4099      	lsls	r1, r3
 8001214:	000b      	movs	r3, r1
 8001216:	431a      	orrs	r2, r3
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800121c:	46c0      	nop			@ (mov r8, r8)
 800121e:	46bd      	mov	sp, r7
 8001220:	b004      	add	sp, #16
 8001222:	bd80      	pop	{r7, pc}

08001224 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	695b      	ldr	r3, [r3, #20]
 8001232:	683a      	ldr	r2, [r7, #0]
 8001234:	2104      	movs	r1, #4
 8001236:	400a      	ands	r2, r1
 8001238:	2107      	movs	r1, #7
 800123a:	4091      	lsls	r1, r2
 800123c:	000a      	movs	r2, r1
 800123e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	2104      	movs	r1, #4
 8001244:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001246:	40da      	lsrs	r2, r3
 8001248:	0013      	movs	r3, r2
}
 800124a:	0018      	movs	r0, r3
 800124c:	46bd      	mov	sp, r7
 800124e:	b002      	add	sp, #8
 8001250:	bd80      	pop	{r7, pc}

08001252 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001252:	b580      	push	{r7, lr}
 8001254:	b082      	sub	sp, #8
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	68da      	ldr	r2, [r3, #12]
 800125e:	23c0      	movs	r3, #192	@ 0xc0
 8001260:	011b      	lsls	r3, r3, #4
 8001262:	4013      	ands	r3, r2
 8001264:	d101      	bne.n	800126a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001266:	2301      	movs	r3, #1
 8001268:	e000      	b.n	800126c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800126a:	2300      	movs	r3, #0
}
 800126c:	0018      	movs	r0, r3
 800126e:	46bd      	mov	sp, r7
 8001270:	b002      	add	sp, #8
 8001272:	bd80      	pop	{r7, pc}

08001274 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001284:	68ba      	ldr	r2, [r7, #8]
 8001286:	211f      	movs	r1, #31
 8001288:	400a      	ands	r2, r1
 800128a:	210f      	movs	r1, #15
 800128c:	4091      	lsls	r1, r2
 800128e:	000a      	movs	r2, r1
 8001290:	43d2      	mvns	r2, r2
 8001292:	401a      	ands	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	0e9b      	lsrs	r3, r3, #26
 8001298:	210f      	movs	r1, #15
 800129a:	4019      	ands	r1, r3
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	201f      	movs	r0, #31
 80012a0:	4003      	ands	r3, r0
 80012a2:	4099      	lsls	r1, r3
 80012a4:	000b      	movs	r3, r1
 80012a6:	431a      	orrs	r2, r3
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80012ac:	46c0      	nop			@ (mov r8, r8)
 80012ae:	46bd      	mov	sp, r7
 80012b0:	b004      	add	sp, #16
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	035b      	lsls	r3, r3, #13
 80012c6:	0b5b      	lsrs	r3, r3, #13
 80012c8:	431a      	orrs	r2, r3
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80012ce:	46c0      	nop			@ (mov r8, r8)
 80012d0:	46bd      	mov	sp, r7
 80012d2:	b002      	add	sp, #8
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b082      	sub	sp, #8
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
 80012de:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012e4:	683a      	ldr	r2, [r7, #0]
 80012e6:	0352      	lsls	r2, r2, #13
 80012e8:	0b52      	lsrs	r2, r2, #13
 80012ea:	43d2      	mvns	r2, r2
 80012ec:	401a      	ands	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80012f2:	46c0      	nop			@ (mov r8, r8)
 80012f4:	46bd      	mov	sp, r7
 80012f6:	b002      	add	sp, #8
 80012f8:	bd80      	pop	{r7, pc}
	...

080012fc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	60b9      	str	r1, [r7, #8]
 8001306:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	695b      	ldr	r3, [r3, #20]
 800130c:	68ba      	ldr	r2, [r7, #8]
 800130e:	0212      	lsls	r2, r2, #8
 8001310:	43d2      	mvns	r2, r2
 8001312:	401a      	ands	r2, r3
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	021b      	lsls	r3, r3, #8
 8001318:	6879      	ldr	r1, [r7, #4]
 800131a:	400b      	ands	r3, r1
 800131c:	4904      	ldr	r1, [pc, #16]	@ (8001330 <LL_ADC_SetChannelSamplingTime+0x34>)
 800131e:	400b      	ands	r3, r1
 8001320:	431a      	orrs	r2, r3
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001326:	46c0      	nop			@ (mov r8, r8)
 8001328:	46bd      	mov	sp, r7
 800132a:	b004      	add	sp, #16
 800132c:	bd80      	pop	{r7, pc}
 800132e:	46c0      	nop			@ (mov r8, r8)
 8001330:	07ffff00 	.word	0x07ffff00

08001334 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	4a05      	ldr	r2, [pc, #20]	@ (8001358 <LL_ADC_EnableInternalRegulator+0x24>)
 8001342:	4013      	ands	r3, r2
 8001344:	2280      	movs	r2, #128	@ 0x80
 8001346:	0552      	lsls	r2, r2, #21
 8001348:	431a      	orrs	r2, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800134e:	46c0      	nop			@ (mov r8, r8)
 8001350:	46bd      	mov	sp, r7
 8001352:	b002      	add	sp, #8
 8001354:	bd80      	pop	{r7, pc}
 8001356:	46c0      	nop			@ (mov r8, r8)
 8001358:	6fffffe8 	.word	0x6fffffe8

0800135c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	689a      	ldr	r2, [r3, #8]
 8001368:	2380      	movs	r3, #128	@ 0x80
 800136a:	055b      	lsls	r3, r3, #21
 800136c:	401a      	ands	r2, r3
 800136e:	2380      	movs	r3, #128	@ 0x80
 8001370:	055b      	lsls	r3, r3, #21
 8001372:	429a      	cmp	r2, r3
 8001374:	d101      	bne.n	800137a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001376:	2301      	movs	r3, #1
 8001378:	e000      	b.n	800137c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800137a:	2300      	movs	r3, #0
}
 800137c:	0018      	movs	r0, r3
 800137e:	46bd      	mov	sp, r7
 8001380:	b002      	add	sp, #8
 8001382:	bd80      	pop	{r7, pc}

08001384 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	4a04      	ldr	r2, [pc, #16]	@ (80013a4 <LL_ADC_Enable+0x20>)
 8001392:	4013      	ands	r3, r2
 8001394:	2201      	movs	r2, #1
 8001396:	431a      	orrs	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800139c:	46c0      	nop			@ (mov r8, r8)
 800139e:	46bd      	mov	sp, r7
 80013a0:	b002      	add	sp, #8
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	7fffffe8 	.word	0x7fffffe8

080013a8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	4a04      	ldr	r2, [pc, #16]	@ (80013c8 <LL_ADC_Disable+0x20>)
 80013b6:	4013      	ands	r3, r2
 80013b8:	2202      	movs	r2, #2
 80013ba:	431a      	orrs	r2, r3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80013c0:	46c0      	nop			@ (mov r8, r8)
 80013c2:	46bd      	mov	sp, r7
 80013c4:	b002      	add	sp, #8
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	7fffffe8 	.word	0x7fffffe8

080013cc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	2201      	movs	r2, #1
 80013da:	4013      	ands	r3, r2
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d101      	bne.n	80013e4 <LL_ADC_IsEnabled+0x18>
 80013e0:	2301      	movs	r3, #1
 80013e2:	e000      	b.n	80013e6 <LL_ADC_IsEnabled+0x1a>
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	0018      	movs	r0, r3
 80013e8:	46bd      	mov	sp, r7
 80013ea:	b002      	add	sp, #8
 80013ec:	bd80      	pop	{r7, pc}
	...

080013f0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	4a04      	ldr	r2, [pc, #16]	@ (8001410 <LL_ADC_REG_StartConversion+0x20>)
 80013fe:	4013      	ands	r3, r2
 8001400:	2204      	movs	r2, #4
 8001402:	431a      	orrs	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001408:	46c0      	nop			@ (mov r8, r8)
 800140a:	46bd      	mov	sp, r7
 800140c:	b002      	add	sp, #8
 800140e:	bd80      	pop	{r7, pc}
 8001410:	7fffffe8 	.word	0x7fffffe8

08001414 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	2204      	movs	r2, #4
 8001422:	4013      	ands	r3, r2
 8001424:	2b04      	cmp	r3, #4
 8001426:	d101      	bne.n	800142c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001428:	2301      	movs	r3, #1
 800142a:	e000      	b.n	800142e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800142c:	2300      	movs	r3, #0
}
 800142e:	0018      	movs	r0, r3
 8001430:	46bd      	mov	sp, r7
 8001432:	b002      	add	sp, #8
 8001434:	bd80      	pop	{r7, pc}
	...

08001438 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b088      	sub	sp, #32
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001440:	231f      	movs	r3, #31
 8001442:	18fb      	adds	r3, r7, r3
 8001444:	2200      	movs	r2, #0
 8001446:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001448:	2300      	movs	r3, #0
 800144a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001450:	2300      	movs	r3, #0
 8001452:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e17f      	b.n	800175e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001462:	2b00      	cmp	r3, #0
 8001464:	d10a      	bne.n	800147c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	0018      	movs	r0, r3
 800146a:	f7ff fc4f 	bl	8000d0c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2200      	movs	r2, #0
 8001472:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2254      	movs	r2, #84	@ 0x54
 8001478:	2100      	movs	r1, #0
 800147a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	0018      	movs	r0, r3
 8001482:	f7ff ff6b 	bl	800135c <LL_ADC_IsInternalRegulatorEnabled>
 8001486:	1e03      	subs	r3, r0, #0
 8001488:	d115      	bne.n	80014b6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	0018      	movs	r0, r3
 8001490:	f7ff ff50 	bl	8001334 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001494:	4bb4      	ldr	r3, [pc, #720]	@ (8001768 <HAL_ADC_Init+0x330>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	49b4      	ldr	r1, [pc, #720]	@ (800176c <HAL_ADC_Init+0x334>)
 800149a:	0018      	movs	r0, r3
 800149c:	f7fe fe32 	bl	8000104 <__udivsi3>
 80014a0:	0003      	movs	r3, r0
 80014a2:	3301      	adds	r3, #1
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80014a8:	e002      	b.n	80014b0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	3b01      	subs	r3, #1
 80014ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d1f9      	bne.n	80014aa <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	0018      	movs	r0, r3
 80014bc:	f7ff ff4e 	bl	800135c <LL_ADC_IsInternalRegulatorEnabled>
 80014c0:	1e03      	subs	r3, r0, #0
 80014c2:	d10f      	bne.n	80014e4 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c8:	2210      	movs	r2, #16
 80014ca:	431a      	orrs	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014d4:	2201      	movs	r2, #1
 80014d6:	431a      	orrs	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80014dc:	231f      	movs	r3, #31
 80014de:	18fb      	adds	r3, r7, r3
 80014e0:	2201      	movs	r2, #1
 80014e2:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	0018      	movs	r0, r3
 80014ea:	f7ff ff93 	bl	8001414 <LL_ADC_REG_IsConversionOngoing>
 80014ee:	0003      	movs	r3, r0
 80014f0:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014f6:	2210      	movs	r2, #16
 80014f8:	4013      	ands	r3, r2
 80014fa:	d000      	beq.n	80014fe <HAL_ADC_Init+0xc6>
 80014fc:	e122      	b.n	8001744 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d000      	beq.n	8001506 <HAL_ADC_Init+0xce>
 8001504:	e11e      	b.n	8001744 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800150a:	4a99      	ldr	r2, [pc, #612]	@ (8001770 <HAL_ADC_Init+0x338>)
 800150c:	4013      	ands	r3, r2
 800150e:	2202      	movs	r2, #2
 8001510:	431a      	orrs	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	0018      	movs	r0, r3
 800151c:	f7ff ff56 	bl	80013cc <LL_ADC_IsEnabled>
 8001520:	1e03      	subs	r3, r0, #0
 8001522:	d000      	beq.n	8001526 <HAL_ADC_Init+0xee>
 8001524:	e0ad      	b.n	8001682 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	7e1b      	ldrb	r3, [r3, #24]
 800152e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001530:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	7e5b      	ldrb	r3, [r3, #25]
 8001536:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001538:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	7e9b      	ldrb	r3, [r3, #26]
 800153e:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001540:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001546:	2b00      	cmp	r3, #0
 8001548:	d002      	beq.n	8001550 <HAL_ADC_Init+0x118>
 800154a:	2380      	movs	r3, #128	@ 0x80
 800154c:	015b      	lsls	r3, r3, #5
 800154e:	e000      	b.n	8001552 <HAL_ADC_Init+0x11a>
 8001550:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001552:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001558:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	691b      	ldr	r3, [r3, #16]
 800155e:	2b00      	cmp	r3, #0
 8001560:	da04      	bge.n	800156c <HAL_ADC_Init+0x134>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	085b      	lsrs	r3, r3, #1
 800156a:	e001      	b.n	8001570 <HAL_ADC_Init+0x138>
 800156c:	2380      	movs	r3, #128	@ 0x80
 800156e:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001570:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	212c      	movs	r1, #44	@ 0x2c
 8001576:	5c5b      	ldrb	r3, [r3, r1]
 8001578:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800157a:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	4313      	orrs	r3, r2
 8001580:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2220      	movs	r2, #32
 8001586:	5c9b      	ldrb	r3, [r3, r2]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d115      	bne.n	80015b8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	7e9b      	ldrb	r3, [r3, #26]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d105      	bne.n	80015a0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	2280      	movs	r2, #128	@ 0x80
 8001598:	0252      	lsls	r2, r2, #9
 800159a:	4313      	orrs	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
 800159e:	e00b      	b.n	80015b8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a4:	2220      	movs	r2, #32
 80015a6:	431a      	orrs	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015b0:	2201      	movs	r2, #1
 80015b2:	431a      	orrs	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d00a      	beq.n	80015d6 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015c4:	23e0      	movs	r3, #224	@ 0xe0
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80015ce:	4313      	orrs	r3, r2
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	4a65      	ldr	r2, [pc, #404]	@ (8001774 <HAL_ADC_Init+0x33c>)
 80015de:	4013      	ands	r3, r2
 80015e0:	0019      	movs	r1, r3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	430a      	orrs	r2, r1
 80015ea:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	0f9b      	lsrs	r3, r3, #30
 80015f2:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80015f8:	4313      	orrs	r3, r2
 80015fa:	697a      	ldr	r2, [r7, #20]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	223c      	movs	r2, #60	@ 0x3c
 8001604:	5c9b      	ldrb	r3, [r3, r2]
 8001606:	2b01      	cmp	r3, #1
 8001608:	d111      	bne.n	800162e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	0f9b      	lsrs	r3, r3, #30
 8001610:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001616:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 800161c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001622:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	4313      	orrs	r3, r2
 8001628:	2201      	movs	r2, #1
 800162a:	4313      	orrs	r3, r2
 800162c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	691b      	ldr	r3, [r3, #16]
 8001634:	4a50      	ldr	r2, [pc, #320]	@ (8001778 <HAL_ADC_Init+0x340>)
 8001636:	4013      	ands	r3, r2
 8001638:	0019      	movs	r1, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	697a      	ldr	r2, [r7, #20]
 8001640:	430a      	orrs	r2, r1
 8001642:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685a      	ldr	r2, [r3, #4]
 8001648:	23c0      	movs	r3, #192	@ 0xc0
 800164a:	061b      	lsls	r3, r3, #24
 800164c:	429a      	cmp	r2, r3
 800164e:	d018      	beq.n	8001682 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001654:	2380      	movs	r3, #128	@ 0x80
 8001656:	05db      	lsls	r3, r3, #23
 8001658:	429a      	cmp	r2, r3
 800165a:	d012      	beq.n	8001682 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001660:	2380      	movs	r3, #128	@ 0x80
 8001662:	061b      	lsls	r3, r3, #24
 8001664:	429a      	cmp	r2, r3
 8001666:	d00c      	beq.n	8001682 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001668:	4b44      	ldr	r3, [pc, #272]	@ (800177c <HAL_ADC_Init+0x344>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a44      	ldr	r2, [pc, #272]	@ (8001780 <HAL_ADC_Init+0x348>)
 800166e:	4013      	ands	r3, r2
 8001670:	0019      	movs	r1, r3
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	685a      	ldr	r2, [r3, #4]
 8001676:	23f0      	movs	r3, #240	@ 0xf0
 8001678:	039b      	lsls	r3, r3, #14
 800167a:	401a      	ands	r2, r3
 800167c:	4b3f      	ldr	r3, [pc, #252]	@ (800177c <HAL_ADC_Init+0x344>)
 800167e:	430a      	orrs	r2, r1
 8001680:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6818      	ldr	r0, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800168a:	001a      	movs	r2, r3
 800168c:	2100      	movs	r1, #0
 800168e:	f7ff fdac 	bl	80011ea <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6818      	ldr	r0, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800169a:	493a      	ldr	r1, [pc, #232]	@ (8001784 <HAL_ADC_Init+0x34c>)
 800169c:	001a      	movs	r2, r3
 800169e:	f7ff fda4 	bl	80011ea <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	691b      	ldr	r3, [r3, #16]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d109      	bne.n	80016be <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2110      	movs	r1, #16
 80016b6:	4249      	negs	r1, r1
 80016b8:	430a      	orrs	r2, r1
 80016ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80016bc:	e018      	b.n	80016f0 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	691a      	ldr	r2, [r3, #16]
 80016c2:	2380      	movs	r3, #128	@ 0x80
 80016c4:	039b      	lsls	r3, r3, #14
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d112      	bne.n	80016f0 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	69db      	ldr	r3, [r3, #28]
 80016d4:	3b01      	subs	r3, #1
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	221c      	movs	r2, #28
 80016da:	4013      	ands	r3, r2
 80016dc:	2210      	movs	r2, #16
 80016de:	4252      	negs	r2, r2
 80016e0:	409a      	lsls	r2, r3
 80016e2:	0011      	movs	r1, r2
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	430a      	orrs	r2, r1
 80016ee:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2100      	movs	r1, #0
 80016f6:	0018      	movs	r0, r3
 80016f8:	f7ff fd94 	bl	8001224 <LL_ADC_GetSamplingTimeCommonChannels>
 80016fc:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001702:	429a      	cmp	r2, r3
 8001704:	d10b      	bne.n	800171e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001710:	2203      	movs	r2, #3
 8001712:	4393      	bics	r3, r2
 8001714:	2201      	movs	r2, #1
 8001716:	431a      	orrs	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800171c:	e01c      	b.n	8001758 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001722:	2212      	movs	r2, #18
 8001724:	4393      	bics	r3, r2
 8001726:	2210      	movs	r2, #16
 8001728:	431a      	orrs	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001732:	2201      	movs	r2, #1
 8001734:	431a      	orrs	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800173a:	231f      	movs	r3, #31
 800173c:	18fb      	adds	r3, r7, r3
 800173e:	2201      	movs	r2, #1
 8001740:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001742:	e009      	b.n	8001758 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001748:	2210      	movs	r2, #16
 800174a:	431a      	orrs	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001750:	231f      	movs	r3, #31
 8001752:	18fb      	adds	r3, r7, r3
 8001754:	2201      	movs	r2, #1
 8001756:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001758:	231f      	movs	r3, #31
 800175a:	18fb      	adds	r3, r7, r3
 800175c:	781b      	ldrb	r3, [r3, #0]
}
 800175e:	0018      	movs	r0, r3
 8001760:	46bd      	mov	sp, r7
 8001762:	b008      	add	sp, #32
 8001764:	bd80      	pop	{r7, pc}
 8001766:	46c0      	nop			@ (mov r8, r8)
 8001768:	20000000 	.word	0x20000000
 800176c:	00030d40 	.word	0x00030d40
 8001770:	fffffefd 	.word	0xfffffefd
 8001774:	ffde0201 	.word	0xffde0201
 8001778:	1ffffc02 	.word	0x1ffffc02
 800177c:	40012708 	.word	0x40012708
 8001780:	ffc3ffff 	.word	0xffc3ffff
 8001784:	07ffff04 	.word	0x07ffff04

08001788 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001788:	b5b0      	push	{r4, r5, r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	0018      	movs	r0, r3
 800179a:	f7ff fe3b 	bl	8001414 <LL_ADC_REG_IsConversionOngoing>
 800179e:	1e03      	subs	r3, r0, #0
 80017a0:	d16c      	bne.n	800187c <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2254      	movs	r2, #84	@ 0x54
 80017a6:	5c9b      	ldrb	r3, [r3, r2]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d101      	bne.n	80017b0 <HAL_ADC_Start_DMA+0x28>
 80017ac:	2302      	movs	r3, #2
 80017ae:	e06c      	b.n	800188a <HAL_ADC_Start_DMA+0x102>
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2254      	movs	r2, #84	@ 0x54
 80017b4:	2101      	movs	r1, #1
 80017b6:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	68db      	ldr	r3, [r3, #12]
 80017be:	2201      	movs	r2, #1
 80017c0:	4013      	ands	r3, r2
 80017c2:	d113      	bne.n	80017ec <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	0018      	movs	r0, r3
 80017ca:	f7ff fdff 	bl	80013cc <LL_ADC_IsEnabled>
 80017ce:	1e03      	subs	r3, r0, #0
 80017d0:	d004      	beq.n	80017dc <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	0018      	movs	r0, r3
 80017d8:	f7ff fde6 	bl	80013a8 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	68da      	ldr	r2, [r3, #12]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2101      	movs	r1, #1
 80017e8:	430a      	orrs	r2, r1
 80017ea:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80017ec:	2517      	movs	r5, #23
 80017ee:	197c      	adds	r4, r7, r5
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	0018      	movs	r0, r3
 80017f4:	f000 fa46 	bl	8001c84 <ADC_Enable>
 80017f8:	0003      	movs	r3, r0
 80017fa:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80017fc:	002c      	movs	r4, r5
 80017fe:	193b      	adds	r3, r7, r4
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d13e      	bne.n	8001884 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800180a:	4a22      	ldr	r2, [pc, #136]	@ (8001894 <HAL_ADC_Start_DMA+0x10c>)
 800180c:	4013      	ands	r3, r2
 800180e:	2280      	movs	r2, #128	@ 0x80
 8001810:	0052      	lsls	r2, r2, #1
 8001812:	431a      	orrs	r2, r3
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2200      	movs	r2, #0
 800181c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001822:	4a1d      	ldr	r2, [pc, #116]	@ (8001898 <HAL_ADC_Start_DMA+0x110>)
 8001824:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800182a:	4a1c      	ldr	r2, [pc, #112]	@ (800189c <HAL_ADC_Start_DMA+0x114>)
 800182c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001832:	4a1b      	ldr	r2, [pc, #108]	@ (80018a0 <HAL_ADC_Start_DMA+0x118>)
 8001834:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	221c      	movs	r2, #28
 800183c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2254      	movs	r2, #84	@ 0x54
 8001842:	2100      	movs	r1, #0
 8001844:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	685a      	ldr	r2, [r3, #4]
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2110      	movs	r1, #16
 8001852:	430a      	orrs	r2, r1
 8001854:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	3340      	adds	r3, #64	@ 0x40
 8001860:	0019      	movs	r1, r3
 8001862:	68ba      	ldr	r2, [r7, #8]
 8001864:	193c      	adds	r4, r7, r4
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f000 fc88 	bl	800217c <HAL_DMA_Start_IT>
 800186c:	0003      	movs	r3, r0
 800186e:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	0018      	movs	r0, r3
 8001876:	f7ff fdbb 	bl	80013f0 <LL_ADC_REG_StartConversion>
 800187a:	e003      	b.n	8001884 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800187c:	2317      	movs	r3, #23
 800187e:	18fb      	adds	r3, r7, r3
 8001880:	2202      	movs	r2, #2
 8001882:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001884:	2317      	movs	r3, #23
 8001886:	18fb      	adds	r3, r7, r3
 8001888:	781b      	ldrb	r3, [r3, #0]
}
 800188a:	0018      	movs	r0, r3
 800188c:	46bd      	mov	sp, r7
 800188e:	b006      	add	sp, #24
 8001890:	bdb0      	pop	{r4, r5, r7, pc}
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	fffff0fe 	.word	0xfffff0fe
 8001898:	08001d91 	.word	0x08001d91
 800189c:	08001e59 	.word	0x08001e59
 80018a0:	08001e77 	.word	0x08001e77

080018a4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80018ac:	46c0      	nop			@ (mov r8, r8)
 80018ae:	46bd      	mov	sp, r7
 80018b0:	b002      	add	sp, #8
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80018bc:	46c0      	nop			@ (mov r8, r8)
 80018be:	46bd      	mov	sp, r7
 80018c0:	b002      	add	sp, #8
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80018cc:	46c0      	nop			@ (mov r8, r8)
 80018ce:	46bd      	mov	sp, r7
 80018d0:	b002      	add	sp, #8
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018de:	2317      	movs	r3, #23
 80018e0:	18fb      	adds	r3, r7, r3
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2254      	movs	r2, #84	@ 0x54
 80018ee:	5c9b      	ldrb	r3, [r3, r2]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d101      	bne.n	80018f8 <HAL_ADC_ConfigChannel+0x24>
 80018f4:	2302      	movs	r3, #2
 80018f6:	e1c0      	b.n	8001c7a <HAL_ADC_ConfigChannel+0x3a6>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2254      	movs	r2, #84	@ 0x54
 80018fc:	2101      	movs	r1, #1
 80018fe:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	0018      	movs	r0, r3
 8001906:	f7ff fd85 	bl	8001414 <LL_ADC_REG_IsConversionOngoing>
 800190a:	1e03      	subs	r3, r0, #0
 800190c:	d000      	beq.n	8001910 <HAL_ADC_ConfigChannel+0x3c>
 800190e:	e1a3      	b.n	8001c58 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	2b02      	cmp	r3, #2
 8001916:	d100      	bne.n	800191a <HAL_ADC_ConfigChannel+0x46>
 8001918:	e143      	b.n	8001ba2 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	691a      	ldr	r2, [r3, #16]
 800191e:	2380      	movs	r3, #128	@ 0x80
 8001920:	061b      	lsls	r3, r3, #24
 8001922:	429a      	cmp	r2, r3
 8001924:	d004      	beq.n	8001930 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800192a:	4ac1      	ldr	r2, [pc, #772]	@ (8001c30 <HAL_ADC_ConfigChannel+0x35c>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d108      	bne.n	8001942 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	0019      	movs	r1, r3
 800193a:	0010      	movs	r0, r2
 800193c:	f7ff fcba 	bl	80012b4 <LL_ADC_REG_SetSequencerChAdd>
 8001940:	e0c9      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	211f      	movs	r1, #31
 800194c:	400b      	ands	r3, r1
 800194e:	210f      	movs	r1, #15
 8001950:	4099      	lsls	r1, r3
 8001952:	000b      	movs	r3, r1
 8001954:	43db      	mvns	r3, r3
 8001956:	4013      	ands	r3, r2
 8001958:	0019      	movs	r1, r3
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	035b      	lsls	r3, r3, #13
 8001960:	0b5b      	lsrs	r3, r3, #13
 8001962:	d105      	bne.n	8001970 <HAL_ADC_ConfigChannel+0x9c>
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	0e9b      	lsrs	r3, r3, #26
 800196a:	221f      	movs	r2, #31
 800196c:	4013      	ands	r3, r2
 800196e:	e098      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2201      	movs	r2, #1
 8001976:	4013      	ands	r3, r2
 8001978:	d000      	beq.n	800197c <HAL_ADC_ConfigChannel+0xa8>
 800197a:	e091      	b.n	8001aa0 <HAL_ADC_ConfigChannel+0x1cc>
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2202      	movs	r2, #2
 8001982:	4013      	ands	r3, r2
 8001984:	d000      	beq.n	8001988 <HAL_ADC_ConfigChannel+0xb4>
 8001986:	e089      	b.n	8001a9c <HAL_ADC_ConfigChannel+0x1c8>
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2204      	movs	r2, #4
 800198e:	4013      	ands	r3, r2
 8001990:	d000      	beq.n	8001994 <HAL_ADC_ConfigChannel+0xc0>
 8001992:	e081      	b.n	8001a98 <HAL_ADC_ConfigChannel+0x1c4>
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2208      	movs	r2, #8
 800199a:	4013      	ands	r3, r2
 800199c:	d000      	beq.n	80019a0 <HAL_ADC_ConfigChannel+0xcc>
 800199e:	e079      	b.n	8001a94 <HAL_ADC_ConfigChannel+0x1c0>
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2210      	movs	r2, #16
 80019a6:	4013      	ands	r3, r2
 80019a8:	d000      	beq.n	80019ac <HAL_ADC_ConfigChannel+0xd8>
 80019aa:	e071      	b.n	8001a90 <HAL_ADC_ConfigChannel+0x1bc>
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2220      	movs	r2, #32
 80019b2:	4013      	ands	r3, r2
 80019b4:	d000      	beq.n	80019b8 <HAL_ADC_ConfigChannel+0xe4>
 80019b6:	e069      	b.n	8001a8c <HAL_ADC_ConfigChannel+0x1b8>
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2240      	movs	r2, #64	@ 0x40
 80019be:	4013      	ands	r3, r2
 80019c0:	d000      	beq.n	80019c4 <HAL_ADC_ConfigChannel+0xf0>
 80019c2:	e061      	b.n	8001a88 <HAL_ADC_ConfigChannel+0x1b4>
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2280      	movs	r2, #128	@ 0x80
 80019ca:	4013      	ands	r3, r2
 80019cc:	d000      	beq.n	80019d0 <HAL_ADC_ConfigChannel+0xfc>
 80019ce:	e059      	b.n	8001a84 <HAL_ADC_ConfigChannel+0x1b0>
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	2380      	movs	r3, #128	@ 0x80
 80019d6:	005b      	lsls	r3, r3, #1
 80019d8:	4013      	ands	r3, r2
 80019da:	d151      	bne.n	8001a80 <HAL_ADC_ConfigChannel+0x1ac>
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	2380      	movs	r3, #128	@ 0x80
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	4013      	ands	r3, r2
 80019e6:	d149      	bne.n	8001a7c <HAL_ADC_ConfigChannel+0x1a8>
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	2380      	movs	r3, #128	@ 0x80
 80019ee:	00db      	lsls	r3, r3, #3
 80019f0:	4013      	ands	r3, r2
 80019f2:	d141      	bne.n	8001a78 <HAL_ADC_ConfigChannel+0x1a4>
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	2380      	movs	r3, #128	@ 0x80
 80019fa:	011b      	lsls	r3, r3, #4
 80019fc:	4013      	ands	r3, r2
 80019fe:	d139      	bne.n	8001a74 <HAL_ADC_ConfigChannel+0x1a0>
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	2380      	movs	r3, #128	@ 0x80
 8001a06:	015b      	lsls	r3, r3, #5
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d131      	bne.n	8001a70 <HAL_ADC_ConfigChannel+0x19c>
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	2380      	movs	r3, #128	@ 0x80
 8001a12:	019b      	lsls	r3, r3, #6
 8001a14:	4013      	ands	r3, r2
 8001a16:	d129      	bne.n	8001a6c <HAL_ADC_ConfigChannel+0x198>
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	2380      	movs	r3, #128	@ 0x80
 8001a1e:	01db      	lsls	r3, r3, #7
 8001a20:	4013      	ands	r3, r2
 8001a22:	d121      	bne.n	8001a68 <HAL_ADC_ConfigChannel+0x194>
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	2380      	movs	r3, #128	@ 0x80
 8001a2a:	021b      	lsls	r3, r3, #8
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	d119      	bne.n	8001a64 <HAL_ADC_ConfigChannel+0x190>
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	2380      	movs	r3, #128	@ 0x80
 8001a36:	025b      	lsls	r3, r3, #9
 8001a38:	4013      	ands	r3, r2
 8001a3a:	d111      	bne.n	8001a60 <HAL_ADC_ConfigChannel+0x18c>
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	2380      	movs	r3, #128	@ 0x80
 8001a42:	029b      	lsls	r3, r3, #10
 8001a44:	4013      	ands	r3, r2
 8001a46:	d109      	bne.n	8001a5c <HAL_ADC_ConfigChannel+0x188>
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	2380      	movs	r3, #128	@ 0x80
 8001a4e:	02db      	lsls	r3, r3, #11
 8001a50:	4013      	ands	r3, r2
 8001a52:	d001      	beq.n	8001a58 <HAL_ADC_ConfigChannel+0x184>
 8001a54:	2312      	movs	r3, #18
 8001a56:	e024      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a58:	2300      	movs	r3, #0
 8001a5a:	e022      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a5c:	2311      	movs	r3, #17
 8001a5e:	e020      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a60:	2310      	movs	r3, #16
 8001a62:	e01e      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a64:	230f      	movs	r3, #15
 8001a66:	e01c      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a68:	230e      	movs	r3, #14
 8001a6a:	e01a      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a6c:	230d      	movs	r3, #13
 8001a6e:	e018      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a70:	230c      	movs	r3, #12
 8001a72:	e016      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a74:	230b      	movs	r3, #11
 8001a76:	e014      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a78:	230a      	movs	r3, #10
 8001a7a:	e012      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a7c:	2309      	movs	r3, #9
 8001a7e:	e010      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a80:	2308      	movs	r3, #8
 8001a82:	e00e      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a84:	2307      	movs	r3, #7
 8001a86:	e00c      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a88:	2306      	movs	r3, #6
 8001a8a:	e00a      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a8c:	2305      	movs	r3, #5
 8001a8e:	e008      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a90:	2304      	movs	r3, #4
 8001a92:	e006      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a94:	2303      	movs	r3, #3
 8001a96:	e004      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a98:	2302      	movs	r3, #2
 8001a9a:	e002      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e000      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x1ce>
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	683a      	ldr	r2, [r7, #0]
 8001aa4:	6852      	ldr	r2, [r2, #4]
 8001aa6:	201f      	movs	r0, #31
 8001aa8:	4002      	ands	r2, r0
 8001aaa:	4093      	lsls	r3, r2
 8001aac:	000a      	movs	r2, r1
 8001aae:	431a      	orrs	r2, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	089b      	lsrs	r3, r3, #2
 8001aba:	1c5a      	adds	r2, r3, #1
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	69db      	ldr	r3, [r3, #28]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d808      	bhi.n	8001ad6 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6818      	ldr	r0, [r3, #0]
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	6859      	ldr	r1, [r3, #4]
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	001a      	movs	r2, r3
 8001ad2:	f7ff fbcf 	bl	8001274 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6818      	ldr	r0, [r3, #0]
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	6819      	ldr	r1, [r3, #0]
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	001a      	movs	r2, r3
 8001ae4:	f7ff fc0a 	bl	80012fc <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	db00      	blt.n	8001af2 <HAL_ADC_ConfigChannel+0x21e>
 8001af0:	e0bc      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001af2:	4b50      	ldr	r3, [pc, #320]	@ (8001c34 <HAL_ADC_ConfigChannel+0x360>)
 8001af4:	0018      	movs	r0, r3
 8001af6:	f7ff fb6b 	bl	80011d0 <LL_ADC_GetCommonPathInternalCh>
 8001afa:	0003      	movs	r3, r0
 8001afc:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a4d      	ldr	r2, [pc, #308]	@ (8001c38 <HAL_ADC_ConfigChannel+0x364>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d122      	bne.n	8001b4e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001b08:	693a      	ldr	r2, [r7, #16]
 8001b0a:	2380      	movs	r3, #128	@ 0x80
 8001b0c:	041b      	lsls	r3, r3, #16
 8001b0e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b10:	d11d      	bne.n	8001b4e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	2280      	movs	r2, #128	@ 0x80
 8001b16:	0412      	lsls	r2, r2, #16
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	4a46      	ldr	r2, [pc, #280]	@ (8001c34 <HAL_ADC_ConfigChannel+0x360>)
 8001b1c:	0019      	movs	r1, r3
 8001b1e:	0010      	movs	r0, r2
 8001b20:	f7ff fb42 	bl	80011a8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b24:	4b45      	ldr	r3, [pc, #276]	@ (8001c3c <HAL_ADC_ConfigChannel+0x368>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4945      	ldr	r1, [pc, #276]	@ (8001c40 <HAL_ADC_ConfigChannel+0x36c>)
 8001b2a:	0018      	movs	r0, r3
 8001b2c:	f7fe faea 	bl	8000104 <__udivsi3>
 8001b30:	0003      	movs	r3, r0
 8001b32:	1c5a      	adds	r2, r3, #1
 8001b34:	0013      	movs	r3, r2
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	189b      	adds	r3, r3, r2
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b3e:	e002      	b.n	8001b46 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1f9      	bne.n	8001b40 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b4c:	e08e      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a3c      	ldr	r2, [pc, #240]	@ (8001c44 <HAL_ADC_ConfigChannel+0x370>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d10e      	bne.n	8001b76 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	2380      	movs	r3, #128	@ 0x80
 8001b5c:	045b      	lsls	r3, r3, #17
 8001b5e:	4013      	ands	r3, r2
 8001b60:	d109      	bne.n	8001b76 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	2280      	movs	r2, #128	@ 0x80
 8001b66:	0452      	lsls	r2, r2, #17
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	4a32      	ldr	r2, [pc, #200]	@ (8001c34 <HAL_ADC_ConfigChannel+0x360>)
 8001b6c:	0019      	movs	r1, r3
 8001b6e:	0010      	movs	r0, r2
 8001b70:	f7ff fb1a 	bl	80011a8 <LL_ADC_SetCommonPathInternalCh>
 8001b74:	e07a      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a33      	ldr	r2, [pc, #204]	@ (8001c48 <HAL_ADC_ConfigChannel+0x374>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d000      	beq.n	8001b82 <HAL_ADC_ConfigChannel+0x2ae>
 8001b80:	e074      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	2380      	movs	r3, #128	@ 0x80
 8001b86:	03db      	lsls	r3, r3, #15
 8001b88:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001b8a:	d000      	beq.n	8001b8e <HAL_ADC_ConfigChannel+0x2ba>
 8001b8c:	e06e      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	2280      	movs	r2, #128	@ 0x80
 8001b92:	03d2      	lsls	r2, r2, #15
 8001b94:	4313      	orrs	r3, r2
 8001b96:	4a27      	ldr	r2, [pc, #156]	@ (8001c34 <HAL_ADC_ConfigChannel+0x360>)
 8001b98:	0019      	movs	r1, r3
 8001b9a:	0010      	movs	r0, r2
 8001b9c:	f7ff fb04 	bl	80011a8 <LL_ADC_SetCommonPathInternalCh>
 8001ba0:	e064      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	691a      	ldr	r2, [r3, #16]
 8001ba6:	2380      	movs	r3, #128	@ 0x80
 8001ba8:	061b      	lsls	r3, r3, #24
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d004      	beq.n	8001bb8 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001bb2:	4a1f      	ldr	r2, [pc, #124]	@ (8001c30 <HAL_ADC_ConfigChannel+0x35c>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d107      	bne.n	8001bc8 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	0019      	movs	r1, r3
 8001bc2:	0010      	movs	r0, r2
 8001bc4:	f7ff fb87 	bl	80012d6 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	da4d      	bge.n	8001c6c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001bd0:	4b18      	ldr	r3, [pc, #96]	@ (8001c34 <HAL_ADC_ConfigChannel+0x360>)
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	f7ff fafc 	bl	80011d0 <LL_ADC_GetCommonPathInternalCh>
 8001bd8:	0003      	movs	r3, r0
 8001bda:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a15      	ldr	r2, [pc, #84]	@ (8001c38 <HAL_ADC_ConfigChannel+0x364>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d108      	bne.n	8001bf8 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	4a18      	ldr	r2, [pc, #96]	@ (8001c4c <HAL_ADC_ConfigChannel+0x378>)
 8001bea:	4013      	ands	r3, r2
 8001bec:	4a11      	ldr	r2, [pc, #68]	@ (8001c34 <HAL_ADC_ConfigChannel+0x360>)
 8001bee:	0019      	movs	r1, r3
 8001bf0:	0010      	movs	r0, r2
 8001bf2:	f7ff fad9 	bl	80011a8 <LL_ADC_SetCommonPathInternalCh>
 8001bf6:	e039      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a11      	ldr	r2, [pc, #68]	@ (8001c44 <HAL_ADC_ConfigChannel+0x370>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d108      	bne.n	8001c14 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	4a12      	ldr	r2, [pc, #72]	@ (8001c50 <HAL_ADC_ConfigChannel+0x37c>)
 8001c06:	4013      	ands	r3, r2
 8001c08:	4a0a      	ldr	r2, [pc, #40]	@ (8001c34 <HAL_ADC_ConfigChannel+0x360>)
 8001c0a:	0019      	movs	r1, r3
 8001c0c:	0010      	movs	r0, r2
 8001c0e:	f7ff facb 	bl	80011a8 <LL_ADC_SetCommonPathInternalCh>
 8001c12:	e02b      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a0b      	ldr	r2, [pc, #44]	@ (8001c48 <HAL_ADC_ConfigChannel+0x374>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d126      	bne.n	8001c6c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	4a0c      	ldr	r2, [pc, #48]	@ (8001c54 <HAL_ADC_ConfigChannel+0x380>)
 8001c22:	4013      	ands	r3, r2
 8001c24:	4a03      	ldr	r2, [pc, #12]	@ (8001c34 <HAL_ADC_ConfigChannel+0x360>)
 8001c26:	0019      	movs	r1, r3
 8001c28:	0010      	movs	r0, r2
 8001c2a:	f7ff fabd 	bl	80011a8 <LL_ADC_SetCommonPathInternalCh>
 8001c2e:	e01d      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x398>
 8001c30:	80000004 	.word	0x80000004
 8001c34:	40012708 	.word	0x40012708
 8001c38:	b0001000 	.word	0xb0001000
 8001c3c:	20000000 	.word	0x20000000
 8001c40:	00030d40 	.word	0x00030d40
 8001c44:	b8004000 	.word	0xb8004000
 8001c48:	b4002000 	.word	0xb4002000
 8001c4c:	ff7fffff 	.word	0xff7fffff
 8001c50:	feffffff 	.word	0xfeffffff
 8001c54:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c5c:	2220      	movs	r2, #32
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001c64:	2317      	movs	r3, #23
 8001c66:	18fb      	adds	r3, r7, r3
 8001c68:	2201      	movs	r2, #1
 8001c6a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2254      	movs	r2, #84	@ 0x54
 8001c70:	2100      	movs	r1, #0
 8001c72:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001c74:	2317      	movs	r3, #23
 8001c76:	18fb      	adds	r3, r7, r3
 8001c78:	781b      	ldrb	r3, [r3, #0]
}
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	b006      	add	sp, #24
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	46c0      	nop			@ (mov r8, r8)

08001c84 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	0018      	movs	r0, r3
 8001c96:	f7ff fb99 	bl	80013cc <LL_ADC_IsEnabled>
 8001c9a:	1e03      	subs	r3, r0, #0
 8001c9c:	d000      	beq.n	8001ca0 <ADC_Enable+0x1c>
 8001c9e:	e069      	b.n	8001d74 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	4a36      	ldr	r2, [pc, #216]	@ (8001d80 <ADC_Enable+0xfc>)
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d00d      	beq.n	8001cc8 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb0:	2210      	movs	r2, #16
 8001cb2:	431a      	orrs	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e056      	b.n	8001d76 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	0018      	movs	r0, r3
 8001cce:	f7ff fb59 	bl	8001384 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001cd2:	4b2c      	ldr	r3, [pc, #176]	@ (8001d84 <ADC_Enable+0x100>)
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f7ff fa7b 	bl	80011d0 <LL_ADC_GetCommonPathInternalCh>
 8001cda:	0002      	movs	r2, r0
 8001cdc:	2380      	movs	r3, #128	@ 0x80
 8001cde:	041b      	lsls	r3, r3, #16
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	d00f      	beq.n	8001d04 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ce4:	4b28      	ldr	r3, [pc, #160]	@ (8001d88 <ADC_Enable+0x104>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4928      	ldr	r1, [pc, #160]	@ (8001d8c <ADC_Enable+0x108>)
 8001cea:	0018      	movs	r0, r3
 8001cec:	f7fe fa0a 	bl	8000104 <__udivsi3>
 8001cf0:	0003      	movs	r3, r0
 8001cf2:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001cf4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001cf6:	e002      	b.n	8001cfe <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d1f9      	bne.n	8001cf8 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	7e5b      	ldrb	r3, [r3, #25]
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d033      	beq.n	8001d74 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001d0c:	f7ff fa42 	bl	8001194 <HAL_GetTick>
 8001d10:	0003      	movs	r3, r0
 8001d12:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d14:	e027      	b.n	8001d66 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	0018      	movs	r0, r3
 8001d1c:	f7ff fb56 	bl	80013cc <LL_ADC_IsEnabled>
 8001d20:	1e03      	subs	r3, r0, #0
 8001d22:	d104      	bne.n	8001d2e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	0018      	movs	r0, r3
 8001d2a:	f7ff fb2b 	bl	8001384 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d2e:	f7ff fa31 	bl	8001194 <HAL_GetTick>
 8001d32:	0002      	movs	r2, r0
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d914      	bls.n	8001d66 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2201      	movs	r2, #1
 8001d44:	4013      	ands	r3, r2
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d00d      	beq.n	8001d66 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4e:	2210      	movs	r2, #16
 8001d50:	431a      	orrs	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e007      	b.n	8001d76 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	4013      	ands	r3, r2
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d1d0      	bne.n	8001d16 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	0018      	movs	r0, r3
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	b004      	add	sp, #16
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	46c0      	nop			@ (mov r8, r8)
 8001d80:	80000017 	.word	0x80000017
 8001d84:	40012708 	.word	0x40012708
 8001d88:	20000000 	.word	0x20000000
 8001d8c:	00030d40 	.word	0x00030d40

08001d90 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d9c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001da2:	2250      	movs	r2, #80	@ 0x50
 8001da4:	4013      	ands	r3, r2
 8001da6:	d141      	bne.n	8001e2c <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dac:	2280      	movs	r2, #128	@ 0x80
 8001dae:	0092      	lsls	r2, r2, #2
 8001db0:	431a      	orrs	r2, r3
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	0018      	movs	r0, r3
 8001dbc:	f7ff fa49 	bl	8001252 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001dc0:	1e03      	subs	r3, r0, #0
 8001dc2:	d02e      	beq.n	8001e22 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	7e9b      	ldrb	r3, [r3, #26]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d12a      	bne.n	8001e22 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	2208      	movs	r2, #8
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	2b08      	cmp	r3, #8
 8001dd8:	d123      	bne.n	8001e22 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	0018      	movs	r0, r3
 8001de0:	f7ff fb18 	bl	8001414 <LL_ADC_REG_IsConversionOngoing>
 8001de4:	1e03      	subs	r3, r0, #0
 8001de6:	d110      	bne.n	8001e0a <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	685a      	ldr	r2, [r3, #4]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	210c      	movs	r1, #12
 8001df4:	438a      	bics	r2, r1
 8001df6:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dfc:	4a15      	ldr	r2, [pc, #84]	@ (8001e54 <ADC_DMAConvCplt+0xc4>)
 8001dfe:	4013      	ands	r3, r2
 8001e00:	2201      	movs	r2, #1
 8001e02:	431a      	orrs	r2, r3
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	659a      	str	r2, [r3, #88]	@ 0x58
 8001e08:	e00b      	b.n	8001e22 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0e:	2220      	movs	r2, #32
 8001e10:	431a      	orrs	r2, r3
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	431a      	orrs	r2, r3
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	0018      	movs	r0, r3
 8001e26:	f7ff fd3d 	bl	80018a4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001e2a:	e00f      	b.n	8001e4c <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e30:	2210      	movs	r2, #16
 8001e32:	4013      	ands	r3, r2
 8001e34:	d004      	beq.n	8001e40 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	0018      	movs	r0, r3
 8001e3a:	f7ff fd43 	bl	80018c4 <HAL_ADC_ErrorCallback>
}
 8001e3e:	e005      	b.n	8001e4c <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	0010      	movs	r0, r2
 8001e4a:	4798      	blx	r3
}
 8001e4c:	46c0      	nop			@ (mov r8, r8)
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	b004      	add	sp, #16
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	fffffefe 	.word	0xfffffefe

08001e58 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e64:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	0018      	movs	r0, r3
 8001e6a:	f7ff fd23 	bl	80018b4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e6e:	46c0      	nop			@ (mov r8, r8)
 8001e70:	46bd      	mov	sp, r7
 8001e72:	b004      	add	sp, #16
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001e76:	b580      	push	{r7, lr}
 8001e78:	b084      	sub	sp, #16
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e82:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e88:	2240      	movs	r2, #64	@ 0x40
 8001e8a:	431a      	orrs	r2, r3
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e94:	2204      	movs	r2, #4
 8001e96:	431a      	orrs	r2, r3
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	f7ff fd10 	bl	80018c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ea4:	46c0      	nop			@ (mov r8, r8)
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	b004      	add	sp, #16
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	0002      	movs	r2, r0
 8001eb4:	1dfb      	adds	r3, r7, #7
 8001eb6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001eb8:	1dfb      	adds	r3, r7, #7
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ebe:	d809      	bhi.n	8001ed4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ec0:	1dfb      	adds	r3, r7, #7
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	001a      	movs	r2, r3
 8001ec6:	231f      	movs	r3, #31
 8001ec8:	401a      	ands	r2, r3
 8001eca:	4b04      	ldr	r3, [pc, #16]	@ (8001edc <__NVIC_EnableIRQ+0x30>)
 8001ecc:	2101      	movs	r1, #1
 8001ece:	4091      	lsls	r1, r2
 8001ed0:	000a      	movs	r2, r1
 8001ed2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001ed4:	46c0      	nop			@ (mov r8, r8)
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	b002      	add	sp, #8
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	e000e100 	.word	0xe000e100

08001ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ee0:	b590      	push	{r4, r7, lr}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	0002      	movs	r2, r0
 8001ee8:	6039      	str	r1, [r7, #0]
 8001eea:	1dfb      	adds	r3, r7, #7
 8001eec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001eee:	1dfb      	adds	r3, r7, #7
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ef4:	d828      	bhi.n	8001f48 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ef6:	4a2f      	ldr	r2, [pc, #188]	@ (8001fb4 <__NVIC_SetPriority+0xd4>)
 8001ef8:	1dfb      	adds	r3, r7, #7
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	b25b      	sxtb	r3, r3
 8001efe:	089b      	lsrs	r3, r3, #2
 8001f00:	33c0      	adds	r3, #192	@ 0xc0
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	589b      	ldr	r3, [r3, r2]
 8001f06:	1dfa      	adds	r2, r7, #7
 8001f08:	7812      	ldrb	r2, [r2, #0]
 8001f0a:	0011      	movs	r1, r2
 8001f0c:	2203      	movs	r2, #3
 8001f0e:	400a      	ands	r2, r1
 8001f10:	00d2      	lsls	r2, r2, #3
 8001f12:	21ff      	movs	r1, #255	@ 0xff
 8001f14:	4091      	lsls	r1, r2
 8001f16:	000a      	movs	r2, r1
 8001f18:	43d2      	mvns	r2, r2
 8001f1a:	401a      	ands	r2, r3
 8001f1c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	019b      	lsls	r3, r3, #6
 8001f22:	22ff      	movs	r2, #255	@ 0xff
 8001f24:	401a      	ands	r2, r3
 8001f26:	1dfb      	adds	r3, r7, #7
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	0018      	movs	r0, r3
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	4003      	ands	r3, r0
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f34:	481f      	ldr	r0, [pc, #124]	@ (8001fb4 <__NVIC_SetPriority+0xd4>)
 8001f36:	1dfb      	adds	r3, r7, #7
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	b25b      	sxtb	r3, r3
 8001f3c:	089b      	lsrs	r3, r3, #2
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	33c0      	adds	r3, #192	@ 0xc0
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001f46:	e031      	b.n	8001fac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f48:	4a1b      	ldr	r2, [pc, #108]	@ (8001fb8 <__NVIC_SetPriority+0xd8>)
 8001f4a:	1dfb      	adds	r3, r7, #7
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	0019      	movs	r1, r3
 8001f50:	230f      	movs	r3, #15
 8001f52:	400b      	ands	r3, r1
 8001f54:	3b08      	subs	r3, #8
 8001f56:	089b      	lsrs	r3, r3, #2
 8001f58:	3306      	adds	r3, #6
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	18d3      	adds	r3, r2, r3
 8001f5e:	3304      	adds	r3, #4
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	1dfa      	adds	r2, r7, #7
 8001f64:	7812      	ldrb	r2, [r2, #0]
 8001f66:	0011      	movs	r1, r2
 8001f68:	2203      	movs	r2, #3
 8001f6a:	400a      	ands	r2, r1
 8001f6c:	00d2      	lsls	r2, r2, #3
 8001f6e:	21ff      	movs	r1, #255	@ 0xff
 8001f70:	4091      	lsls	r1, r2
 8001f72:	000a      	movs	r2, r1
 8001f74:	43d2      	mvns	r2, r2
 8001f76:	401a      	ands	r2, r3
 8001f78:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	019b      	lsls	r3, r3, #6
 8001f7e:	22ff      	movs	r2, #255	@ 0xff
 8001f80:	401a      	ands	r2, r3
 8001f82:	1dfb      	adds	r3, r7, #7
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	0018      	movs	r0, r3
 8001f88:	2303      	movs	r3, #3
 8001f8a:	4003      	ands	r3, r0
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f90:	4809      	ldr	r0, [pc, #36]	@ (8001fb8 <__NVIC_SetPriority+0xd8>)
 8001f92:	1dfb      	adds	r3, r7, #7
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	001c      	movs	r4, r3
 8001f98:	230f      	movs	r3, #15
 8001f9a:	4023      	ands	r3, r4
 8001f9c:	3b08      	subs	r3, #8
 8001f9e:	089b      	lsrs	r3, r3, #2
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	3306      	adds	r3, #6
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	18c3      	adds	r3, r0, r3
 8001fa8:	3304      	adds	r3, #4
 8001faa:	601a      	str	r2, [r3, #0]
}
 8001fac:	46c0      	nop			@ (mov r8, r8)
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	b003      	add	sp, #12
 8001fb2:	bd90      	pop	{r4, r7, pc}
 8001fb4:	e000e100 	.word	0xe000e100
 8001fb8:	e000ed00 	.word	0xe000ed00

08001fbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	1e5a      	subs	r2, r3, #1
 8001fc8:	2380      	movs	r3, #128	@ 0x80
 8001fca:	045b      	lsls	r3, r3, #17
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d301      	bcc.n	8001fd4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e010      	b.n	8001ff6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fd4:	4b0a      	ldr	r3, [pc, #40]	@ (8002000 <SysTick_Config+0x44>)
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	3a01      	subs	r2, #1
 8001fda:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fdc:	2301      	movs	r3, #1
 8001fde:	425b      	negs	r3, r3
 8001fe0:	2103      	movs	r1, #3
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	f7ff ff7c 	bl	8001ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fe8:	4b05      	ldr	r3, [pc, #20]	@ (8002000 <SysTick_Config+0x44>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fee:	4b04      	ldr	r3, [pc, #16]	@ (8002000 <SysTick_Config+0x44>)
 8001ff0:	2207      	movs	r2, #7
 8001ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	b002      	add	sp, #8
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	46c0      	nop			@ (mov r8, r8)
 8002000:	e000e010 	.word	0xe000e010

08002004 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	210f      	movs	r1, #15
 8002010:	187b      	adds	r3, r7, r1
 8002012:	1c02      	adds	r2, r0, #0
 8002014:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	187b      	adds	r3, r7, r1
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	b25b      	sxtb	r3, r3
 800201e:	0011      	movs	r1, r2
 8002020:	0018      	movs	r0, r3
 8002022:	f7ff ff5d 	bl	8001ee0 <__NVIC_SetPriority>
}
 8002026:	46c0      	nop			@ (mov r8, r8)
 8002028:	46bd      	mov	sp, r7
 800202a:	b004      	add	sp, #16
 800202c:	bd80      	pop	{r7, pc}

0800202e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b082      	sub	sp, #8
 8002032:	af00      	add	r7, sp, #0
 8002034:	0002      	movs	r2, r0
 8002036:	1dfb      	adds	r3, r7, #7
 8002038:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800203a:	1dfb      	adds	r3, r7, #7
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	b25b      	sxtb	r3, r3
 8002040:	0018      	movs	r0, r3
 8002042:	f7ff ff33 	bl	8001eac <__NVIC_EnableIRQ>
}
 8002046:	46c0      	nop			@ (mov r8, r8)
 8002048:	46bd      	mov	sp, r7
 800204a:	b002      	add	sp, #8
 800204c:	bd80      	pop	{r7, pc}

0800204e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b082      	sub	sp, #8
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	0018      	movs	r0, r3
 800205a:	f7ff ffaf 	bl	8001fbc <SysTick_Config>
 800205e:	0003      	movs	r3, r0
}
 8002060:	0018      	movs	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	b002      	add	sp, #8
 8002066:	bd80      	pop	{r7, pc}

08002068 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e077      	b.n	800216a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a3d      	ldr	r2, [pc, #244]	@ (8002174 <HAL_DMA_Init+0x10c>)
 8002080:	4694      	mov	ip, r2
 8002082:	4463      	add	r3, ip
 8002084:	2114      	movs	r1, #20
 8002086:	0018      	movs	r0, r3
 8002088:	f7fe f83c 	bl	8000104 <__udivsi3>
 800208c:	0003      	movs	r3, r0
 800208e:	009a      	lsls	r2, r3, #2
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2225      	movs	r2, #37	@ 0x25
 8002098:	2102      	movs	r1, #2
 800209a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4934      	ldr	r1, [pc, #208]	@ (8002178 <HAL_DMA_Init+0x110>)
 80020a8:	400a      	ands	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	6819      	ldr	r1, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	689a      	ldr	r2, [r3, #8]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	431a      	orrs	r2, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	691b      	ldr	r3, [r3, #16]
 80020c0:	431a      	orrs	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	695b      	ldr	r3, [r3, #20]
 80020c6:	431a      	orrs	r2, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	431a      	orrs	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	431a      	orrs	r2, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a1b      	ldr	r3, [r3, #32]
 80020d8:	431a      	orrs	r2, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	430a      	orrs	r2, r1
 80020e0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	0018      	movs	r0, r3
 80020e6:	f000 f9c1 	bl	800246c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	2380      	movs	r3, #128	@ 0x80
 80020f0:	01db      	lsls	r3, r3, #7
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d102      	bne.n	80020fc <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685a      	ldr	r2, [r3, #4]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002104:	213f      	movs	r1, #63	@ 0x3f
 8002106:	400a      	ands	r2, r1
 8002108:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002112:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d011      	beq.n	8002140 <HAL_DMA_Init+0xd8>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	2b04      	cmp	r3, #4
 8002122:	d80d      	bhi.n	8002140 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	0018      	movs	r0, r3
 8002128:	f000 f9cc 	bl	80024c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800213c:	605a      	str	r2, [r3, #4]
 800213e:	e008      	b.n	8002152 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2200      	movs	r2, #0
 800214a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2225      	movs	r2, #37	@ 0x25
 800215c:	2101      	movs	r1, #1
 800215e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2224      	movs	r2, #36	@ 0x24
 8002164:	2100      	movs	r1, #0
 8002166:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	0018      	movs	r0, r3
 800216c:	46bd      	mov	sp, r7
 800216e:	b002      	add	sp, #8
 8002170:	bd80      	pop	{r7, pc}
 8002172:	46c0      	nop			@ (mov r8, r8)
 8002174:	bffdfff8 	.word	0xbffdfff8
 8002178:	ffff800f 	.word	0xffff800f

0800217c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
 8002188:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800218a:	2317      	movs	r3, #23
 800218c:	18fb      	adds	r3, r7, r3
 800218e:	2200      	movs	r2, #0
 8002190:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2224      	movs	r2, #36	@ 0x24
 8002196:	5c9b      	ldrb	r3, [r3, r2]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d101      	bne.n	80021a0 <HAL_DMA_Start_IT+0x24>
 800219c:	2302      	movs	r3, #2
 800219e:	e06f      	b.n	8002280 <HAL_DMA_Start_IT+0x104>
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2224      	movs	r2, #36	@ 0x24
 80021a4:	2101      	movs	r1, #1
 80021a6:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2225      	movs	r2, #37	@ 0x25
 80021ac:	5c9b      	ldrb	r3, [r3, r2]
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d157      	bne.n	8002264 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2225      	movs	r2, #37	@ 0x25
 80021b8:	2102      	movs	r1, #2
 80021ba:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2200      	movs	r2, #0
 80021c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2101      	movs	r1, #1
 80021ce:	438a      	bics	r2, r1
 80021d0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	68b9      	ldr	r1, [r7, #8]
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f000 f907 	bl	80023ec <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d008      	beq.n	80021f8 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	210e      	movs	r1, #14
 80021f2:	430a      	orrs	r2, r1
 80021f4:	601a      	str	r2, [r3, #0]
 80021f6:	e00f      	b.n	8002218 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2104      	movs	r1, #4
 8002204:	438a      	bics	r2, r1
 8002206:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	210a      	movs	r1, #10
 8002214:	430a      	orrs	r2, r1
 8002216:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	2380      	movs	r3, #128	@ 0x80
 8002220:	025b      	lsls	r3, r3, #9
 8002222:	4013      	ands	r3, r2
 8002224:	d008      	beq.n	8002238 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002230:	2180      	movs	r1, #128	@ 0x80
 8002232:	0049      	lsls	r1, r1, #1
 8002234:	430a      	orrs	r2, r1
 8002236:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800223c:	2b00      	cmp	r3, #0
 800223e:	d008      	beq.n	8002252 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800224a:	2180      	movs	r1, #128	@ 0x80
 800224c:	0049      	lsls	r1, r1, #1
 800224e:	430a      	orrs	r2, r1
 8002250:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2101      	movs	r1, #1
 800225e:	430a      	orrs	r2, r1
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	e00a      	b.n	800227a <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2280      	movs	r2, #128	@ 0x80
 8002268:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2224      	movs	r2, #36	@ 0x24
 800226e:	2100      	movs	r1, #0
 8002270:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8002272:	2317      	movs	r3, #23
 8002274:	18fb      	adds	r3, r7, r3
 8002276:	2201      	movs	r2, #1
 8002278:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800227a:	2317      	movs	r3, #23
 800227c:	18fb      	adds	r3, r7, r3
 800227e:	781b      	ldrb	r3, [r3, #0]
}
 8002280:	0018      	movs	r0, r3
 8002282:	46bd      	mov	sp, r7
 8002284:	b006      	add	sp, #24
 8002286:	bd80      	pop	{r7, pc}

08002288 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8002290:	4b55      	ldr	r3, [pc, #340]	@ (80023e8 <HAL_DMA_IRQHandler+0x160>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a2:	221c      	movs	r2, #28
 80022a4:	4013      	ands	r3, r2
 80022a6:	2204      	movs	r2, #4
 80022a8:	409a      	lsls	r2, r3
 80022aa:	0013      	movs	r3, r2
 80022ac:	68fa      	ldr	r2, [r7, #12]
 80022ae:	4013      	ands	r3, r2
 80022b0:	d027      	beq.n	8002302 <HAL_DMA_IRQHandler+0x7a>
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	2204      	movs	r2, #4
 80022b6:	4013      	ands	r3, r2
 80022b8:	d023      	beq.n	8002302 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2220      	movs	r2, #32
 80022c2:	4013      	ands	r3, r2
 80022c4:	d107      	bne.n	80022d6 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2104      	movs	r1, #4
 80022d2:	438a      	bics	r2, r1
 80022d4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80022d6:	4b44      	ldr	r3, [pc, #272]	@ (80023e8 <HAL_DMA_IRQHandler+0x160>)
 80022d8:	6859      	ldr	r1, [r3, #4]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022de:	221c      	movs	r2, #28
 80022e0:	4013      	ands	r3, r2
 80022e2:	2204      	movs	r2, #4
 80022e4:	409a      	lsls	r2, r3
 80022e6:	4b40      	ldr	r3, [pc, #256]	@ (80023e8 <HAL_DMA_IRQHandler+0x160>)
 80022e8:	430a      	orrs	r2, r1
 80022ea:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d100      	bne.n	80022f6 <HAL_DMA_IRQHandler+0x6e>
 80022f4:	e073      	b.n	80023de <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	0010      	movs	r0, r2
 80022fe:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8002300:	e06d      	b.n	80023de <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002306:	221c      	movs	r2, #28
 8002308:	4013      	ands	r3, r2
 800230a:	2202      	movs	r2, #2
 800230c:	409a      	lsls	r2, r3
 800230e:	0013      	movs	r3, r2
 8002310:	68fa      	ldr	r2, [r7, #12]
 8002312:	4013      	ands	r3, r2
 8002314:	d02e      	beq.n	8002374 <HAL_DMA_IRQHandler+0xec>
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	2202      	movs	r2, #2
 800231a:	4013      	ands	r3, r2
 800231c:	d02a      	beq.n	8002374 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2220      	movs	r2, #32
 8002326:	4013      	ands	r3, r2
 8002328:	d10b      	bne.n	8002342 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	210a      	movs	r1, #10
 8002336:	438a      	bics	r2, r1
 8002338:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2225      	movs	r2, #37	@ 0x25
 800233e:	2101      	movs	r1, #1
 8002340:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002342:	4b29      	ldr	r3, [pc, #164]	@ (80023e8 <HAL_DMA_IRQHandler+0x160>)
 8002344:	6859      	ldr	r1, [r3, #4]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234a:	221c      	movs	r2, #28
 800234c:	4013      	ands	r3, r2
 800234e:	2202      	movs	r2, #2
 8002350:	409a      	lsls	r2, r3
 8002352:	4b25      	ldr	r3, [pc, #148]	@ (80023e8 <HAL_DMA_IRQHandler+0x160>)
 8002354:	430a      	orrs	r2, r1
 8002356:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2224      	movs	r2, #36	@ 0x24
 800235c:	2100      	movs	r1, #0
 800235e:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002364:	2b00      	cmp	r3, #0
 8002366:	d03a      	beq.n	80023de <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	0010      	movs	r0, r2
 8002370:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8002372:	e034      	b.n	80023de <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002378:	221c      	movs	r2, #28
 800237a:	4013      	ands	r3, r2
 800237c:	2208      	movs	r2, #8
 800237e:	409a      	lsls	r2, r3
 8002380:	0013      	movs	r3, r2
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	4013      	ands	r3, r2
 8002386:	d02b      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x158>
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	2208      	movs	r2, #8
 800238c:	4013      	ands	r3, r2
 800238e:	d027      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	210e      	movs	r1, #14
 800239c:	438a      	bics	r2, r1
 800239e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80023a0:	4b11      	ldr	r3, [pc, #68]	@ (80023e8 <HAL_DMA_IRQHandler+0x160>)
 80023a2:	6859      	ldr	r1, [r3, #4]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a8:	221c      	movs	r2, #28
 80023aa:	4013      	ands	r3, r2
 80023ac:	2201      	movs	r2, #1
 80023ae:	409a      	lsls	r2, r3
 80023b0:	4b0d      	ldr	r3, [pc, #52]	@ (80023e8 <HAL_DMA_IRQHandler+0x160>)
 80023b2:	430a      	orrs	r2, r1
 80023b4:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2201      	movs	r2, #1
 80023ba:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2225      	movs	r2, #37	@ 0x25
 80023c0:	2101      	movs	r1, #1
 80023c2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2224      	movs	r2, #36	@ 0x24
 80023c8:	2100      	movs	r1, #0
 80023ca:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d005      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	0010      	movs	r0, r2
 80023dc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80023de:	46c0      	nop			@ (mov r8, r8)
 80023e0:	46c0      	nop			@ (mov r8, r8)
}
 80023e2:	46bd      	mov	sp, r7
 80023e4:	b004      	add	sp, #16
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40020000 	.word	0x40020000

080023ec <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
 80023f8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002402:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002408:	2b00      	cmp	r3, #0
 800240a:	d004      	beq.n	8002416 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002410:	68fa      	ldr	r2, [r7, #12]
 8002412:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002414:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002416:	4b14      	ldr	r3, [pc, #80]	@ (8002468 <DMA_SetConfig+0x7c>)
 8002418:	6859      	ldr	r1, [r3, #4]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241e:	221c      	movs	r2, #28
 8002420:	4013      	ands	r3, r2
 8002422:	2201      	movs	r2, #1
 8002424:	409a      	lsls	r2, r3
 8002426:	4b10      	ldr	r3, [pc, #64]	@ (8002468 <DMA_SetConfig+0x7c>)
 8002428:	430a      	orrs	r2, r1
 800242a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	683a      	ldr	r2, [r7, #0]
 8002432:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	2b10      	cmp	r3, #16
 800243a:	d108      	bne.n	800244e <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	68ba      	ldr	r2, [r7, #8]
 800244a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800244c:	e007      	b.n	800245e <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	60da      	str	r2, [r3, #12]
}
 800245e:	46c0      	nop			@ (mov r8, r8)
 8002460:	46bd      	mov	sp, r7
 8002462:	b004      	add	sp, #16
 8002464:	bd80      	pop	{r7, pc}
 8002466:	46c0      	nop			@ (mov r8, r8)
 8002468:	40020000 	.word	0x40020000

0800246c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002478:	089b      	lsrs	r3, r3, #2
 800247a:	4a10      	ldr	r2, [pc, #64]	@ (80024bc <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800247c:	4694      	mov	ip, r2
 800247e:	4463      	add	r3, ip
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	001a      	movs	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	001a      	movs	r2, r3
 800248e:	23ff      	movs	r3, #255	@ 0xff
 8002490:	4013      	ands	r3, r2
 8002492:	3b08      	subs	r3, #8
 8002494:	2114      	movs	r1, #20
 8002496:	0018      	movs	r0, r3
 8002498:	f7fd fe34 	bl	8000104 <__udivsi3>
 800249c:	0003      	movs	r3, r0
 800249e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4a07      	ldr	r2, [pc, #28]	@ (80024c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80024a4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	221f      	movs	r2, #31
 80024aa:	4013      	ands	r3, r2
 80024ac:	2201      	movs	r2, #1
 80024ae:	409a      	lsls	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80024b4:	46c0      	nop			@ (mov r8, r8)
 80024b6:	46bd      	mov	sp, r7
 80024b8:	b004      	add	sp, #16
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	10008200 	.word	0x10008200
 80024c0:	40020880 	.word	0x40020880

080024c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	223f      	movs	r2, #63	@ 0x3f
 80024d2:	4013      	ands	r3, r2
 80024d4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	4a0a      	ldr	r2, [pc, #40]	@ (8002504 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80024da:	4694      	mov	ip, r2
 80024dc:	4463      	add	r3, ip
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	001a      	movs	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a07      	ldr	r2, [pc, #28]	@ (8002508 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80024ea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	3b01      	subs	r3, #1
 80024f0:	2203      	movs	r2, #3
 80024f2:	4013      	ands	r3, r2
 80024f4:	2201      	movs	r2, #1
 80024f6:	409a      	lsls	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80024fc:	46c0      	nop			@ (mov r8, r8)
 80024fe:	46bd      	mov	sp, r7
 8002500:	b004      	add	sp, #16
 8002502:	bd80      	pop	{r7, pc}
 8002504:	1000823f 	.word	0x1000823f
 8002508:	40020940 	.word	0x40020940

0800250c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b086      	sub	sp, #24
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002516:	2300      	movs	r3, #0
 8002518:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800251a:	e147      	b.n	80027ac <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2101      	movs	r1, #1
 8002522:	697a      	ldr	r2, [r7, #20]
 8002524:	4091      	lsls	r1, r2
 8002526:	000a      	movs	r2, r1
 8002528:	4013      	ands	r3, r2
 800252a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d100      	bne.n	8002534 <HAL_GPIO_Init+0x28>
 8002532:	e138      	b.n	80027a6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	2203      	movs	r2, #3
 800253a:	4013      	ands	r3, r2
 800253c:	2b01      	cmp	r3, #1
 800253e:	d005      	beq.n	800254c <HAL_GPIO_Init+0x40>
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	2203      	movs	r2, #3
 8002546:	4013      	ands	r3, r2
 8002548:	2b02      	cmp	r3, #2
 800254a:	d130      	bne.n	80025ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	2203      	movs	r2, #3
 8002558:	409a      	lsls	r2, r3
 800255a:	0013      	movs	r3, r2
 800255c:	43da      	mvns	r2, r3
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	4013      	ands	r3, r2
 8002562:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	68da      	ldr	r2, [r3, #12]
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	409a      	lsls	r2, r3
 800256e:	0013      	movs	r3, r2
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	4313      	orrs	r3, r2
 8002574:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002582:	2201      	movs	r2, #1
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	409a      	lsls	r2, r3
 8002588:	0013      	movs	r3, r2
 800258a:	43da      	mvns	r2, r3
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	4013      	ands	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	091b      	lsrs	r3, r3, #4
 8002598:	2201      	movs	r2, #1
 800259a:	401a      	ands	r2, r3
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	409a      	lsls	r2, r3
 80025a0:	0013      	movs	r3, r2
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2203      	movs	r2, #3
 80025b4:	4013      	ands	r3, r2
 80025b6:	2b03      	cmp	r3, #3
 80025b8:	d017      	beq.n	80025ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	2203      	movs	r2, #3
 80025c6:	409a      	lsls	r2, r3
 80025c8:	0013      	movs	r3, r2
 80025ca:	43da      	mvns	r2, r3
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	4013      	ands	r3, r2
 80025d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	689a      	ldr	r2, [r3, #8]
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	409a      	lsls	r2, r3
 80025dc:	0013      	movs	r3, r2
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2203      	movs	r2, #3
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d123      	bne.n	800263e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	08da      	lsrs	r2, r3, #3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	3208      	adds	r2, #8
 80025fe:	0092      	lsls	r2, r2, #2
 8002600:	58d3      	ldr	r3, [r2, r3]
 8002602:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	2207      	movs	r2, #7
 8002608:	4013      	ands	r3, r2
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	220f      	movs	r2, #15
 800260e:	409a      	lsls	r2, r3
 8002610:	0013      	movs	r3, r2
 8002612:	43da      	mvns	r2, r3
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	4013      	ands	r3, r2
 8002618:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	691a      	ldr	r2, [r3, #16]
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	2107      	movs	r1, #7
 8002622:	400b      	ands	r3, r1
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	409a      	lsls	r2, r3
 8002628:	0013      	movs	r3, r2
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	4313      	orrs	r3, r2
 800262e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	08da      	lsrs	r2, r3, #3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	3208      	adds	r2, #8
 8002638:	0092      	lsls	r2, r2, #2
 800263a:	6939      	ldr	r1, [r7, #16]
 800263c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	2203      	movs	r2, #3
 800264a:	409a      	lsls	r2, r3
 800264c:	0013      	movs	r3, r2
 800264e:	43da      	mvns	r2, r3
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	4013      	ands	r3, r2
 8002654:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	2203      	movs	r2, #3
 800265c:	401a      	ands	r2, r3
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	409a      	lsls	r2, r3
 8002664:	0013      	movs	r3, r2
 8002666:	693a      	ldr	r2, [r7, #16]
 8002668:	4313      	orrs	r3, r2
 800266a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685a      	ldr	r2, [r3, #4]
 8002676:	23c0      	movs	r3, #192	@ 0xc0
 8002678:	029b      	lsls	r3, r3, #10
 800267a:	4013      	ands	r3, r2
 800267c:	d100      	bne.n	8002680 <HAL_GPIO_Init+0x174>
 800267e:	e092      	b.n	80027a6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002680:	4a50      	ldr	r2, [pc, #320]	@ (80027c4 <HAL_GPIO_Init+0x2b8>)
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	089b      	lsrs	r3, r3, #2
 8002686:	3318      	adds	r3, #24
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	589b      	ldr	r3, [r3, r2]
 800268c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	2203      	movs	r2, #3
 8002692:	4013      	ands	r3, r2
 8002694:	00db      	lsls	r3, r3, #3
 8002696:	220f      	movs	r2, #15
 8002698:	409a      	lsls	r2, r3
 800269a:	0013      	movs	r3, r2
 800269c:	43da      	mvns	r2, r3
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	4013      	ands	r3, r2
 80026a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	23a0      	movs	r3, #160	@ 0xa0
 80026a8:	05db      	lsls	r3, r3, #23
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d013      	beq.n	80026d6 <HAL_GPIO_Init+0x1ca>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4a45      	ldr	r2, [pc, #276]	@ (80027c8 <HAL_GPIO_Init+0x2bc>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d00d      	beq.n	80026d2 <HAL_GPIO_Init+0x1c6>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a44      	ldr	r2, [pc, #272]	@ (80027cc <HAL_GPIO_Init+0x2c0>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d007      	beq.n	80026ce <HAL_GPIO_Init+0x1c2>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a43      	ldr	r2, [pc, #268]	@ (80027d0 <HAL_GPIO_Init+0x2c4>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d101      	bne.n	80026ca <HAL_GPIO_Init+0x1be>
 80026c6:	2303      	movs	r3, #3
 80026c8:	e006      	b.n	80026d8 <HAL_GPIO_Init+0x1cc>
 80026ca:	2305      	movs	r3, #5
 80026cc:	e004      	b.n	80026d8 <HAL_GPIO_Init+0x1cc>
 80026ce:	2302      	movs	r3, #2
 80026d0:	e002      	b.n	80026d8 <HAL_GPIO_Init+0x1cc>
 80026d2:	2301      	movs	r3, #1
 80026d4:	e000      	b.n	80026d8 <HAL_GPIO_Init+0x1cc>
 80026d6:	2300      	movs	r3, #0
 80026d8:	697a      	ldr	r2, [r7, #20]
 80026da:	2103      	movs	r1, #3
 80026dc:	400a      	ands	r2, r1
 80026de:	00d2      	lsls	r2, r2, #3
 80026e0:	4093      	lsls	r3, r2
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80026e8:	4936      	ldr	r1, [pc, #216]	@ (80027c4 <HAL_GPIO_Init+0x2b8>)
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	089b      	lsrs	r3, r3, #2
 80026ee:	3318      	adds	r3, #24
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026f6:	4b33      	ldr	r3, [pc, #204]	@ (80027c4 <HAL_GPIO_Init+0x2b8>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	43da      	mvns	r2, r3
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	4013      	ands	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	685a      	ldr	r2, [r3, #4]
 800270a:	2380      	movs	r3, #128	@ 0x80
 800270c:	035b      	lsls	r3, r3, #13
 800270e:	4013      	ands	r3, r2
 8002710:	d003      	beq.n	800271a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	4313      	orrs	r3, r2
 8002718:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800271a:	4b2a      	ldr	r3, [pc, #168]	@ (80027c4 <HAL_GPIO_Init+0x2b8>)
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002720:	4b28      	ldr	r3, [pc, #160]	@ (80027c4 <HAL_GPIO_Init+0x2b8>)
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	43da      	mvns	r2, r3
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	4013      	ands	r3, r2
 800272e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	2380      	movs	r3, #128	@ 0x80
 8002736:	039b      	lsls	r3, r3, #14
 8002738:	4013      	ands	r3, r2
 800273a:	d003      	beq.n	8002744 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800273c:	693a      	ldr	r2, [r7, #16]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	4313      	orrs	r3, r2
 8002742:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002744:	4b1f      	ldr	r3, [pc, #124]	@ (80027c4 <HAL_GPIO_Init+0x2b8>)
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800274a:	4a1e      	ldr	r2, [pc, #120]	@ (80027c4 <HAL_GPIO_Init+0x2b8>)
 800274c:	2384      	movs	r3, #132	@ 0x84
 800274e:	58d3      	ldr	r3, [r2, r3]
 8002750:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	43da      	mvns	r2, r3
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	4013      	ands	r3, r2
 800275a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685a      	ldr	r2, [r3, #4]
 8002760:	2380      	movs	r3, #128	@ 0x80
 8002762:	029b      	lsls	r3, r3, #10
 8002764:	4013      	ands	r3, r2
 8002766:	d003      	beq.n	8002770 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002768:	693a      	ldr	r2, [r7, #16]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	4313      	orrs	r3, r2
 800276e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002770:	4914      	ldr	r1, [pc, #80]	@ (80027c4 <HAL_GPIO_Init+0x2b8>)
 8002772:	2284      	movs	r2, #132	@ 0x84
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002778:	4a12      	ldr	r2, [pc, #72]	@ (80027c4 <HAL_GPIO_Init+0x2b8>)
 800277a:	2380      	movs	r3, #128	@ 0x80
 800277c:	58d3      	ldr	r3, [r2, r3]
 800277e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	43da      	mvns	r2, r3
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	4013      	ands	r3, r2
 8002788:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685a      	ldr	r2, [r3, #4]
 800278e:	2380      	movs	r3, #128	@ 0x80
 8002790:	025b      	lsls	r3, r3, #9
 8002792:	4013      	ands	r3, r2
 8002794:	d003      	beq.n	800279e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	4313      	orrs	r3, r2
 800279c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800279e:	4909      	ldr	r1, [pc, #36]	@ (80027c4 <HAL_GPIO_Init+0x2b8>)
 80027a0:	2280      	movs	r2, #128	@ 0x80
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	3301      	adds	r3, #1
 80027aa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	40da      	lsrs	r2, r3
 80027b4:	1e13      	subs	r3, r2, #0
 80027b6:	d000      	beq.n	80027ba <HAL_GPIO_Init+0x2ae>
 80027b8:	e6b0      	b.n	800251c <HAL_GPIO_Init+0x10>
  }
}
 80027ba:	46c0      	nop			@ (mov r8, r8)
 80027bc:	46c0      	nop			@ (mov r8, r8)
 80027be:	46bd      	mov	sp, r7
 80027c0:	b006      	add	sp, #24
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40021800 	.word	0x40021800
 80027c8:	50000400 	.word	0x50000400
 80027cc:	50000800 	.word	0x50000800
 80027d0:	50000c00 	.word	0x50000c00

080027d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	0008      	movs	r0, r1
 80027de:	0011      	movs	r1, r2
 80027e0:	1cbb      	adds	r3, r7, #2
 80027e2:	1c02      	adds	r2, r0, #0
 80027e4:	801a      	strh	r2, [r3, #0]
 80027e6:	1c7b      	adds	r3, r7, #1
 80027e8:	1c0a      	adds	r2, r1, #0
 80027ea:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027ec:	1c7b      	adds	r3, r7, #1
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d004      	beq.n	80027fe <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027f4:	1cbb      	adds	r3, r7, #2
 80027f6:	881a      	ldrh	r2, [r3, #0]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027fc:	e003      	b.n	8002806 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027fe:	1cbb      	adds	r3, r7, #2
 8002800:	881a      	ldrh	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002806:	46c0      	nop			@ (mov r8, r8)
 8002808:	46bd      	mov	sp, r7
 800280a:	b002      	add	sp, #8
 800280c:	bd80      	pop	{r7, pc}
	...

08002810 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002818:	4b19      	ldr	r3, [pc, #100]	@ (8002880 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a19      	ldr	r2, [pc, #100]	@ (8002884 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800281e:	4013      	ands	r3, r2
 8002820:	0019      	movs	r1, r3
 8002822:	4b17      	ldr	r3, [pc, #92]	@ (8002880 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	430a      	orrs	r2, r1
 8002828:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	2380      	movs	r3, #128	@ 0x80
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	429a      	cmp	r2, r3
 8002832:	d11f      	bne.n	8002874 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002834:	4b14      	ldr	r3, [pc, #80]	@ (8002888 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	0013      	movs	r3, r2
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	189b      	adds	r3, r3, r2
 800283e:	005b      	lsls	r3, r3, #1
 8002840:	4912      	ldr	r1, [pc, #72]	@ (800288c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002842:	0018      	movs	r0, r3
 8002844:	f7fd fc5e 	bl	8000104 <__udivsi3>
 8002848:	0003      	movs	r3, r0
 800284a:	3301      	adds	r3, #1
 800284c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800284e:	e008      	b.n	8002862 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d003      	beq.n	800285e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	3b01      	subs	r3, #1
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	e001      	b.n	8002862 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e009      	b.n	8002876 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002862:	4b07      	ldr	r3, [pc, #28]	@ (8002880 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002864:	695a      	ldr	r2, [r3, #20]
 8002866:	2380      	movs	r3, #128	@ 0x80
 8002868:	00db      	lsls	r3, r3, #3
 800286a:	401a      	ands	r2, r3
 800286c:	2380      	movs	r3, #128	@ 0x80
 800286e:	00db      	lsls	r3, r3, #3
 8002870:	429a      	cmp	r2, r3
 8002872:	d0ed      	beq.n	8002850 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	0018      	movs	r0, r3
 8002878:	46bd      	mov	sp, r7
 800287a:	b004      	add	sp, #16
 800287c:	bd80      	pop	{r7, pc}
 800287e:	46c0      	nop			@ (mov r8, r8)
 8002880:	40007000 	.word	0x40007000
 8002884:	fffff9ff 	.word	0xfffff9ff
 8002888:	20000000 	.word	0x20000000
 800288c:	000f4240 	.word	0x000f4240

08002890 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002894:	4b03      	ldr	r3, [pc, #12]	@ (80028a4 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002896:	689a      	ldr	r2, [r3, #8]
 8002898:	23e0      	movs	r3, #224	@ 0xe0
 800289a:	01db      	lsls	r3, r3, #7
 800289c:	4013      	ands	r3, r2
}
 800289e:	0018      	movs	r0, r3
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	40021000 	.word	0x40021000

080028a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b088      	sub	sp, #32
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e2fe      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2201      	movs	r2, #1
 80028c0:	4013      	ands	r3, r2
 80028c2:	d100      	bne.n	80028c6 <HAL_RCC_OscConfig+0x1e>
 80028c4:	e07c      	b.n	80029c0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028c6:	4bc3      	ldr	r3, [pc, #780]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	2238      	movs	r2, #56	@ 0x38
 80028cc:	4013      	ands	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028d0:	4bc0      	ldr	r3, [pc, #768]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	2203      	movs	r2, #3
 80028d6:	4013      	ands	r3, r2
 80028d8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	2b10      	cmp	r3, #16
 80028de:	d102      	bne.n	80028e6 <HAL_RCC_OscConfig+0x3e>
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	2b03      	cmp	r3, #3
 80028e4:	d002      	beq.n	80028ec <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	2b08      	cmp	r3, #8
 80028ea:	d10b      	bne.n	8002904 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ec:	4bb9      	ldr	r3, [pc, #740]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	2380      	movs	r3, #128	@ 0x80
 80028f2:	029b      	lsls	r3, r3, #10
 80028f4:	4013      	ands	r3, r2
 80028f6:	d062      	beq.n	80029be <HAL_RCC_OscConfig+0x116>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d15e      	bne.n	80029be <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e2d9      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685a      	ldr	r2, [r3, #4]
 8002908:	2380      	movs	r3, #128	@ 0x80
 800290a:	025b      	lsls	r3, r3, #9
 800290c:	429a      	cmp	r2, r3
 800290e:	d107      	bne.n	8002920 <HAL_RCC_OscConfig+0x78>
 8002910:	4bb0      	ldr	r3, [pc, #704]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	4baf      	ldr	r3, [pc, #700]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002916:	2180      	movs	r1, #128	@ 0x80
 8002918:	0249      	lsls	r1, r1, #9
 800291a:	430a      	orrs	r2, r1
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	e020      	b.n	8002962 <HAL_RCC_OscConfig+0xba>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	23a0      	movs	r3, #160	@ 0xa0
 8002926:	02db      	lsls	r3, r3, #11
 8002928:	429a      	cmp	r2, r3
 800292a:	d10e      	bne.n	800294a <HAL_RCC_OscConfig+0xa2>
 800292c:	4ba9      	ldr	r3, [pc, #676]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	4ba8      	ldr	r3, [pc, #672]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002932:	2180      	movs	r1, #128	@ 0x80
 8002934:	02c9      	lsls	r1, r1, #11
 8002936:	430a      	orrs	r2, r1
 8002938:	601a      	str	r2, [r3, #0]
 800293a:	4ba6      	ldr	r3, [pc, #664]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	4ba5      	ldr	r3, [pc, #660]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002940:	2180      	movs	r1, #128	@ 0x80
 8002942:	0249      	lsls	r1, r1, #9
 8002944:	430a      	orrs	r2, r1
 8002946:	601a      	str	r2, [r3, #0]
 8002948:	e00b      	b.n	8002962 <HAL_RCC_OscConfig+0xba>
 800294a:	4ba2      	ldr	r3, [pc, #648]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	4ba1      	ldr	r3, [pc, #644]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002950:	49a1      	ldr	r1, [pc, #644]	@ (8002bd8 <HAL_RCC_OscConfig+0x330>)
 8002952:	400a      	ands	r2, r1
 8002954:	601a      	str	r2, [r3, #0]
 8002956:	4b9f      	ldr	r3, [pc, #636]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	4b9e      	ldr	r3, [pc, #632]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 800295c:	499f      	ldr	r1, [pc, #636]	@ (8002bdc <HAL_RCC_OscConfig+0x334>)
 800295e:	400a      	ands	r2, r1
 8002960:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d014      	beq.n	8002994 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800296a:	f7fe fc13 	bl	8001194 <HAL_GetTick>
 800296e:	0003      	movs	r3, r0
 8002970:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002972:	e008      	b.n	8002986 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002974:	f7fe fc0e 	bl	8001194 <HAL_GetTick>
 8002978:	0002      	movs	r2, r0
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	2b64      	cmp	r3, #100	@ 0x64
 8002980:	d901      	bls.n	8002986 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e298      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002986:	4b93      	ldr	r3, [pc, #588]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	2380      	movs	r3, #128	@ 0x80
 800298c:	029b      	lsls	r3, r3, #10
 800298e:	4013      	ands	r3, r2
 8002990:	d0f0      	beq.n	8002974 <HAL_RCC_OscConfig+0xcc>
 8002992:	e015      	b.n	80029c0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002994:	f7fe fbfe 	bl	8001194 <HAL_GetTick>
 8002998:	0003      	movs	r3, r0
 800299a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800299c:	e008      	b.n	80029b0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800299e:	f7fe fbf9 	bl	8001194 <HAL_GetTick>
 80029a2:	0002      	movs	r2, r0
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	2b64      	cmp	r3, #100	@ 0x64
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e283      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029b0:	4b88      	ldr	r3, [pc, #544]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	2380      	movs	r3, #128	@ 0x80
 80029b6:	029b      	lsls	r3, r3, #10
 80029b8:	4013      	ands	r3, r2
 80029ba:	d1f0      	bne.n	800299e <HAL_RCC_OscConfig+0xf6>
 80029bc:	e000      	b.n	80029c0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029be:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2202      	movs	r2, #2
 80029c6:	4013      	ands	r3, r2
 80029c8:	d100      	bne.n	80029cc <HAL_RCC_OscConfig+0x124>
 80029ca:	e099      	b.n	8002b00 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029cc:	4b81      	ldr	r3, [pc, #516]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	2238      	movs	r2, #56	@ 0x38
 80029d2:	4013      	ands	r3, r2
 80029d4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029d6:	4b7f      	ldr	r3, [pc, #508]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	2203      	movs	r2, #3
 80029dc:	4013      	ands	r3, r2
 80029de:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	2b10      	cmp	r3, #16
 80029e4:	d102      	bne.n	80029ec <HAL_RCC_OscConfig+0x144>
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d002      	beq.n	80029f2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d135      	bne.n	8002a5e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029f2:	4b78      	ldr	r3, [pc, #480]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	2380      	movs	r3, #128	@ 0x80
 80029f8:	00db      	lsls	r3, r3, #3
 80029fa:	4013      	ands	r3, r2
 80029fc:	d005      	beq.n	8002a0a <HAL_RCC_OscConfig+0x162>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d101      	bne.n	8002a0a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e256      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a0a:	4b72      	ldr	r3, [pc, #456]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	4a74      	ldr	r2, [pc, #464]	@ (8002be0 <HAL_RCC_OscConfig+0x338>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	0019      	movs	r1, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	695b      	ldr	r3, [r3, #20]
 8002a18:	021a      	lsls	r2, r3, #8
 8002a1a:	4b6e      	ldr	r3, [pc, #440]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d112      	bne.n	8002a4c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002a26:	4b6b      	ldr	r3, [pc, #428]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a6e      	ldr	r2, [pc, #440]	@ (8002be4 <HAL_RCC_OscConfig+0x33c>)
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	0019      	movs	r1, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	691a      	ldr	r2, [r3, #16]
 8002a34:	4b67      	ldr	r3, [pc, #412]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002a36:	430a      	orrs	r2, r1
 8002a38:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002a3a:	4b66      	ldr	r3, [pc, #408]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	0adb      	lsrs	r3, r3, #11
 8002a40:	2207      	movs	r2, #7
 8002a42:	4013      	ands	r3, r2
 8002a44:	4a68      	ldr	r2, [pc, #416]	@ (8002be8 <HAL_RCC_OscConfig+0x340>)
 8002a46:	40da      	lsrs	r2, r3
 8002a48:	4b68      	ldr	r3, [pc, #416]	@ (8002bec <HAL_RCC_OscConfig+0x344>)
 8002a4a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a4c:	4b68      	ldr	r3, [pc, #416]	@ (8002bf0 <HAL_RCC_OscConfig+0x348>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	0018      	movs	r0, r3
 8002a52:	f7fe fb43 	bl	80010dc <HAL_InitTick>
 8002a56:	1e03      	subs	r3, r0, #0
 8002a58:	d051      	beq.n	8002afe <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e22c      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d030      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002a66:	4b5b      	ldr	r3, [pc, #364]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a5e      	ldr	r2, [pc, #376]	@ (8002be4 <HAL_RCC_OscConfig+0x33c>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	0019      	movs	r1, r3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	691a      	ldr	r2, [r3, #16]
 8002a74:	4b57      	ldr	r3, [pc, #348]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002a76:	430a      	orrs	r2, r1
 8002a78:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002a7a:	4b56      	ldr	r3, [pc, #344]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	4b55      	ldr	r3, [pc, #340]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002a80:	2180      	movs	r1, #128	@ 0x80
 8002a82:	0049      	lsls	r1, r1, #1
 8002a84:	430a      	orrs	r2, r1
 8002a86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a88:	f7fe fb84 	bl	8001194 <HAL_GetTick>
 8002a8c:	0003      	movs	r3, r0
 8002a8e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a90:	e008      	b.n	8002aa4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a92:	f7fe fb7f 	bl	8001194 <HAL_GetTick>
 8002a96:	0002      	movs	r2, r0
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d901      	bls.n	8002aa4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002aa0:	2303      	movs	r3, #3
 8002aa2:	e209      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002aa4:	4b4b      	ldr	r3, [pc, #300]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	2380      	movs	r3, #128	@ 0x80
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	4013      	ands	r3, r2
 8002aae:	d0f0      	beq.n	8002a92 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ab0:	4b48      	ldr	r3, [pc, #288]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	4a4a      	ldr	r2, [pc, #296]	@ (8002be0 <HAL_RCC_OscConfig+0x338>)
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	0019      	movs	r1, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	695b      	ldr	r3, [r3, #20]
 8002abe:	021a      	lsls	r2, r3, #8
 8002ac0:	4b44      	ldr	r3, [pc, #272]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	605a      	str	r2, [r3, #4]
 8002ac6:	e01b      	b.n	8002b00 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002ac8:	4b42      	ldr	r3, [pc, #264]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	4b41      	ldr	r3, [pc, #260]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002ace:	4949      	ldr	r1, [pc, #292]	@ (8002bf4 <HAL_RCC_OscConfig+0x34c>)
 8002ad0:	400a      	ands	r2, r1
 8002ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad4:	f7fe fb5e 	bl	8001194 <HAL_GetTick>
 8002ad8:	0003      	movs	r3, r0
 8002ada:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002adc:	e008      	b.n	8002af0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ade:	f7fe fb59 	bl	8001194 <HAL_GetTick>
 8002ae2:	0002      	movs	r2, r0
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d901      	bls.n	8002af0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e1e3      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002af0:	4b38      	ldr	r3, [pc, #224]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	2380      	movs	r3, #128	@ 0x80
 8002af6:	00db      	lsls	r3, r3, #3
 8002af8:	4013      	ands	r3, r2
 8002afa:	d1f0      	bne.n	8002ade <HAL_RCC_OscConfig+0x236>
 8002afc:	e000      	b.n	8002b00 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002afe:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2208      	movs	r2, #8
 8002b06:	4013      	ands	r3, r2
 8002b08:	d047      	beq.n	8002b9a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002b0a:	4b32      	ldr	r3, [pc, #200]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	2238      	movs	r2, #56	@ 0x38
 8002b10:	4013      	ands	r3, r2
 8002b12:	2b18      	cmp	r3, #24
 8002b14:	d10a      	bne.n	8002b2c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002b16:	4b2f      	ldr	r3, [pc, #188]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002b18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b1a:	2202      	movs	r2, #2
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	d03c      	beq.n	8002b9a <HAL_RCC_OscConfig+0x2f2>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d138      	bne.n	8002b9a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e1c5      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d019      	beq.n	8002b68 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002b34:	4b27      	ldr	r3, [pc, #156]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002b36:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b38:	4b26      	ldr	r3, [pc, #152]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b40:	f7fe fb28 	bl	8001194 <HAL_GetTick>
 8002b44:	0003      	movs	r3, r0
 8002b46:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b48:	e008      	b.n	8002b5c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b4a:	f7fe fb23 	bl	8001194 <HAL_GetTick>
 8002b4e:	0002      	movs	r2, r0
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d901      	bls.n	8002b5c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e1ad      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b5c:	4b1d      	ldr	r3, [pc, #116]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b60:	2202      	movs	r2, #2
 8002b62:	4013      	ands	r3, r2
 8002b64:	d0f1      	beq.n	8002b4a <HAL_RCC_OscConfig+0x2a2>
 8002b66:	e018      	b.n	8002b9a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002b68:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002b6a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b6c:	4b19      	ldr	r3, [pc, #100]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002b6e:	2101      	movs	r1, #1
 8002b70:	438a      	bics	r2, r1
 8002b72:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b74:	f7fe fb0e 	bl	8001194 <HAL_GetTick>
 8002b78:	0003      	movs	r3, r0
 8002b7a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b7c:	e008      	b.n	8002b90 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b7e:	f7fe fb09 	bl	8001194 <HAL_GetTick>
 8002b82:	0002      	movs	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d901      	bls.n	8002b90 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e193      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b90:	4b10      	ldr	r3, [pc, #64]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b94:	2202      	movs	r2, #2
 8002b96:	4013      	ands	r3, r2
 8002b98:	d1f1      	bne.n	8002b7e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2204      	movs	r2, #4
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	d100      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x2fe>
 8002ba4:	e0c6      	b.n	8002d34 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ba6:	231f      	movs	r3, #31
 8002ba8:	18fb      	adds	r3, r7, r3
 8002baa:	2200      	movs	r2, #0
 8002bac:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002bae:	4b09      	ldr	r3, [pc, #36]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	2238      	movs	r2, #56	@ 0x38
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	2b20      	cmp	r3, #32
 8002bb8:	d11e      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002bba:	4b06      	ldr	r3, [pc, #24]	@ (8002bd4 <HAL_RCC_OscConfig+0x32c>)
 8002bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	d100      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x31e>
 8002bc4:	e0b6      	b.n	8002d34 <HAL_RCC_OscConfig+0x48c>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d000      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x328>
 8002bce:	e0b1      	b.n	8002d34 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e171      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	fffeffff 	.word	0xfffeffff
 8002bdc:	fffbffff 	.word	0xfffbffff
 8002be0:	ffff80ff 	.word	0xffff80ff
 8002be4:	ffffc7ff 	.word	0xffffc7ff
 8002be8:	00f42400 	.word	0x00f42400
 8002bec:	20000000 	.word	0x20000000
 8002bf0:	20000004 	.word	0x20000004
 8002bf4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002bf8:	4bb1      	ldr	r3, [pc, #708]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002bfa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002bfc:	2380      	movs	r3, #128	@ 0x80
 8002bfe:	055b      	lsls	r3, r3, #21
 8002c00:	4013      	ands	r3, r2
 8002c02:	d101      	bne.n	8002c08 <HAL_RCC_OscConfig+0x360>
 8002c04:	2301      	movs	r3, #1
 8002c06:	e000      	b.n	8002c0a <HAL_RCC_OscConfig+0x362>
 8002c08:	2300      	movs	r3, #0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d011      	beq.n	8002c32 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002c0e:	4bac      	ldr	r3, [pc, #688]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002c10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c12:	4bab      	ldr	r3, [pc, #684]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002c14:	2180      	movs	r1, #128	@ 0x80
 8002c16:	0549      	lsls	r1, r1, #21
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c1c:	4ba8      	ldr	r3, [pc, #672]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002c1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c20:	2380      	movs	r3, #128	@ 0x80
 8002c22:	055b      	lsls	r3, r3, #21
 8002c24:	4013      	ands	r3, r2
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002c2a:	231f      	movs	r3, #31
 8002c2c:	18fb      	adds	r3, r7, r3
 8002c2e:	2201      	movs	r2, #1
 8002c30:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c32:	4ba4      	ldr	r3, [pc, #656]	@ (8002ec4 <HAL_RCC_OscConfig+0x61c>)
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	2380      	movs	r3, #128	@ 0x80
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	d11a      	bne.n	8002c74 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c3e:	4ba1      	ldr	r3, [pc, #644]	@ (8002ec4 <HAL_RCC_OscConfig+0x61c>)
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	4ba0      	ldr	r3, [pc, #640]	@ (8002ec4 <HAL_RCC_OscConfig+0x61c>)
 8002c44:	2180      	movs	r1, #128	@ 0x80
 8002c46:	0049      	lsls	r1, r1, #1
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002c4c:	f7fe faa2 	bl	8001194 <HAL_GetTick>
 8002c50:	0003      	movs	r3, r0
 8002c52:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c54:	e008      	b.n	8002c68 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c56:	f7fe fa9d 	bl	8001194 <HAL_GetTick>
 8002c5a:	0002      	movs	r2, r0
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d901      	bls.n	8002c68 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e127      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c68:	4b96      	ldr	r3, [pc, #600]	@ (8002ec4 <HAL_RCC_OscConfig+0x61c>)
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	2380      	movs	r3, #128	@ 0x80
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	4013      	ands	r3, r2
 8002c72:	d0f0      	beq.n	8002c56 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d106      	bne.n	8002c8a <HAL_RCC_OscConfig+0x3e2>
 8002c7c:	4b90      	ldr	r3, [pc, #576]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002c7e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c80:	4b8f      	ldr	r3, [pc, #572]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002c82:	2101      	movs	r1, #1
 8002c84:	430a      	orrs	r2, r1
 8002c86:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c88:	e01c      	b.n	8002cc4 <HAL_RCC_OscConfig+0x41c>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	2b05      	cmp	r3, #5
 8002c90:	d10c      	bne.n	8002cac <HAL_RCC_OscConfig+0x404>
 8002c92:	4b8b      	ldr	r3, [pc, #556]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002c94:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c96:	4b8a      	ldr	r3, [pc, #552]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002c98:	2104      	movs	r1, #4
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c9e:	4b88      	ldr	r3, [pc, #544]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002ca0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ca2:	4b87      	ldr	r3, [pc, #540]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002caa:	e00b      	b.n	8002cc4 <HAL_RCC_OscConfig+0x41c>
 8002cac:	4b84      	ldr	r3, [pc, #528]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002cae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cb0:	4b83      	ldr	r3, [pc, #524]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	438a      	bics	r2, r1
 8002cb6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cb8:	4b81      	ldr	r3, [pc, #516]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002cba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cbc:	4b80      	ldr	r3, [pc, #512]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002cbe:	2104      	movs	r1, #4
 8002cc0:	438a      	bics	r2, r1
 8002cc2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d014      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ccc:	f7fe fa62 	bl	8001194 <HAL_GetTick>
 8002cd0:	0003      	movs	r3, r0
 8002cd2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cd4:	e009      	b.n	8002cea <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cd6:	f7fe fa5d 	bl	8001194 <HAL_GetTick>
 8002cda:	0002      	movs	r2, r0
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	4a79      	ldr	r2, [pc, #484]	@ (8002ec8 <HAL_RCC_OscConfig+0x620>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e0e6      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cea:	4b75      	ldr	r3, [pc, #468]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002cec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cee:	2202      	movs	r2, #2
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	d0f0      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x42e>
 8002cf4:	e013      	b.n	8002d1e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf6:	f7fe fa4d 	bl	8001194 <HAL_GetTick>
 8002cfa:	0003      	movs	r3, r0
 8002cfc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cfe:	e009      	b.n	8002d14 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d00:	f7fe fa48 	bl	8001194 <HAL_GetTick>
 8002d04:	0002      	movs	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	4a6f      	ldr	r2, [pc, #444]	@ (8002ec8 <HAL_RCC_OscConfig+0x620>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d901      	bls.n	8002d14 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e0d1      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d14:	4b6a      	ldr	r3, [pc, #424]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d18:	2202      	movs	r2, #2
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	d1f0      	bne.n	8002d00 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002d1e:	231f      	movs	r3, #31
 8002d20:	18fb      	adds	r3, r7, r3
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d105      	bne.n	8002d34 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002d28:	4b65      	ldr	r3, [pc, #404]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002d2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d2c:	4b64      	ldr	r3, [pc, #400]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002d2e:	4967      	ldr	r1, [pc, #412]	@ (8002ecc <HAL_RCC_OscConfig+0x624>)
 8002d30:	400a      	ands	r2, r1
 8002d32:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	69db      	ldr	r3, [r3, #28]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d100      	bne.n	8002d3e <HAL_RCC_OscConfig+0x496>
 8002d3c:	e0bb      	b.n	8002eb6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d3e:	4b60      	ldr	r3, [pc, #384]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	2238      	movs	r2, #56	@ 0x38
 8002d44:	4013      	ands	r3, r2
 8002d46:	2b10      	cmp	r3, #16
 8002d48:	d100      	bne.n	8002d4c <HAL_RCC_OscConfig+0x4a4>
 8002d4a:	e07b      	b.n	8002e44 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	69db      	ldr	r3, [r3, #28]
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d156      	bne.n	8002e02 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d54:	4b5a      	ldr	r3, [pc, #360]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	4b59      	ldr	r3, [pc, #356]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002d5a:	495d      	ldr	r1, [pc, #372]	@ (8002ed0 <HAL_RCC_OscConfig+0x628>)
 8002d5c:	400a      	ands	r2, r1
 8002d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d60:	f7fe fa18 	bl	8001194 <HAL_GetTick>
 8002d64:	0003      	movs	r3, r0
 8002d66:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d68:	e008      	b.n	8002d7c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d6a:	f7fe fa13 	bl	8001194 <HAL_GetTick>
 8002d6e:	0002      	movs	r2, r0
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d901      	bls.n	8002d7c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e09d      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d7c:	4b50      	ldr	r3, [pc, #320]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	2380      	movs	r3, #128	@ 0x80
 8002d82:	049b      	lsls	r3, r3, #18
 8002d84:	4013      	ands	r3, r2
 8002d86:	d1f0      	bne.n	8002d6a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d88:	4b4d      	ldr	r3, [pc, #308]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	4a51      	ldr	r2, [pc, #324]	@ (8002ed4 <HAL_RCC_OscConfig+0x62c>)
 8002d8e:	4013      	ands	r3, r2
 8002d90:	0019      	movs	r1, r3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a1a      	ldr	r2, [r3, #32]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9a:	431a      	orrs	r2, r3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da0:	021b      	lsls	r3, r3, #8
 8002da2:	431a      	orrs	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da8:	431a      	orrs	r2, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dae:	431a      	orrs	r2, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002db4:	431a      	orrs	r2, r3
 8002db6:	4b42      	ldr	r3, [pc, #264]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002db8:	430a      	orrs	r2, r1
 8002dba:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dbc:	4b40      	ldr	r3, [pc, #256]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	4b3f      	ldr	r3, [pc, #252]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002dc2:	2180      	movs	r1, #128	@ 0x80
 8002dc4:	0449      	lsls	r1, r1, #17
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002dca:	4b3d      	ldr	r3, [pc, #244]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002dcc:	68da      	ldr	r2, [r3, #12]
 8002dce:	4b3c      	ldr	r3, [pc, #240]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002dd0:	2180      	movs	r1, #128	@ 0x80
 8002dd2:	0549      	lsls	r1, r1, #21
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd8:	f7fe f9dc 	bl	8001194 <HAL_GetTick>
 8002ddc:	0003      	movs	r3, r0
 8002dde:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002de2:	f7fe f9d7 	bl	8001194 <HAL_GetTick>
 8002de6:	0002      	movs	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e061      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002df4:	4b32      	ldr	r3, [pc, #200]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	2380      	movs	r3, #128	@ 0x80
 8002dfa:	049b      	lsls	r3, r3, #18
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	d0f0      	beq.n	8002de2 <HAL_RCC_OscConfig+0x53a>
 8002e00:	e059      	b.n	8002eb6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e02:	4b2f      	ldr	r3, [pc, #188]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	4b2e      	ldr	r3, [pc, #184]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002e08:	4931      	ldr	r1, [pc, #196]	@ (8002ed0 <HAL_RCC_OscConfig+0x628>)
 8002e0a:	400a      	ands	r2, r1
 8002e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e0e:	f7fe f9c1 	bl	8001194 <HAL_GetTick>
 8002e12:	0003      	movs	r3, r0
 8002e14:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e16:	e008      	b.n	8002e2a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e18:	f7fe f9bc 	bl	8001194 <HAL_GetTick>
 8002e1c:	0002      	movs	r2, r0
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e046      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e2a:	4b25      	ldr	r3, [pc, #148]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	2380      	movs	r3, #128	@ 0x80
 8002e30:	049b      	lsls	r3, r3, #18
 8002e32:	4013      	ands	r3, r2
 8002e34:	d1f0      	bne.n	8002e18 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002e36:	4b22      	ldr	r3, [pc, #136]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002e38:	68da      	ldr	r2, [r3, #12]
 8002e3a:	4b21      	ldr	r3, [pc, #132]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002e3c:	4926      	ldr	r1, [pc, #152]	@ (8002ed8 <HAL_RCC_OscConfig+0x630>)
 8002e3e:	400a      	ands	r2, r1
 8002e40:	60da      	str	r2, [r3, #12]
 8002e42:	e038      	b.n	8002eb6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	69db      	ldr	r3, [r3, #28]
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d101      	bne.n	8002e50 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e033      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002e50:	4b1b      	ldr	r3, [pc, #108]	@ (8002ec0 <HAL_RCC_OscConfig+0x618>)
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	2203      	movs	r2, #3
 8002e5a:	401a      	ands	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a1b      	ldr	r3, [r3, #32]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d126      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	2270      	movs	r2, #112	@ 0x70
 8002e68:	401a      	ands	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d11f      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	23fe      	movs	r3, #254	@ 0xfe
 8002e76:	01db      	lsls	r3, r3, #7
 8002e78:	401a      	ands	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e7e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d116      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	23f8      	movs	r3, #248	@ 0xf8
 8002e88:	039b      	lsls	r3, r3, #14
 8002e8a:	401a      	ands	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d10e      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002e94:	697a      	ldr	r2, [r7, #20]
 8002e96:	23e0      	movs	r3, #224	@ 0xe0
 8002e98:	051b      	lsls	r3, r3, #20
 8002e9a:	401a      	ands	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d106      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	0f5b      	lsrs	r3, r3, #29
 8002ea8:	075a      	lsls	r2, r3, #29
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d001      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e000      	b.n	8002eb8 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	0018      	movs	r0, r3
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	b008      	add	sp, #32
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	40007000 	.word	0x40007000
 8002ec8:	00001388 	.word	0x00001388
 8002ecc:	efffffff 	.word	0xefffffff
 8002ed0:	feffffff 	.word	0xfeffffff
 8002ed4:	11c1808c 	.word	0x11c1808c
 8002ed8:	eefefffc 	.word	0xeefefffc

08002edc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d101      	bne.n	8002ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e0e9      	b.n	80030c4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ef0:	4b76      	ldr	r3, [pc, #472]	@ (80030cc <HAL_RCC_ClockConfig+0x1f0>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2207      	movs	r2, #7
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	683a      	ldr	r2, [r7, #0]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d91e      	bls.n	8002f3c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002efe:	4b73      	ldr	r3, [pc, #460]	@ (80030cc <HAL_RCC_ClockConfig+0x1f0>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2207      	movs	r2, #7
 8002f04:	4393      	bics	r3, r2
 8002f06:	0019      	movs	r1, r3
 8002f08:	4b70      	ldr	r3, [pc, #448]	@ (80030cc <HAL_RCC_ClockConfig+0x1f0>)
 8002f0a:	683a      	ldr	r2, [r7, #0]
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002f10:	f7fe f940 	bl	8001194 <HAL_GetTick>
 8002f14:	0003      	movs	r3, r0
 8002f16:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f18:	e009      	b.n	8002f2e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f1a:	f7fe f93b 	bl	8001194 <HAL_GetTick>
 8002f1e:	0002      	movs	r2, r0
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	4a6a      	ldr	r2, [pc, #424]	@ (80030d0 <HAL_RCC_ClockConfig+0x1f4>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d901      	bls.n	8002f2e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e0ca      	b.n	80030c4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f2e:	4b67      	ldr	r3, [pc, #412]	@ (80030cc <HAL_RCC_ClockConfig+0x1f0>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2207      	movs	r2, #7
 8002f34:	4013      	ands	r3, r2
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d1ee      	bne.n	8002f1a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2202      	movs	r2, #2
 8002f42:	4013      	ands	r3, r2
 8002f44:	d015      	beq.n	8002f72 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2204      	movs	r2, #4
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	d006      	beq.n	8002f5e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002f50:	4b60      	ldr	r3, [pc, #384]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	4b5f      	ldr	r3, [pc, #380]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f56:	21e0      	movs	r1, #224	@ 0xe0
 8002f58:	01c9      	lsls	r1, r1, #7
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f5e:	4b5d      	ldr	r3, [pc, #372]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	4a5d      	ldr	r2, [pc, #372]	@ (80030d8 <HAL_RCC_ClockConfig+0x1fc>)
 8002f64:	4013      	ands	r3, r2
 8002f66:	0019      	movs	r1, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	4b59      	ldr	r3, [pc, #356]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2201      	movs	r2, #1
 8002f78:	4013      	ands	r3, r2
 8002f7a:	d057      	beq.n	800302c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d107      	bne.n	8002f94 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f84:	4b53      	ldr	r3, [pc, #332]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	2380      	movs	r3, #128	@ 0x80
 8002f8a:	029b      	lsls	r3, r3, #10
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	d12b      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e097      	b.n	80030c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d107      	bne.n	8002fac <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f9c:	4b4d      	ldr	r3, [pc, #308]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	2380      	movs	r3, #128	@ 0x80
 8002fa2:	049b      	lsls	r3, r3, #18
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	d11f      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e08b      	b.n	80030c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d107      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fb4:	4b47      	ldr	r3, [pc, #284]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	2380      	movs	r3, #128	@ 0x80
 8002fba:	00db      	lsls	r3, r3, #3
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	d113      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e07f      	b.n	80030c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	2b03      	cmp	r3, #3
 8002fca:	d106      	bne.n	8002fda <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fcc:	4b41      	ldr	r3, [pc, #260]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fd0:	2202      	movs	r2, #2
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	d108      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e074      	b.n	80030c4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fda:	4b3e      	ldr	r3, [pc, #248]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fde:	2202      	movs	r2, #2
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	d101      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e06d      	b.n	80030c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fe8:	4b3a      	ldr	r3, [pc, #232]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	2207      	movs	r2, #7
 8002fee:	4393      	bics	r3, r2
 8002ff0:	0019      	movs	r1, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685a      	ldr	r2, [r3, #4]
 8002ff6:	4b37      	ldr	r3, [pc, #220]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ffc:	f7fe f8ca 	bl	8001194 <HAL_GetTick>
 8003000:	0003      	movs	r3, r0
 8003002:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003004:	e009      	b.n	800301a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003006:	f7fe f8c5 	bl	8001194 <HAL_GetTick>
 800300a:	0002      	movs	r2, r0
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	4a2f      	ldr	r2, [pc, #188]	@ (80030d0 <HAL_RCC_ClockConfig+0x1f4>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d901      	bls.n	800301a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e054      	b.n	80030c4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800301a:	4b2e      	ldr	r3, [pc, #184]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	2238      	movs	r2, #56	@ 0x38
 8003020:	401a      	ands	r2, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	00db      	lsls	r3, r3, #3
 8003028:	429a      	cmp	r2, r3
 800302a:	d1ec      	bne.n	8003006 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800302c:	4b27      	ldr	r3, [pc, #156]	@ (80030cc <HAL_RCC_ClockConfig+0x1f0>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2207      	movs	r2, #7
 8003032:	4013      	ands	r3, r2
 8003034:	683a      	ldr	r2, [r7, #0]
 8003036:	429a      	cmp	r2, r3
 8003038:	d21e      	bcs.n	8003078 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800303a:	4b24      	ldr	r3, [pc, #144]	@ (80030cc <HAL_RCC_ClockConfig+0x1f0>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2207      	movs	r2, #7
 8003040:	4393      	bics	r3, r2
 8003042:	0019      	movs	r1, r3
 8003044:	4b21      	ldr	r3, [pc, #132]	@ (80030cc <HAL_RCC_ClockConfig+0x1f0>)
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	430a      	orrs	r2, r1
 800304a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800304c:	f7fe f8a2 	bl	8001194 <HAL_GetTick>
 8003050:	0003      	movs	r3, r0
 8003052:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003054:	e009      	b.n	800306a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003056:	f7fe f89d 	bl	8001194 <HAL_GetTick>
 800305a:	0002      	movs	r2, r0
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	4a1b      	ldr	r2, [pc, #108]	@ (80030d0 <HAL_RCC_ClockConfig+0x1f4>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d901      	bls.n	800306a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e02c      	b.n	80030c4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800306a:	4b18      	ldr	r3, [pc, #96]	@ (80030cc <HAL_RCC_ClockConfig+0x1f0>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2207      	movs	r2, #7
 8003070:	4013      	ands	r3, r2
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	429a      	cmp	r2, r3
 8003076:	d1ee      	bne.n	8003056 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2204      	movs	r2, #4
 800307e:	4013      	ands	r3, r2
 8003080:	d009      	beq.n	8003096 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003082:	4b14      	ldr	r3, [pc, #80]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	4a15      	ldr	r2, [pc, #84]	@ (80030dc <HAL_RCC_ClockConfig+0x200>)
 8003088:	4013      	ands	r3, r2
 800308a:	0019      	movs	r1, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	68da      	ldr	r2, [r3, #12]
 8003090:	4b10      	ldr	r3, [pc, #64]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 8003092:	430a      	orrs	r2, r1
 8003094:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003096:	f000 f829 	bl	80030ec <HAL_RCC_GetSysClockFreq>
 800309a:	0001      	movs	r1, r0
 800309c:	4b0d      	ldr	r3, [pc, #52]	@ (80030d4 <HAL_RCC_ClockConfig+0x1f8>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	0a1b      	lsrs	r3, r3, #8
 80030a2:	220f      	movs	r2, #15
 80030a4:	401a      	ands	r2, r3
 80030a6:	4b0e      	ldr	r3, [pc, #56]	@ (80030e0 <HAL_RCC_ClockConfig+0x204>)
 80030a8:	0092      	lsls	r2, r2, #2
 80030aa:	58d3      	ldr	r3, [r2, r3]
 80030ac:	221f      	movs	r2, #31
 80030ae:	4013      	ands	r3, r2
 80030b0:	000a      	movs	r2, r1
 80030b2:	40da      	lsrs	r2, r3
 80030b4:	4b0b      	ldr	r3, [pc, #44]	@ (80030e4 <HAL_RCC_ClockConfig+0x208>)
 80030b6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80030b8:	4b0b      	ldr	r3, [pc, #44]	@ (80030e8 <HAL_RCC_ClockConfig+0x20c>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	0018      	movs	r0, r3
 80030be:	f7fe f80d 	bl	80010dc <HAL_InitTick>
 80030c2:	0003      	movs	r3, r0
}
 80030c4:	0018      	movs	r0, r3
 80030c6:	46bd      	mov	sp, r7
 80030c8:	b004      	add	sp, #16
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	40022000 	.word	0x40022000
 80030d0:	00001388 	.word	0x00001388
 80030d4:	40021000 	.word	0x40021000
 80030d8:	fffff0ff 	.word	0xfffff0ff
 80030dc:	ffff8fff 	.word	0xffff8fff
 80030e0:	08005160 	.word	0x08005160
 80030e4:	20000000 	.word	0x20000000
 80030e8:	20000004 	.word	0x20000004

080030ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030f2:	4b3c      	ldr	r3, [pc, #240]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	2238      	movs	r2, #56	@ 0x38
 80030f8:	4013      	ands	r3, r2
 80030fa:	d10f      	bne.n	800311c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80030fc:	4b39      	ldr	r3, [pc, #228]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	0adb      	lsrs	r3, r3, #11
 8003102:	2207      	movs	r2, #7
 8003104:	4013      	ands	r3, r2
 8003106:	2201      	movs	r2, #1
 8003108:	409a      	lsls	r2, r3
 800310a:	0013      	movs	r3, r2
 800310c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800310e:	6839      	ldr	r1, [r7, #0]
 8003110:	4835      	ldr	r0, [pc, #212]	@ (80031e8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003112:	f7fc fff7 	bl	8000104 <__udivsi3>
 8003116:	0003      	movs	r3, r0
 8003118:	613b      	str	r3, [r7, #16]
 800311a:	e05d      	b.n	80031d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800311c:	4b31      	ldr	r3, [pc, #196]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	2238      	movs	r2, #56	@ 0x38
 8003122:	4013      	ands	r3, r2
 8003124:	2b08      	cmp	r3, #8
 8003126:	d102      	bne.n	800312e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003128:	4b30      	ldr	r3, [pc, #192]	@ (80031ec <HAL_RCC_GetSysClockFreq+0x100>)
 800312a:	613b      	str	r3, [r7, #16]
 800312c:	e054      	b.n	80031d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800312e:	4b2d      	ldr	r3, [pc, #180]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	2238      	movs	r2, #56	@ 0x38
 8003134:	4013      	ands	r3, r2
 8003136:	2b10      	cmp	r3, #16
 8003138:	d138      	bne.n	80031ac <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800313a:	4b2a      	ldr	r3, [pc, #168]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	2203      	movs	r2, #3
 8003140:	4013      	ands	r3, r2
 8003142:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003144:	4b27      	ldr	r3, [pc, #156]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	091b      	lsrs	r3, r3, #4
 800314a:	2207      	movs	r2, #7
 800314c:	4013      	ands	r3, r2
 800314e:	3301      	adds	r3, #1
 8003150:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2b03      	cmp	r3, #3
 8003156:	d10d      	bne.n	8003174 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003158:	68b9      	ldr	r1, [r7, #8]
 800315a:	4824      	ldr	r0, [pc, #144]	@ (80031ec <HAL_RCC_GetSysClockFreq+0x100>)
 800315c:	f7fc ffd2 	bl	8000104 <__udivsi3>
 8003160:	0003      	movs	r3, r0
 8003162:	0019      	movs	r1, r3
 8003164:	4b1f      	ldr	r3, [pc, #124]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	0a1b      	lsrs	r3, r3, #8
 800316a:	227f      	movs	r2, #127	@ 0x7f
 800316c:	4013      	ands	r3, r2
 800316e:	434b      	muls	r3, r1
 8003170:	617b      	str	r3, [r7, #20]
        break;
 8003172:	e00d      	b.n	8003190 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003174:	68b9      	ldr	r1, [r7, #8]
 8003176:	481c      	ldr	r0, [pc, #112]	@ (80031e8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003178:	f7fc ffc4 	bl	8000104 <__udivsi3>
 800317c:	0003      	movs	r3, r0
 800317e:	0019      	movs	r1, r3
 8003180:	4b18      	ldr	r3, [pc, #96]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	0a1b      	lsrs	r3, r3, #8
 8003186:	227f      	movs	r2, #127	@ 0x7f
 8003188:	4013      	ands	r3, r2
 800318a:	434b      	muls	r3, r1
 800318c:	617b      	str	r3, [r7, #20]
        break;
 800318e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003190:	4b14      	ldr	r3, [pc, #80]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	0f5b      	lsrs	r3, r3, #29
 8003196:	2207      	movs	r2, #7
 8003198:	4013      	ands	r3, r2
 800319a:	3301      	adds	r3, #1
 800319c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800319e:	6879      	ldr	r1, [r7, #4]
 80031a0:	6978      	ldr	r0, [r7, #20]
 80031a2:	f7fc ffaf 	bl	8000104 <__udivsi3>
 80031a6:	0003      	movs	r3, r0
 80031a8:	613b      	str	r3, [r7, #16]
 80031aa:	e015      	b.n	80031d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80031ac:	4b0d      	ldr	r3, [pc, #52]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	2238      	movs	r2, #56	@ 0x38
 80031b2:	4013      	ands	r3, r2
 80031b4:	2b20      	cmp	r3, #32
 80031b6:	d103      	bne.n	80031c0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80031b8:	2380      	movs	r3, #128	@ 0x80
 80031ba:	021b      	lsls	r3, r3, #8
 80031bc:	613b      	str	r3, [r7, #16]
 80031be:	e00b      	b.n	80031d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80031c0:	4b08      	ldr	r3, [pc, #32]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	2238      	movs	r2, #56	@ 0x38
 80031c6:	4013      	ands	r3, r2
 80031c8:	2b18      	cmp	r3, #24
 80031ca:	d103      	bne.n	80031d4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80031cc:	23fa      	movs	r3, #250	@ 0xfa
 80031ce:	01db      	lsls	r3, r3, #7
 80031d0:	613b      	str	r3, [r7, #16]
 80031d2:	e001      	b.n	80031d8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80031d4:	2300      	movs	r3, #0
 80031d6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80031d8:	693b      	ldr	r3, [r7, #16]
}
 80031da:	0018      	movs	r0, r3
 80031dc:	46bd      	mov	sp, r7
 80031de:	b006      	add	sp, #24
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	46c0      	nop			@ (mov r8, r8)
 80031e4:	40021000 	.word	0x40021000
 80031e8:	00f42400 	.word	0x00f42400
 80031ec:	007a1200 	.word	0x007a1200

080031f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031f4:	4b02      	ldr	r3, [pc, #8]	@ (8003200 <HAL_RCC_GetHCLKFreq+0x10>)
 80031f6:	681b      	ldr	r3, [r3, #0]
}
 80031f8:	0018      	movs	r0, r3
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	46c0      	nop			@ (mov r8, r8)
 8003200:	20000000 	.word	0x20000000

08003204 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003204:	b5b0      	push	{r4, r5, r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003208:	f7ff fff2 	bl	80031f0 <HAL_RCC_GetHCLKFreq>
 800320c:	0004      	movs	r4, r0
 800320e:	f7ff fb3f 	bl	8002890 <LL_RCC_GetAPB1Prescaler>
 8003212:	0003      	movs	r3, r0
 8003214:	0b1a      	lsrs	r2, r3, #12
 8003216:	4b05      	ldr	r3, [pc, #20]	@ (800322c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003218:	0092      	lsls	r2, r2, #2
 800321a:	58d3      	ldr	r3, [r2, r3]
 800321c:	221f      	movs	r2, #31
 800321e:	4013      	ands	r3, r2
 8003220:	40dc      	lsrs	r4, r3
 8003222:	0023      	movs	r3, r4
}
 8003224:	0018      	movs	r0, r3
 8003226:	46bd      	mov	sp, r7
 8003228:	bdb0      	pop	{r4, r5, r7, pc}
 800322a:	46c0      	nop			@ (mov r8, r8)
 800322c:	080051a0 	.word	0x080051a0

08003230 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e056      	b.n	80032f0 <HAL_TIM_Base_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	223d      	movs	r2, #61	@ 0x3d
 8003246:	5c9b      	ldrb	r3, [r3, r2]
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d113      	bne.n	8003276 <HAL_TIM_Base_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	223c      	movs	r2, #60	@ 0x3c
 8003252:	2100      	movs	r1, #0
 8003254:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	0018      	movs	r0, r3
 800325a:	f001 f82b 	bl	80042b4 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003262:	2b00      	cmp	r3, #0
 8003264:	d102      	bne.n	800326c <HAL_TIM_Base_Init+0x3c>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a23      	ldr	r2, [pc, #140]	@ (80032f8 <HAL_TIM_Base_Init+0xc8>)
 800326a:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	0010      	movs	r0, r2
 8003274:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	223d      	movs	r2, #61	@ 0x3d
 800327a:	2102      	movs	r1, #2
 800327c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	3304      	adds	r3, #4
 8003286:	0019      	movs	r1, r3
 8003288:	0010      	movs	r0, r2
 800328a:	f000 fcf3 	bl	8003c74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2248      	movs	r2, #72	@ 0x48
 8003292:	2101      	movs	r1, #1
 8003294:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	223e      	movs	r2, #62	@ 0x3e
 800329a:	2101      	movs	r1, #1
 800329c:	5499      	strb	r1, [r3, r2]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	223f      	movs	r2, #63	@ 0x3f
 80032a2:	2101      	movs	r1, #1
 80032a4:	5499      	strb	r1, [r3, r2]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2240      	movs	r2, #64	@ 0x40
 80032aa:	2101      	movs	r1, #1
 80032ac:	5499      	strb	r1, [r3, r2]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2241      	movs	r2, #65	@ 0x41
 80032b2:	2101      	movs	r1, #1
 80032b4:	5499      	strb	r1, [r3, r2]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2242      	movs	r2, #66	@ 0x42
 80032ba:	2101      	movs	r1, #1
 80032bc:	5499      	strb	r1, [r3, r2]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2243      	movs	r2, #67	@ 0x43
 80032c2:	2101      	movs	r1, #1
 80032c4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2244      	movs	r2, #68	@ 0x44
 80032ca:	2101      	movs	r1, #1
 80032cc:	5499      	strb	r1, [r3, r2]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2245      	movs	r2, #69	@ 0x45
 80032d2:	2101      	movs	r1, #1
 80032d4:	5499      	strb	r1, [r3, r2]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2246      	movs	r2, #70	@ 0x46
 80032da:	2101      	movs	r1, #1
 80032dc:	5499      	strb	r1, [r3, r2]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2247      	movs	r2, #71	@ 0x47
 80032e2:	2101      	movs	r1, #1
 80032e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	223d      	movs	r2, #61	@ 0x3d
 80032ea:	2101      	movs	r1, #1
 80032ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	0018      	movs	r0, r3
 80032f2:	46bd      	mov	sp, r7
 80032f4:	b002      	add	sp, #8
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	08000df1 	.word	0x08000df1

080032fc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d101      	bne.n	800330e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e056      	b.n	80033bc <HAL_TIM_OC_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	223d      	movs	r2, #61	@ 0x3d
 8003312:	5c9b      	ldrb	r3, [r3, r2]
 8003314:	b2db      	uxtb	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	d113      	bne.n	8003342 <HAL_TIM_OC_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	223c      	movs	r2, #60	@ 0x3c
 800331e:	2100      	movs	r1, #0
 8003320:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	0018      	movs	r0, r3
 8003326:	f000 ffc5 	bl	80042b4 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800332e:	2b00      	cmp	r3, #0
 8003330:	d102      	bne.n	8003338 <HAL_TIM_OC_Init+0x3c>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a23      	ldr	r2, [pc, #140]	@ (80033c4 <HAL_TIM_OC_Init+0xc8>)
 8003336:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	0010      	movs	r0, r2
 8003340:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	223d      	movs	r2, #61	@ 0x3d
 8003346:	2102      	movs	r1, #2
 8003348:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	3304      	adds	r3, #4
 8003352:	0019      	movs	r1, r3
 8003354:	0010      	movs	r0, r2
 8003356:	f000 fc8d 	bl	8003c74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2248      	movs	r2, #72	@ 0x48
 800335e:	2101      	movs	r1, #1
 8003360:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	223e      	movs	r2, #62	@ 0x3e
 8003366:	2101      	movs	r1, #1
 8003368:	5499      	strb	r1, [r3, r2]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	223f      	movs	r2, #63	@ 0x3f
 800336e:	2101      	movs	r1, #1
 8003370:	5499      	strb	r1, [r3, r2]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2240      	movs	r2, #64	@ 0x40
 8003376:	2101      	movs	r1, #1
 8003378:	5499      	strb	r1, [r3, r2]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2241      	movs	r2, #65	@ 0x41
 800337e:	2101      	movs	r1, #1
 8003380:	5499      	strb	r1, [r3, r2]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2242      	movs	r2, #66	@ 0x42
 8003386:	2101      	movs	r1, #1
 8003388:	5499      	strb	r1, [r3, r2]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2243      	movs	r2, #67	@ 0x43
 800338e:	2101      	movs	r1, #1
 8003390:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2244      	movs	r2, #68	@ 0x44
 8003396:	2101      	movs	r1, #1
 8003398:	5499      	strb	r1, [r3, r2]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2245      	movs	r2, #69	@ 0x45
 800339e:	2101      	movs	r1, #1
 80033a0:	5499      	strb	r1, [r3, r2]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2246      	movs	r2, #70	@ 0x46
 80033a6:	2101      	movs	r1, #1
 80033a8:	5499      	strb	r1, [r3, r2]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2247      	movs	r2, #71	@ 0x47
 80033ae:	2101      	movs	r1, #1
 80033b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	223d      	movs	r2, #61	@ 0x3d
 80033b6:	2101      	movs	r1, #1
 80033b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	0018      	movs	r0, r3
 80033be:	46bd      	mov	sp, r7
 80033c0:	b002      	add	sp, #8
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	080033c9 	.word	0x080033c9

080033c8 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80033d0:	46c0      	nop			@ (mov r8, r8)
 80033d2:	46bd      	mov	sp, r7
 80033d4:	b002      	add	sp, #8
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e056      	b.n	8003498 <HAL_TIM_PWM_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	223d      	movs	r2, #61	@ 0x3d
 80033ee:	5c9b      	ldrb	r3, [r3, r2]
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d113      	bne.n	800341e <HAL_TIM_PWM_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	223c      	movs	r2, #60	@ 0x3c
 80033fa:	2100      	movs	r1, #0
 80033fc:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	0018      	movs	r0, r3
 8003402:	f000 ff57 	bl	80042b4 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800340a:	2b00      	cmp	r3, #0
 800340c:	d102      	bne.n	8003414 <HAL_TIM_PWM_Init+0x3c>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a23      	ldr	r2, [pc, #140]	@ (80034a0 <HAL_TIM_PWM_Init+0xc8>)
 8003412:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	0010      	movs	r0, r2
 800341c:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	223d      	movs	r2, #61	@ 0x3d
 8003422:	2102      	movs	r1, #2
 8003424:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	3304      	adds	r3, #4
 800342e:	0019      	movs	r1, r3
 8003430:	0010      	movs	r0, r2
 8003432:	f000 fc1f 	bl	8003c74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2248      	movs	r2, #72	@ 0x48
 800343a:	2101      	movs	r1, #1
 800343c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	223e      	movs	r2, #62	@ 0x3e
 8003442:	2101      	movs	r1, #1
 8003444:	5499      	strb	r1, [r3, r2]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	223f      	movs	r2, #63	@ 0x3f
 800344a:	2101      	movs	r1, #1
 800344c:	5499      	strb	r1, [r3, r2]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2240      	movs	r2, #64	@ 0x40
 8003452:	2101      	movs	r1, #1
 8003454:	5499      	strb	r1, [r3, r2]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2241      	movs	r2, #65	@ 0x41
 800345a:	2101      	movs	r1, #1
 800345c:	5499      	strb	r1, [r3, r2]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2242      	movs	r2, #66	@ 0x42
 8003462:	2101      	movs	r1, #1
 8003464:	5499      	strb	r1, [r3, r2]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2243      	movs	r2, #67	@ 0x43
 800346a:	2101      	movs	r1, #1
 800346c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2244      	movs	r2, #68	@ 0x44
 8003472:	2101      	movs	r1, #1
 8003474:	5499      	strb	r1, [r3, r2]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2245      	movs	r2, #69	@ 0x45
 800347a:	2101      	movs	r1, #1
 800347c:	5499      	strb	r1, [r3, r2]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2246      	movs	r2, #70	@ 0x46
 8003482:	2101      	movs	r1, #1
 8003484:	5499      	strb	r1, [r3, r2]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2247      	movs	r2, #71	@ 0x47
 800348a:	2101      	movs	r1, #1
 800348c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	223d      	movs	r2, #61	@ 0x3d
 8003492:	2101      	movs	r1, #1
 8003494:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	0018      	movs	r0, r3
 800349a:	46bd      	mov	sp, r7
 800349c:	b002      	add	sp, #8
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	080034a5 	.word	0x080034a5

080034a4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80034ac:	46c0      	nop			@ (mov r8, r8)
 80034ae:	46bd      	mov	sp, r7
 80034b0:	b002      	add	sp, #8
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	2202      	movs	r2, #2
 80034d0:	4013      	ands	r3, r2
 80034d2:	d027      	beq.n	8003524 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2202      	movs	r2, #2
 80034d8:	4013      	ands	r3, r2
 80034da:	d023      	beq.n	8003524 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2203      	movs	r2, #3
 80034e2:	4252      	negs	r2, r2
 80034e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2201      	movs	r2, #1
 80034ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	2203      	movs	r2, #3
 80034f4:	4013      	ands	r3, r2
 80034f6:	d006      	beq.n	8003506 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2294      	movs	r2, #148	@ 0x94
 80034fc:	589b      	ldr	r3, [r3, r2]
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	0010      	movs	r0, r2
 8003502:	4798      	blx	r3
 8003504:	e00b      	b.n	800351e <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	229c      	movs	r2, #156	@ 0x9c
 800350a:	589b      	ldr	r3, [r3, r2]
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	0010      	movs	r0, r2
 8003510:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	22a0      	movs	r2, #160	@ 0xa0
 8003516:	589b      	ldr	r3, [r3, r2]
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	0010      	movs	r0, r2
 800351c:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	2204      	movs	r2, #4
 8003528:	4013      	ands	r3, r2
 800352a:	d028      	beq.n	800357e <HAL_TIM_IRQHandler+0xca>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2204      	movs	r2, #4
 8003530:	4013      	ands	r3, r2
 8003532:	d024      	beq.n	800357e <HAL_TIM_IRQHandler+0xca>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2205      	movs	r2, #5
 800353a:	4252      	negs	r2, r2
 800353c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2202      	movs	r2, #2
 8003542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	699a      	ldr	r2, [r3, #24]
 800354a:	23c0      	movs	r3, #192	@ 0xc0
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	4013      	ands	r3, r2
 8003550:	d006      	beq.n	8003560 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2294      	movs	r2, #148	@ 0x94
 8003556:	589b      	ldr	r3, [r3, r2]
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	0010      	movs	r0, r2
 800355c:	4798      	blx	r3
 800355e:	e00b      	b.n	8003578 <HAL_TIM_IRQHandler+0xc4>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	229c      	movs	r2, #156	@ 0x9c
 8003564:	589b      	ldr	r3, [r3, r2]
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	0010      	movs	r0, r2
 800356a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	22a0      	movs	r2, #160	@ 0xa0
 8003570:	589b      	ldr	r3, [r3, r2]
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	0010      	movs	r0, r2
 8003576:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	2208      	movs	r2, #8
 8003582:	4013      	ands	r3, r2
 8003584:	d027      	beq.n	80035d6 <HAL_TIM_IRQHandler+0x122>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2208      	movs	r2, #8
 800358a:	4013      	ands	r3, r2
 800358c:	d023      	beq.n	80035d6 <HAL_TIM_IRQHandler+0x122>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2209      	movs	r2, #9
 8003594:	4252      	negs	r2, r2
 8003596:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2204      	movs	r2, #4
 800359c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	69db      	ldr	r3, [r3, #28]
 80035a4:	2203      	movs	r2, #3
 80035a6:	4013      	ands	r3, r2
 80035a8:	d006      	beq.n	80035b8 <HAL_TIM_IRQHandler+0x104>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2294      	movs	r2, #148	@ 0x94
 80035ae:	589b      	ldr	r3, [r3, r2]
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	0010      	movs	r0, r2
 80035b4:	4798      	blx	r3
 80035b6:	e00b      	b.n	80035d0 <HAL_TIM_IRQHandler+0x11c>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	229c      	movs	r2, #156	@ 0x9c
 80035bc:	589b      	ldr	r3, [r3, r2]
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	0010      	movs	r0, r2
 80035c2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	22a0      	movs	r2, #160	@ 0xa0
 80035c8:	589b      	ldr	r3, [r3, r2]
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	0010      	movs	r0, r2
 80035ce:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2200      	movs	r2, #0
 80035d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	2210      	movs	r2, #16
 80035da:	4013      	ands	r3, r2
 80035dc:	d028      	beq.n	8003630 <HAL_TIM_IRQHandler+0x17c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2210      	movs	r2, #16
 80035e2:	4013      	ands	r3, r2
 80035e4:	d024      	beq.n	8003630 <HAL_TIM_IRQHandler+0x17c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2211      	movs	r2, #17
 80035ec:	4252      	negs	r2, r2
 80035ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2208      	movs	r2, #8
 80035f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	69da      	ldr	r2, [r3, #28]
 80035fc:	23c0      	movs	r3, #192	@ 0xc0
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	4013      	ands	r3, r2
 8003602:	d006      	beq.n	8003612 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2294      	movs	r2, #148	@ 0x94
 8003608:	589b      	ldr	r3, [r3, r2]
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	0010      	movs	r0, r2
 800360e:	4798      	blx	r3
 8003610:	e00b      	b.n	800362a <HAL_TIM_IRQHandler+0x176>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	229c      	movs	r2, #156	@ 0x9c
 8003616:	589b      	ldr	r3, [r3, r2]
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	0010      	movs	r0, r2
 800361c:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	22a0      	movs	r2, #160	@ 0xa0
 8003622:	589b      	ldr	r3, [r3, r2]
 8003624:	687a      	ldr	r2, [r7, #4]
 8003626:	0010      	movs	r0, r2
 8003628:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	2201      	movs	r2, #1
 8003634:	4013      	ands	r3, r2
 8003636:	d00e      	beq.n	8003656 <HAL_TIM_IRQHandler+0x1a2>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2201      	movs	r2, #1
 800363c:	4013      	ands	r3, r2
 800363e:	d00a      	beq.n	8003656 <HAL_TIM_IRQHandler+0x1a2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2202      	movs	r2, #2
 8003646:	4252      	negs	r2, r2
 8003648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2284      	movs	r2, #132	@ 0x84
 800364e:	589b      	ldr	r3, [r3, r2]
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	0010      	movs	r0, r2
 8003654:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	2280      	movs	r2, #128	@ 0x80
 800365a:	4013      	ands	r3, r2
 800365c:	d104      	bne.n	8003668 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	2380      	movs	r3, #128	@ 0x80
 8003662:	019b      	lsls	r3, r3, #6
 8003664:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003666:	d00d      	beq.n	8003684 <HAL_TIM_IRQHandler+0x1d0>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2280      	movs	r2, #128	@ 0x80
 800366c:	4013      	ands	r3, r2
 800366e:	d009      	beq.n	8003684 <HAL_TIM_IRQHandler+0x1d0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a22      	ldr	r2, [pc, #136]	@ (8003700 <HAL_TIM_IRQHandler+0x24c>)
 8003676:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	22b4      	movs	r2, #180	@ 0xb4
 800367c:	589b      	ldr	r3, [r3, r2]
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	0010      	movs	r0, r2
 8003682:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003684:	68ba      	ldr	r2, [r7, #8]
 8003686:	2380      	movs	r3, #128	@ 0x80
 8003688:	005b      	lsls	r3, r3, #1
 800368a:	4013      	ands	r3, r2
 800368c:	d00d      	beq.n	80036aa <HAL_TIM_IRQHandler+0x1f6>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2280      	movs	r2, #128	@ 0x80
 8003692:	4013      	ands	r3, r2
 8003694:	d009      	beq.n	80036aa <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a1a      	ldr	r2, [pc, #104]	@ (8003704 <HAL_TIM_IRQHandler+0x250>)
 800369c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	22b8      	movs	r2, #184	@ 0xb8
 80036a2:	589b      	ldr	r3, [r3, r2]
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	0010      	movs	r0, r2
 80036a8:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	2240      	movs	r2, #64	@ 0x40
 80036ae:	4013      	ands	r3, r2
 80036b0:	d00e      	beq.n	80036d0 <HAL_TIM_IRQHandler+0x21c>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2240      	movs	r2, #64	@ 0x40
 80036b6:	4013      	ands	r3, r2
 80036b8:	d00a      	beq.n	80036d0 <HAL_TIM_IRQHandler+0x21c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2241      	movs	r2, #65	@ 0x41
 80036c0:	4252      	negs	r2, r2
 80036c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	228c      	movs	r2, #140	@ 0x8c
 80036c8:	589b      	ldr	r3, [r3, r2]
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	0010      	movs	r0, r2
 80036ce:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	2220      	movs	r2, #32
 80036d4:	4013      	ands	r3, r2
 80036d6:	d00e      	beq.n	80036f6 <HAL_TIM_IRQHandler+0x242>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2220      	movs	r2, #32
 80036dc:	4013      	ands	r3, r2
 80036de:	d00a      	beq.n	80036f6 <HAL_TIM_IRQHandler+0x242>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2221      	movs	r2, #33	@ 0x21
 80036e6:	4252      	negs	r2, r2
 80036e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	22ac      	movs	r2, #172	@ 0xac
 80036ee:	589b      	ldr	r3, [r3, r2]
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	0010      	movs	r0, r2
 80036f4:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036f6:	46c0      	nop			@ (mov r8, r8)
 80036f8:	46bd      	mov	sp, r7
 80036fa:	b004      	add	sp, #16
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	46c0      	nop			@ (mov r8, r8)
 8003700:	ffffdf7f 	.word	0xffffdf7f
 8003704:	fffffeff 	.word	0xfffffeff

08003708 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003714:	2317      	movs	r3, #23
 8003716:	18fb      	adds	r3, r7, r3
 8003718:	2200      	movs	r2, #0
 800371a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	223c      	movs	r2, #60	@ 0x3c
 8003720:	5c9b      	ldrb	r3, [r3, r2]
 8003722:	2b01      	cmp	r3, #1
 8003724:	d101      	bne.n	800372a <HAL_TIM_OC_ConfigChannel+0x22>
 8003726:	2302      	movs	r3, #2
 8003728:	e048      	b.n	80037bc <HAL_TIM_OC_ConfigChannel+0xb4>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	223c      	movs	r2, #60	@ 0x3c
 800372e:	2101      	movs	r1, #1
 8003730:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2b14      	cmp	r3, #20
 8003736:	d835      	bhi.n	80037a4 <HAL_TIM_OC_ConfigChannel+0x9c>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	009a      	lsls	r2, r3, #2
 800373c:	4b21      	ldr	r3, [pc, #132]	@ (80037c4 <HAL_TIM_OC_ConfigChannel+0xbc>)
 800373e:	18d3      	adds	r3, r2, r3
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68ba      	ldr	r2, [r7, #8]
 800374a:	0011      	movs	r1, r2
 800374c:	0018      	movs	r0, r3
 800374e:	f000 fb15 	bl	8003d7c <TIM_OC1_SetConfig>
      break;
 8003752:	e02c      	b.n	80037ae <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68ba      	ldr	r2, [r7, #8]
 800375a:	0011      	movs	r1, r2
 800375c:	0018      	movs	r0, r3
 800375e:	f000 fb8d 	bl	8003e7c <TIM_OC2_SetConfig>
      break;
 8003762:	e024      	b.n	80037ae <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68ba      	ldr	r2, [r7, #8]
 800376a:	0011      	movs	r1, r2
 800376c:	0018      	movs	r0, r3
 800376e:	f000 fc03 	bl	8003f78 <TIM_OC3_SetConfig>
      break;
 8003772:	e01c      	b.n	80037ae <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68ba      	ldr	r2, [r7, #8]
 800377a:	0011      	movs	r1, r2
 800377c:	0018      	movs	r0, r3
 800377e:	f000 fc7d 	bl	800407c <TIM_OC4_SetConfig>
      break;
 8003782:	e014      	b.n	80037ae <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68ba      	ldr	r2, [r7, #8]
 800378a:	0011      	movs	r1, r2
 800378c:	0018      	movs	r0, r3
 800378e:	f000 fcd9 	bl	8004144 <TIM_OC5_SetConfig>
      break;
 8003792:	e00c      	b.n	80037ae <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68ba      	ldr	r2, [r7, #8]
 800379a:	0011      	movs	r1, r2
 800379c:	0018      	movs	r0, r3
 800379e:	f000 fd2b 	bl	80041f8 <TIM_OC6_SetConfig>
      break;
 80037a2:	e004      	b.n	80037ae <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80037a4:	2317      	movs	r3, #23
 80037a6:	18fb      	adds	r3, r7, r3
 80037a8:	2201      	movs	r2, #1
 80037aa:	701a      	strb	r2, [r3, #0]
      break;
 80037ac:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	223c      	movs	r2, #60	@ 0x3c
 80037b2:	2100      	movs	r1, #0
 80037b4:	5499      	strb	r1, [r3, r2]

  return status;
 80037b6:	2317      	movs	r3, #23
 80037b8:	18fb      	adds	r3, r7, r3
 80037ba:	781b      	ldrb	r3, [r3, #0]
}
 80037bc:	0018      	movs	r0, r3
 80037be:	46bd      	mov	sp, r7
 80037c0:	b006      	add	sp, #24
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	080051c0 	.word	0x080051c0

080037c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037d4:	2317      	movs	r3, #23
 80037d6:	18fb      	adds	r3, r7, r3
 80037d8:	2200      	movs	r2, #0
 80037da:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	223c      	movs	r2, #60	@ 0x3c
 80037e0:	5c9b      	ldrb	r3, [r3, r2]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d101      	bne.n	80037ea <HAL_TIM_PWM_ConfigChannel+0x22>
 80037e6:	2302      	movs	r3, #2
 80037e8:	e0e5      	b.n	80039b6 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	223c      	movs	r2, #60	@ 0x3c
 80037ee:	2101      	movs	r1, #1
 80037f0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2b14      	cmp	r3, #20
 80037f6:	d900      	bls.n	80037fa <HAL_TIM_PWM_ConfigChannel+0x32>
 80037f8:	e0d1      	b.n	800399e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	009a      	lsls	r2, r3, #2
 80037fe:	4b70      	ldr	r3, [pc, #448]	@ (80039c0 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003800:	18d3      	adds	r3, r2, r3
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68ba      	ldr	r2, [r7, #8]
 800380c:	0011      	movs	r1, r2
 800380e:	0018      	movs	r0, r3
 8003810:	f000 fab4 	bl	8003d7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	699a      	ldr	r2, [r3, #24]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2108      	movs	r1, #8
 8003820:	430a      	orrs	r2, r1
 8003822:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699a      	ldr	r2, [r3, #24]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2104      	movs	r1, #4
 8003830:	438a      	bics	r2, r1
 8003832:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6999      	ldr	r1, [r3, #24]
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	691a      	ldr	r2, [r3, #16]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	430a      	orrs	r2, r1
 8003844:	619a      	str	r2, [r3, #24]
      break;
 8003846:	e0af      	b.n	80039a8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68ba      	ldr	r2, [r7, #8]
 800384e:	0011      	movs	r1, r2
 8003850:	0018      	movs	r0, r3
 8003852:	f000 fb13 	bl	8003e7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	699a      	ldr	r2, [r3, #24]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2180      	movs	r1, #128	@ 0x80
 8003862:	0109      	lsls	r1, r1, #4
 8003864:	430a      	orrs	r2, r1
 8003866:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	699a      	ldr	r2, [r3, #24]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4954      	ldr	r1, [pc, #336]	@ (80039c4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003874:	400a      	ands	r2, r1
 8003876:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	6999      	ldr	r1, [r3, #24]
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	021a      	lsls	r2, r3, #8
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	430a      	orrs	r2, r1
 800388a:	619a      	str	r2, [r3, #24]
      break;
 800388c:	e08c      	b.n	80039a8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	0011      	movs	r1, r2
 8003896:	0018      	movs	r0, r3
 8003898:	f000 fb6e 	bl	8003f78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	69da      	ldr	r2, [r3, #28]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2108      	movs	r1, #8
 80038a8:	430a      	orrs	r2, r1
 80038aa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	69da      	ldr	r2, [r3, #28]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2104      	movs	r1, #4
 80038b8:	438a      	bics	r2, r1
 80038ba:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	69d9      	ldr	r1, [r3, #28]
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	691a      	ldr	r2, [r3, #16]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	61da      	str	r2, [r3, #28]
      break;
 80038ce:	e06b      	b.n	80039a8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	68ba      	ldr	r2, [r7, #8]
 80038d6:	0011      	movs	r1, r2
 80038d8:	0018      	movs	r0, r3
 80038da:	f000 fbcf 	bl	800407c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	69da      	ldr	r2, [r3, #28]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2180      	movs	r1, #128	@ 0x80
 80038ea:	0109      	lsls	r1, r1, #4
 80038ec:	430a      	orrs	r2, r1
 80038ee:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	69da      	ldr	r2, [r3, #28]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4932      	ldr	r1, [pc, #200]	@ (80039c4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80038fc:	400a      	ands	r2, r1
 80038fe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	69d9      	ldr	r1, [r3, #28]
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	021a      	lsls	r2, r3, #8
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	430a      	orrs	r2, r1
 8003912:	61da      	str	r2, [r3, #28]
      break;
 8003914:	e048      	b.n	80039a8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68ba      	ldr	r2, [r7, #8]
 800391c:	0011      	movs	r1, r2
 800391e:	0018      	movs	r0, r3
 8003920:	f000 fc10 	bl	8004144 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2108      	movs	r1, #8
 8003930:	430a      	orrs	r2, r1
 8003932:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2104      	movs	r1, #4
 8003940:	438a      	bics	r2, r1
 8003942:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	691a      	ldr	r2, [r3, #16]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	430a      	orrs	r2, r1
 8003954:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003956:	e027      	b.n	80039a8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	68ba      	ldr	r2, [r7, #8]
 800395e:	0011      	movs	r1, r2
 8003960:	0018      	movs	r0, r3
 8003962:	f000 fc49 	bl	80041f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2180      	movs	r1, #128	@ 0x80
 8003972:	0109      	lsls	r1, r1, #4
 8003974:	430a      	orrs	r2, r1
 8003976:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4910      	ldr	r1, [pc, #64]	@ (80039c4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003984:	400a      	ands	r2, r1
 8003986:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	021a      	lsls	r2, r3, #8
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	430a      	orrs	r2, r1
 800399a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800399c:	e004      	b.n	80039a8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800399e:	2317      	movs	r3, #23
 80039a0:	18fb      	adds	r3, r7, r3
 80039a2:	2201      	movs	r2, #1
 80039a4:	701a      	strb	r2, [r3, #0]
      break;
 80039a6:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	223c      	movs	r2, #60	@ 0x3c
 80039ac:	2100      	movs	r1, #0
 80039ae:	5499      	strb	r1, [r3, r2]

  return status;
 80039b0:	2317      	movs	r3, #23
 80039b2:	18fb      	adds	r3, r7, r3
 80039b4:	781b      	ldrb	r3, [r3, #0]
}
 80039b6:	0018      	movs	r0, r3
 80039b8:	46bd      	mov	sp, r7
 80039ba:	b006      	add	sp, #24
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	46c0      	nop			@ (mov r8, r8)
 80039c0:	08005214 	.word	0x08005214
 80039c4:	fffffbff 	.word	0xfffffbff

080039c8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80039d0:	46c0      	nop			@ (mov r8, r8)
 80039d2:	46bd      	mov	sp, r7
 80039d4:	b002      	add	sp, #8
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 80039e0:	46c0      	nop			@ (mov r8, r8)
 80039e2:	46bd      	mov	sp, r7
 80039e4:	b002      	add	sp, #8
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80039f0:	46c0      	nop			@ (mov r8, r8)
 80039f2:	46bd      	mov	sp, r7
 80039f4:	b002      	add	sp, #8
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a00:	46c0      	nop			@ (mov r8, r8)
 8003a02:	46bd      	mov	sp, r7
 8003a04:	b002      	add	sp, #8
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8003a10:	46c0      	nop			@ (mov r8, r8)
 8003a12:	46bd      	mov	sp, r7
 8003a14:	b002      	add	sp, #8
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a20:	46c0      	nop			@ (mov r8, r8)
 8003a22:	46bd      	mov	sp, r7
 8003a24:	b002      	add	sp, #8
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003a30:	46c0      	nop			@ (mov r8, r8)
 8003a32:	46bd      	mov	sp, r7
 8003a34:	b002      	add	sp, #8
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a40:	46c0      	nop			@ (mov r8, r8)
 8003a42:	46bd      	mov	sp, r7
 8003a44:	b002      	add	sp, #8
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8003a50:	46c0      	nop			@ (mov r8, r8)
 8003a52:	46bd      	mov	sp, r7
 8003a54:	b002      	add	sp, #8
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003a60:	46c0      	nop			@ (mov r8, r8)
 8003a62:	46bd      	mov	sp, r7
 8003a64:	b002      	add	sp, #8
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b086      	sub	sp, #24
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	607a      	str	r2, [r7, #4]
 8003a72:	230b      	movs	r3, #11
 8003a74:	18fb      	adds	r3, r7, r3
 8003a76:	1c0a      	adds	r2, r1, #0
 8003a78:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a7a:	2317      	movs	r3, #23
 8003a7c:	18fb      	adds	r3, r7, r3
 8003a7e:	2200      	movs	r2, #0
 8003a80:	701a      	strb	r2, [r3, #0]

  if (pCallback == NULL)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d101      	bne.n	8003a8c <HAL_TIM_RegisterCallback+0x24>
  {
    return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e0ea      	b.n	8003c62 <HAL_TIM_RegisterCallback+0x1fa>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	223d      	movs	r2, #61	@ 0x3d
 8003a90:	5c9b      	ldrb	r3, [r3, r2]
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d000      	beq.n	8003a9a <HAL_TIM_RegisterCallback+0x32>
 8003a98:	e08e      	b.n	8003bb8 <HAL_TIM_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8003a9a:	230b      	movs	r3, #11
 8003a9c:	18fb      	adds	r3, r7, r3
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	2b1b      	cmp	r3, #27
 8003aa2:	d900      	bls.n	8003aa6 <HAL_TIM_RegisterCallback+0x3e>
 8003aa4:	e083      	b.n	8003bae <HAL_TIM_RegisterCallback+0x146>
 8003aa6:	009a      	lsls	r2, r3, #2
 8003aa8:	4b70      	ldr	r3, [pc, #448]	@ (8003c6c <HAL_TIM_RegisterCallback+0x204>)
 8003aaa:	18d3      	adds	r3, r2, r3
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	469f      	mov	pc, r3
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8003ab6:	e0d1      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8003abe:	e0cd      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8003ac6:	e0c9      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8003ace:	e0c5      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8003ad6:	e0c1      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8003ade:	e0bd      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8003ae6:	e0b9      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8003aee:	e0b5      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8003af6:	e0b1      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8003afe:	e0ad      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8003b06:	e0a9      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8003b0e:	e0a5      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8003b16:	e0a1      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2180      	movs	r1, #128	@ 0x80
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	505a      	str	r2, [r3, r1]
        break;
 8003b20:	e09c      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2184      	movs	r1, #132	@ 0x84
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	505a      	str	r2, [r3, r1]
        break;
 8003b2a:	e097      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2188      	movs	r1, #136	@ 0x88
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	505a      	str	r2, [r3, r1]
        break;
 8003b34:	e092      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	218c      	movs	r1, #140	@ 0x8c
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	505a      	str	r2, [r3, r1]
        break;
 8003b3e:	e08d      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2190      	movs	r1, #144	@ 0x90
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	505a      	str	r2, [r3, r1]
        break;
 8003b48:	e088      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2194      	movs	r1, #148	@ 0x94
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	505a      	str	r2, [r3, r1]
        break;
 8003b52:	e083      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2198      	movs	r1, #152	@ 0x98
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	505a      	str	r2, [r3, r1]
        break;
 8003b5c:	e07e      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	219c      	movs	r1, #156	@ 0x9c
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	505a      	str	r2, [r3, r1]
        break;
 8003b66:	e079      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	21a0      	movs	r1, #160	@ 0xa0
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	505a      	str	r2, [r3, r1]
        break;
 8003b70:	e074      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	21a4      	movs	r1, #164	@ 0xa4
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	505a      	str	r2, [r3, r1]
        break;
 8003b7a:	e06f      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	21a8      	movs	r1, #168	@ 0xa8
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	505a      	str	r2, [r3, r1]
        break;
 8003b84:	e06a      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	21ac      	movs	r1, #172	@ 0xac
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	505a      	str	r2, [r3, r1]
        break;
 8003b8e:	e065      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	21b0      	movs	r1, #176	@ 0xb0
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	505a      	str	r2, [r3, r1]
        break;
 8003b98:	e060      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	21b4      	movs	r1, #180	@ 0xb4
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	505a      	str	r2, [r3, r1]
        break;
 8003ba2:	e05b      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	21b8      	movs	r1, #184	@ 0xb8
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	505a      	str	r2, [r3, r1]
        break;
 8003bac:	e056      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8003bae:	2317      	movs	r3, #23
 8003bb0:	18fb      	adds	r3, r7, r3
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	701a      	strb	r2, [r3, #0]
        break;
 8003bb6:	e051      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	223d      	movs	r2, #61	@ 0x3d
 8003bbc:	5c9b      	ldrb	r3, [r3, r2]
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d147      	bne.n	8003c54 <HAL_TIM_RegisterCallback+0x1ec>
  {
    switch (CallbackID)
 8003bc4:	230b      	movs	r3, #11
 8003bc6:	18fb      	adds	r3, r7, r3
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	2b0d      	cmp	r3, #13
 8003bcc:	d83d      	bhi.n	8003c4a <HAL_TIM_RegisterCallback+0x1e2>
 8003bce:	009a      	lsls	r2, r3, #2
 8003bd0:	4b27      	ldr	r3, [pc, #156]	@ (8003c70 <HAL_TIM_RegisterCallback+0x208>)
 8003bd2:	18d3      	adds	r3, r2, r3
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	469f      	mov	pc, r3
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8003bde:	e03d      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8003be6:	e039      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8003bee:	e035      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8003bf6:	e031      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8003bfe:	e02d      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8003c06:	e029      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8003c0e:	e025      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8003c16:	e021      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8003c1e:	e01d      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8003c26:	e019      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8003c2e:	e015      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8003c36:	e011      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8003c3e:	e00d      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2180      	movs	r1, #128	@ 0x80
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	505a      	str	r2, [r3, r1]
        break;
 8003c48:	e008      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8003c4a:	2317      	movs	r3, #23
 8003c4c:	18fb      	adds	r3, r7, r3
 8003c4e:	2201      	movs	r2, #1
 8003c50:	701a      	strb	r2, [r3, #0]
        break;
 8003c52:	e003      	b.n	8003c5c <HAL_TIM_RegisterCallback+0x1f4>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8003c54:	2317      	movs	r3, #23
 8003c56:	18fb      	adds	r3, r7, r3
 8003c58:	2201      	movs	r2, #1
 8003c5a:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003c5c:	2317      	movs	r3, #23
 8003c5e:	18fb      	adds	r3, r7, r3
 8003c60:	781b      	ldrb	r3, [r3, #0]
}
 8003c62:	0018      	movs	r0, r3
 8003c64:	46bd      	mov	sp, r7
 8003c66:	b006      	add	sp, #24
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	46c0      	nop			@ (mov r8, r8)
 8003c6c:	08005268 	.word	0x08005268
 8003c70:	080052d8 	.word	0x080052d8

08003c74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a37      	ldr	r2, [pc, #220]	@ (8003d64 <TIM_Base_SetConfig+0xf0>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d008      	beq.n	8003c9e <TIM_Base_SetConfig+0x2a>
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	2380      	movs	r3, #128	@ 0x80
 8003c90:	05db      	lsls	r3, r3, #23
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d003      	beq.n	8003c9e <TIM_Base_SetConfig+0x2a>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a33      	ldr	r2, [pc, #204]	@ (8003d68 <TIM_Base_SetConfig+0xf4>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d108      	bne.n	8003cb0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2270      	movs	r2, #112	@ 0x70
 8003ca2:	4393      	bics	r3, r2
 8003ca4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a2c      	ldr	r2, [pc, #176]	@ (8003d64 <TIM_Base_SetConfig+0xf0>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d014      	beq.n	8003ce2 <TIM_Base_SetConfig+0x6e>
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	2380      	movs	r3, #128	@ 0x80
 8003cbc:	05db      	lsls	r3, r3, #23
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d00f      	beq.n	8003ce2 <TIM_Base_SetConfig+0x6e>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a28      	ldr	r2, [pc, #160]	@ (8003d68 <TIM_Base_SetConfig+0xf4>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d00b      	beq.n	8003ce2 <TIM_Base_SetConfig+0x6e>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a27      	ldr	r2, [pc, #156]	@ (8003d6c <TIM_Base_SetConfig+0xf8>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d007      	beq.n	8003ce2 <TIM_Base_SetConfig+0x6e>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a26      	ldr	r2, [pc, #152]	@ (8003d70 <TIM_Base_SetConfig+0xfc>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d003      	beq.n	8003ce2 <TIM_Base_SetConfig+0x6e>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a25      	ldr	r2, [pc, #148]	@ (8003d74 <TIM_Base_SetConfig+0x100>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d108      	bne.n	8003cf4 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	4a24      	ldr	r2, [pc, #144]	@ (8003d78 <TIM_Base_SetConfig+0x104>)
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2280      	movs	r2, #128	@ 0x80
 8003cf8:	4393      	bics	r3, r2
 8003cfa:	001a      	movs	r2, r3
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	689a      	ldr	r2, [r3, #8]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a11      	ldr	r2, [pc, #68]	@ (8003d64 <TIM_Base_SetConfig+0xf0>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d007      	beq.n	8003d32 <TIM_Base_SetConfig+0xbe>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a12      	ldr	r2, [pc, #72]	@ (8003d70 <TIM_Base_SetConfig+0xfc>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d003      	beq.n	8003d32 <TIM_Base_SetConfig+0xbe>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a11      	ldr	r2, [pc, #68]	@ (8003d74 <TIM_Base_SetConfig+0x100>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d103      	bne.n	8003d3a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	691a      	ldr	r2, [r3, #16]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	2201      	movs	r2, #1
 8003d46:	4013      	ands	r3, r2
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d106      	bne.n	8003d5a <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	2201      	movs	r2, #1
 8003d52:	4393      	bics	r3, r2
 8003d54:	001a      	movs	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	611a      	str	r2, [r3, #16]
  }
}
 8003d5a:	46c0      	nop			@ (mov r8, r8)
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	b004      	add	sp, #16
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	46c0      	nop			@ (mov r8, r8)
 8003d64:	40012c00 	.word	0x40012c00
 8003d68:	40000400 	.word	0x40000400
 8003d6c:	40002000 	.word	0x40002000
 8003d70:	40014400 	.word	0x40014400
 8003d74:	40014800 	.word	0x40014800
 8003d78:	fffffcff 	.word	0xfffffcff

08003d7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b086      	sub	sp, #24
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a1b      	ldr	r3, [r3, #32]
 8003d90:	2201      	movs	r2, #1
 8003d92:	4393      	bics	r3, r2
 8003d94:	001a      	movs	r2, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	4a2e      	ldr	r2, [pc, #184]	@ (8003e64 <TIM_OC1_SetConfig+0xe8>)
 8003daa:	4013      	ands	r3, r2
 8003dac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2203      	movs	r2, #3
 8003db2:	4393      	bics	r3, r2
 8003db4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	4393      	bics	r3, r2
 8003dc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	697a      	ldr	r2, [r7, #20]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a24      	ldr	r2, [pc, #144]	@ (8003e68 <TIM_OC1_SetConfig+0xec>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d007      	beq.n	8003dea <TIM_OC1_SetConfig+0x6e>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a23      	ldr	r2, [pc, #140]	@ (8003e6c <TIM_OC1_SetConfig+0xf0>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d003      	beq.n	8003dea <TIM_OC1_SetConfig+0x6e>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a22      	ldr	r2, [pc, #136]	@ (8003e70 <TIM_OC1_SetConfig+0xf4>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d10c      	bne.n	8003e04 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	2208      	movs	r2, #8
 8003dee:	4393      	bics	r3, r2
 8003df0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	697a      	ldr	r2, [r7, #20]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	2204      	movs	r2, #4
 8003e00:	4393      	bics	r3, r2
 8003e02:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a18      	ldr	r2, [pc, #96]	@ (8003e68 <TIM_OC1_SetConfig+0xec>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d007      	beq.n	8003e1c <TIM_OC1_SetConfig+0xa0>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4a17      	ldr	r2, [pc, #92]	@ (8003e6c <TIM_OC1_SetConfig+0xf0>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d003      	beq.n	8003e1c <TIM_OC1_SetConfig+0xa0>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	4a16      	ldr	r2, [pc, #88]	@ (8003e70 <TIM_OC1_SetConfig+0xf4>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d111      	bne.n	8003e40 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	4a15      	ldr	r2, [pc, #84]	@ (8003e74 <TIM_OC1_SetConfig+0xf8>)
 8003e20:	4013      	ands	r3, r2
 8003e22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	4a14      	ldr	r2, [pc, #80]	@ (8003e78 <TIM_OC1_SetConfig+0xfc>)
 8003e28:	4013      	ands	r3, r2
 8003e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	695b      	ldr	r3, [r3, #20]
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	699b      	ldr	r3, [r3, #24]
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68fa      	ldr	r2, [r7, #12]
 8003e4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	685a      	ldr	r2, [r3, #4]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	621a      	str	r2, [r3, #32]
}
 8003e5a:	46c0      	nop			@ (mov r8, r8)
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	b006      	add	sp, #24
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	46c0      	nop			@ (mov r8, r8)
 8003e64:	fffeff8f 	.word	0xfffeff8f
 8003e68:	40012c00 	.word	0x40012c00
 8003e6c:	40014400 	.word	0x40014400
 8003e70:	40014800 	.word	0x40014800
 8003e74:	fffffeff 	.word	0xfffffeff
 8003e78:	fffffdff 	.word	0xfffffdff

08003e7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
 8003e90:	2210      	movs	r2, #16
 8003e92:	4393      	bics	r3, r2
 8003e94:	001a      	movs	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	699b      	ldr	r3, [r3, #24]
 8003ea4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	4a2c      	ldr	r2, [pc, #176]	@ (8003f5c <TIM_OC2_SetConfig+0xe0>)
 8003eaa:	4013      	ands	r3, r2
 8003eac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	4a2b      	ldr	r2, [pc, #172]	@ (8003f60 <TIM_OC2_SetConfig+0xe4>)
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	021b      	lsls	r3, r3, #8
 8003ebc:	68fa      	ldr	r2, [r7, #12]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	4393      	bics	r3, r2
 8003ec8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	011b      	lsls	r3, r3, #4
 8003ed0:	697a      	ldr	r2, [r7, #20]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a22      	ldr	r2, [pc, #136]	@ (8003f64 <TIM_OC2_SetConfig+0xe8>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d10d      	bne.n	8003efa <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	2280      	movs	r2, #128	@ 0x80
 8003ee2:	4393      	bics	r3, r2
 8003ee4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	68db      	ldr	r3, [r3, #12]
 8003eea:	011b      	lsls	r3, r3, #4
 8003eec:	697a      	ldr	r2, [r7, #20]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	2240      	movs	r2, #64	@ 0x40
 8003ef6:	4393      	bics	r3, r2
 8003ef8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a19      	ldr	r2, [pc, #100]	@ (8003f64 <TIM_OC2_SetConfig+0xe8>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d007      	beq.n	8003f12 <TIM_OC2_SetConfig+0x96>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a18      	ldr	r2, [pc, #96]	@ (8003f68 <TIM_OC2_SetConfig+0xec>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d003      	beq.n	8003f12 <TIM_OC2_SetConfig+0x96>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a17      	ldr	r2, [pc, #92]	@ (8003f6c <TIM_OC2_SetConfig+0xf0>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d113      	bne.n	8003f3a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	4a16      	ldr	r2, [pc, #88]	@ (8003f70 <TIM_OC2_SetConfig+0xf4>)
 8003f16:	4013      	ands	r3, r2
 8003f18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	4a15      	ldr	r2, [pc, #84]	@ (8003f74 <TIM_OC2_SetConfig+0xf8>)
 8003f1e:	4013      	ands	r3, r2
 8003f20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	695b      	ldr	r3, [r3, #20]
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	693a      	ldr	r2, [r7, #16]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	699b      	ldr	r3, [r3, #24]
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	68fa      	ldr	r2, [r7, #12]
 8003f44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	685a      	ldr	r2, [r3, #4]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	697a      	ldr	r2, [r7, #20]
 8003f52:	621a      	str	r2, [r3, #32]
}
 8003f54:	46c0      	nop			@ (mov r8, r8)
 8003f56:	46bd      	mov	sp, r7
 8003f58:	b006      	add	sp, #24
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	feff8fff 	.word	0xfeff8fff
 8003f60:	fffffcff 	.word	0xfffffcff
 8003f64:	40012c00 	.word	0x40012c00
 8003f68:	40014400 	.word	0x40014400
 8003f6c:	40014800 	.word	0x40014800
 8003f70:	fffffbff 	.word	0xfffffbff
 8003f74:	fffff7ff 	.word	0xfffff7ff

08003f78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a1b      	ldr	r3, [r3, #32]
 8003f86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
 8003f8c:	4a31      	ldr	r2, [pc, #196]	@ (8004054 <TIM_OC3_SetConfig+0xdc>)
 8003f8e:	401a      	ands	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4a2d      	ldr	r2, [pc, #180]	@ (8004058 <TIM_OC3_SetConfig+0xe0>)
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2203      	movs	r2, #3
 8003fac:	4393      	bics	r3, r2
 8003fae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68fa      	ldr	r2, [r7, #12]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	4a27      	ldr	r2, [pc, #156]	@ (800405c <TIM_OC3_SetConfig+0xe4>)
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	021b      	lsls	r3, r3, #8
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a23      	ldr	r2, [pc, #140]	@ (8004060 <TIM_OC3_SetConfig+0xe8>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d10d      	bne.n	8003ff2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	4a22      	ldr	r2, [pc, #136]	@ (8004064 <TIM_OC3_SetConfig+0xec>)
 8003fda:	4013      	ands	r3, r2
 8003fdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	021b      	lsls	r3, r3, #8
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	4a1e      	ldr	r2, [pc, #120]	@ (8004068 <TIM_OC3_SetConfig+0xf0>)
 8003fee:	4013      	ands	r3, r2
 8003ff0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a1a      	ldr	r2, [pc, #104]	@ (8004060 <TIM_OC3_SetConfig+0xe8>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d007      	beq.n	800400a <TIM_OC3_SetConfig+0x92>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800406c <TIM_OC3_SetConfig+0xf4>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d003      	beq.n	800400a <TIM_OC3_SetConfig+0x92>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a1a      	ldr	r2, [pc, #104]	@ (8004070 <TIM_OC3_SetConfig+0xf8>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d113      	bne.n	8004032 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	4a19      	ldr	r2, [pc, #100]	@ (8004074 <TIM_OC3_SetConfig+0xfc>)
 800400e:	4013      	ands	r3, r2
 8004010:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	4a18      	ldr	r2, [pc, #96]	@ (8004078 <TIM_OC3_SetConfig+0x100>)
 8004016:	4013      	ands	r3, r2
 8004018:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	011b      	lsls	r3, r3, #4
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	4313      	orrs	r3, r2
 8004024:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	011b      	lsls	r3, r3, #4
 800402c:	693a      	ldr	r2, [r7, #16]
 800402e:	4313      	orrs	r3, r2
 8004030:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	693a      	ldr	r2, [r7, #16]
 8004036:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	685a      	ldr	r2, [r3, #4]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	621a      	str	r2, [r3, #32]
}
 800404c:	46c0      	nop			@ (mov r8, r8)
 800404e:	46bd      	mov	sp, r7
 8004050:	b006      	add	sp, #24
 8004052:	bd80      	pop	{r7, pc}
 8004054:	fffffeff 	.word	0xfffffeff
 8004058:	fffeff8f 	.word	0xfffeff8f
 800405c:	fffffdff 	.word	0xfffffdff
 8004060:	40012c00 	.word	0x40012c00
 8004064:	fffff7ff 	.word	0xfffff7ff
 8004068:	fffffbff 	.word	0xfffffbff
 800406c:	40014400 	.word	0x40014400
 8004070:	40014800 	.word	0x40014800
 8004074:	ffffefff 	.word	0xffffefff
 8004078:	ffffdfff 	.word	0xffffdfff

0800407c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a1b      	ldr	r3, [r3, #32]
 800408a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a1b      	ldr	r3, [r3, #32]
 8004090:	4a24      	ldr	r2, [pc, #144]	@ (8004124 <TIM_OC4_SetConfig+0xa8>)
 8004092:	401a      	ands	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	69db      	ldr	r3, [r3, #28]
 80040a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	4a20      	ldr	r2, [pc, #128]	@ (8004128 <TIM_OC4_SetConfig+0xac>)
 80040a8:	4013      	ands	r3, r2
 80040aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	4a1f      	ldr	r2, [pc, #124]	@ (800412c <TIM_OC4_SetConfig+0xb0>)
 80040b0:	4013      	ands	r3, r2
 80040b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	021b      	lsls	r3, r3, #8
 80040ba:	68fa      	ldr	r2, [r7, #12]
 80040bc:	4313      	orrs	r3, r2
 80040be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	4a1b      	ldr	r2, [pc, #108]	@ (8004130 <TIM_OC4_SetConfig+0xb4>)
 80040c4:	4013      	ands	r3, r2
 80040c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	031b      	lsls	r3, r3, #12
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a17      	ldr	r2, [pc, #92]	@ (8004134 <TIM_OC4_SetConfig+0xb8>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d007      	beq.n	80040ec <TIM_OC4_SetConfig+0x70>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a16      	ldr	r2, [pc, #88]	@ (8004138 <TIM_OC4_SetConfig+0xbc>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d003      	beq.n	80040ec <TIM_OC4_SetConfig+0x70>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a15      	ldr	r2, [pc, #84]	@ (800413c <TIM_OC4_SetConfig+0xc0>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d109      	bne.n	8004100 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	4a14      	ldr	r2, [pc, #80]	@ (8004140 <TIM_OC4_SetConfig+0xc4>)
 80040f0:	4013      	ands	r3, r2
 80040f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	019b      	lsls	r3, r3, #6
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	697a      	ldr	r2, [r7, #20]
 8004104:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685a      	ldr	r2, [r3, #4]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	621a      	str	r2, [r3, #32]
}
 800411a:	46c0      	nop			@ (mov r8, r8)
 800411c:	46bd      	mov	sp, r7
 800411e:	b006      	add	sp, #24
 8004120:	bd80      	pop	{r7, pc}
 8004122:	46c0      	nop			@ (mov r8, r8)
 8004124:	ffffefff 	.word	0xffffefff
 8004128:	feff8fff 	.word	0xfeff8fff
 800412c:	fffffcff 	.word	0xfffffcff
 8004130:	ffffdfff 	.word	0xffffdfff
 8004134:	40012c00 	.word	0x40012c00
 8004138:	40014400 	.word	0x40014400
 800413c:	40014800 	.word	0x40014800
 8004140:	ffffbfff 	.word	0xffffbfff

08004144 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b086      	sub	sp, #24
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a1b      	ldr	r3, [r3, #32]
 8004152:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a1b      	ldr	r3, [r3, #32]
 8004158:	4a21      	ldr	r2, [pc, #132]	@ (80041e0 <TIM_OC5_SetConfig+0x9c>)
 800415a:	401a      	ands	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800416a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	4a1d      	ldr	r2, [pc, #116]	@ (80041e4 <TIM_OC5_SetConfig+0xa0>)
 8004170:	4013      	ands	r3, r2
 8004172:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	4313      	orrs	r3, r2
 800417c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	4a19      	ldr	r2, [pc, #100]	@ (80041e8 <TIM_OC5_SetConfig+0xa4>)
 8004182:	4013      	ands	r3, r2
 8004184:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	041b      	lsls	r3, r3, #16
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	4313      	orrs	r3, r2
 8004190:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a15      	ldr	r2, [pc, #84]	@ (80041ec <TIM_OC5_SetConfig+0xa8>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d007      	beq.n	80041aa <TIM_OC5_SetConfig+0x66>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a14      	ldr	r2, [pc, #80]	@ (80041f0 <TIM_OC5_SetConfig+0xac>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d003      	beq.n	80041aa <TIM_OC5_SetConfig+0x66>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a13      	ldr	r2, [pc, #76]	@ (80041f4 <TIM_OC5_SetConfig+0xb0>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d109      	bne.n	80041be <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	4a0c      	ldr	r2, [pc, #48]	@ (80041e0 <TIM_OC5_SetConfig+0x9c>)
 80041ae:	4013      	ands	r3, r2
 80041b0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	021b      	lsls	r3, r3, #8
 80041b8:	697a      	ldr	r2, [r7, #20]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	68fa      	ldr	r2, [r7, #12]
 80041c8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	685a      	ldr	r2, [r3, #4]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	621a      	str	r2, [r3, #32]
}
 80041d8:	46c0      	nop			@ (mov r8, r8)
 80041da:	46bd      	mov	sp, r7
 80041dc:	b006      	add	sp, #24
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	fffeffff 	.word	0xfffeffff
 80041e4:	fffeff8f 	.word	0xfffeff8f
 80041e8:	fffdffff 	.word	0xfffdffff
 80041ec:	40012c00 	.word	0x40012c00
 80041f0:	40014400 	.word	0x40014400
 80041f4:	40014800 	.word	0x40014800

080041f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6a1b      	ldr	r3, [r3, #32]
 8004206:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a1b      	ldr	r3, [r3, #32]
 800420c:	4a22      	ldr	r2, [pc, #136]	@ (8004298 <TIM_OC6_SetConfig+0xa0>)
 800420e:	401a      	ands	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800421e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	4a1e      	ldr	r2, [pc, #120]	@ (800429c <TIM_OC6_SetConfig+0xa4>)
 8004224:	4013      	ands	r3, r2
 8004226:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	021b      	lsls	r3, r3, #8
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	4313      	orrs	r3, r2
 8004232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	4a1a      	ldr	r2, [pc, #104]	@ (80042a0 <TIM_OC6_SetConfig+0xa8>)
 8004238:	4013      	ands	r3, r2
 800423a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	051b      	lsls	r3, r3, #20
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	4313      	orrs	r3, r2
 8004246:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	4a16      	ldr	r2, [pc, #88]	@ (80042a4 <TIM_OC6_SetConfig+0xac>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d007      	beq.n	8004260 <TIM_OC6_SetConfig+0x68>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a15      	ldr	r2, [pc, #84]	@ (80042a8 <TIM_OC6_SetConfig+0xb0>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d003      	beq.n	8004260 <TIM_OC6_SetConfig+0x68>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a14      	ldr	r2, [pc, #80]	@ (80042ac <TIM_OC6_SetConfig+0xb4>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d109      	bne.n	8004274 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	4a13      	ldr	r2, [pc, #76]	@ (80042b0 <TIM_OC6_SetConfig+0xb8>)
 8004264:	4013      	ands	r3, r2
 8004266:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	695b      	ldr	r3, [r3, #20]
 800426c:	029b      	lsls	r3, r3, #10
 800426e:	697a      	ldr	r2, [r7, #20]
 8004270:	4313      	orrs	r3, r2
 8004272:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	697a      	ldr	r2, [r7, #20]
 8004278:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	621a      	str	r2, [r3, #32]
}
 800428e:	46c0      	nop			@ (mov r8, r8)
 8004290:	46bd      	mov	sp, r7
 8004292:	b006      	add	sp, #24
 8004294:	bd80      	pop	{r7, pc}
 8004296:	46c0      	nop			@ (mov r8, r8)
 8004298:	ffefffff 	.word	0xffefffff
 800429c:	feff8fff 	.word	0xfeff8fff
 80042a0:	ffdfffff 	.word	0xffdfffff
 80042a4:	40012c00 	.word	0x40012c00
 80042a8:	40014400 	.word	0x40014400
 80042ac:	40014800 	.word	0x40014800
 80042b0:	fffbffff 	.word	0xfffbffff

080042b4 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2184      	movs	r1, #132	@ 0x84
 80042c0:	4a1c      	ldr	r2, [pc, #112]	@ (8004334 <TIM_ResetCallback+0x80>)
 80042c2:	505a      	str	r2, [r3, r1]
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2188      	movs	r1, #136	@ 0x88
 80042c8:	4a1b      	ldr	r2, [pc, #108]	@ (8004338 <TIM_ResetCallback+0x84>)
 80042ca:	505a      	str	r2, [r3, r1]
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	218c      	movs	r1, #140	@ 0x8c
 80042d0:	4a1a      	ldr	r2, [pc, #104]	@ (800433c <TIM_ResetCallback+0x88>)
 80042d2:	505a      	str	r2, [r3, r1]
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2190      	movs	r1, #144	@ 0x90
 80042d8:	4a19      	ldr	r2, [pc, #100]	@ (8004340 <TIM_ResetCallback+0x8c>)
 80042da:	505a      	str	r2, [r3, r1]
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2194      	movs	r1, #148	@ 0x94
 80042e0:	4a18      	ldr	r2, [pc, #96]	@ (8004344 <TIM_ResetCallback+0x90>)
 80042e2:	505a      	str	r2, [r3, r1]
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2198      	movs	r1, #152	@ 0x98
 80042e8:	4a17      	ldr	r2, [pc, #92]	@ (8004348 <TIM_ResetCallback+0x94>)
 80042ea:	505a      	str	r2, [r3, r1]
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	219c      	movs	r1, #156	@ 0x9c
 80042f0:	4a16      	ldr	r2, [pc, #88]	@ (800434c <TIM_ResetCallback+0x98>)
 80042f2:	505a      	str	r2, [r3, r1]
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	21a0      	movs	r1, #160	@ 0xa0
 80042f8:	4a15      	ldr	r2, [pc, #84]	@ (8004350 <TIM_ResetCallback+0x9c>)
 80042fa:	505a      	str	r2, [r3, r1]
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	21a4      	movs	r1, #164	@ 0xa4
 8004300:	4a14      	ldr	r2, [pc, #80]	@ (8004354 <TIM_ResetCallback+0xa0>)
 8004302:	505a      	str	r2, [r3, r1]
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	21a8      	movs	r1, #168	@ 0xa8
 8004308:	4a13      	ldr	r2, [pc, #76]	@ (8004358 <TIM_ResetCallback+0xa4>)
 800430a:	505a      	str	r2, [r3, r1]
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	21ac      	movs	r1, #172	@ 0xac
 8004310:	4a12      	ldr	r2, [pc, #72]	@ (800435c <TIM_ResetCallback+0xa8>)
 8004312:	505a      	str	r2, [r3, r1]
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	21b0      	movs	r1, #176	@ 0xb0
 8004318:	4a11      	ldr	r2, [pc, #68]	@ (8004360 <TIM_ResetCallback+0xac>)
 800431a:	505a      	str	r2, [r3, r1]
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	21b4      	movs	r1, #180	@ 0xb4
 8004320:	4a10      	ldr	r2, [pc, #64]	@ (8004364 <TIM_ResetCallback+0xb0>)
 8004322:	505a      	str	r2, [r3, r1]
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	21b8      	movs	r1, #184	@ 0xb8
 8004328:	4a0f      	ldr	r2, [pc, #60]	@ (8004368 <TIM_ResetCallback+0xb4>)
 800432a:	505a      	str	r2, [r3, r1]
}
 800432c:	46c0      	nop			@ (mov r8, r8)
 800432e:	46bd      	mov	sp, r7
 8004330:	b002      	add	sp, #8
 8004332:	bd80      	pop	{r7, pc}
 8004334:	080039c9 	.word	0x080039c9
 8004338:	080039d9 	.word	0x080039d9
 800433c:	08003a39 	.word	0x08003a39
 8004340:	08003a49 	.word	0x08003a49
 8004344:	080039f9 	.word	0x080039f9
 8004348:	08003a09 	.word	0x08003a09
 800434c:	080039e9 	.word	0x080039e9
 8004350:	08003a19 	.word	0x08003a19
 8004354:	08003a29 	.word	0x08003a29
 8004358:	08003a59 	.word	0x08003a59
 800435c:	080044a5 	.word	0x080044a5
 8004360:	080044b5 	.word	0x080044b5
 8004364:	080044c5 	.word	0x080044c5
 8004368:	080044d5 	.word	0x080044d5

0800436c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004376:	2300      	movs	r3, #0
 8004378:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	223c      	movs	r2, #60	@ 0x3c
 800437e:	5c9b      	ldrb	r3, [r3, r2]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d101      	bne.n	8004388 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004384:	2302      	movs	r3, #2
 8004386:	e06f      	b.n	8004468 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	223c      	movs	r2, #60	@ 0x3c
 800438c:	2101      	movs	r1, #1
 800438e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	22ff      	movs	r2, #255	@ 0xff
 8004394:	4393      	bics	r3, r2
 8004396:	001a      	movs	r2, r3
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	4313      	orrs	r3, r2
 800439e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	4a33      	ldr	r2, [pc, #204]	@ (8004470 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80043a4:	401a      	ands	r2, r3
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	4a30      	ldr	r2, [pc, #192]	@ (8004474 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80043b2:	401a      	ands	r2, r3
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	4a2e      	ldr	r2, [pc, #184]	@ (8004478 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80043c0:	401a      	ands	r2, r3
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	4a2b      	ldr	r2, [pc, #172]	@ (800447c <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80043ce:	401a      	ands	r2, r3
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	691b      	ldr	r3, [r3, #16]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	4a29      	ldr	r2, [pc, #164]	@ (8004480 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80043dc:	401a      	ands	r2, r3
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	4a26      	ldr	r2, [pc, #152]	@ (8004484 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80043ea:	401a      	ands	r2, r3
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f0:	4313      	orrs	r3, r2
 80043f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	4a24      	ldr	r2, [pc, #144]	@ (8004488 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80043f8:	401a      	ands	r2, r3
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	041b      	lsls	r3, r3, #16
 8004400:	4313      	orrs	r3, r2
 8004402:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	4a21      	ldr	r2, [pc, #132]	@ (800448c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8004408:	401a      	ands	r2, r3
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	69db      	ldr	r3, [r3, #28]
 800440e:	4313      	orrs	r3, r2
 8004410:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a1e      	ldr	r2, [pc, #120]	@ (8004490 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d11c      	bne.n	8004456 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	4a1d      	ldr	r2, [pc, #116]	@ (8004494 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004420:	401a      	ands	r2, r3
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004426:	051b      	lsls	r3, r3, #20
 8004428:	4313      	orrs	r3, r2
 800442a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	4a1a      	ldr	r2, [pc, #104]	@ (8004498 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8004430:	401a      	ands	r2, r3
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	6a1b      	ldr	r3, [r3, #32]
 8004436:	4313      	orrs	r3, r2
 8004438:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	4a17      	ldr	r2, [pc, #92]	@ (800449c <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800443e:	401a      	ands	r2, r3
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004444:	4313      	orrs	r3, r2
 8004446:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	4a15      	ldr	r2, [pc, #84]	@ (80044a0 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800444c:	401a      	ands	r2, r3
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004452:	4313      	orrs	r3, r2
 8004454:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	223c      	movs	r2, #60	@ 0x3c
 8004462:	2100      	movs	r1, #0
 8004464:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004466:	2300      	movs	r3, #0
}
 8004468:	0018      	movs	r0, r3
 800446a:	46bd      	mov	sp, r7
 800446c:	b004      	add	sp, #16
 800446e:	bd80      	pop	{r7, pc}
 8004470:	fffffcff 	.word	0xfffffcff
 8004474:	fffffbff 	.word	0xfffffbff
 8004478:	fffff7ff 	.word	0xfffff7ff
 800447c:	ffffefff 	.word	0xffffefff
 8004480:	ffffdfff 	.word	0xffffdfff
 8004484:	ffffbfff 	.word	0xffffbfff
 8004488:	fff0ffff 	.word	0xfff0ffff
 800448c:	efffffff 	.word	0xefffffff
 8004490:	40012c00 	.word	0x40012c00
 8004494:	ff0fffff 	.word	0xff0fffff
 8004498:	feffffff 	.word	0xfeffffff
 800449c:	fdffffff 	.word	0xfdffffff
 80044a0:	dfffffff 	.word	0xdfffffff

080044a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044ac:	46c0      	nop			@ (mov r8, r8)
 80044ae:	46bd      	mov	sp, r7
 80044b0:	b002      	add	sp, #8
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80044bc:	46c0      	nop			@ (mov r8, r8)
 80044be:	46bd      	mov	sp, r7
 80044c0:	b002      	add	sp, #8
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044cc:	46c0      	nop			@ (mov r8, r8)
 80044ce:	46bd      	mov	sp, r7
 80044d0:	b002      	add	sp, #8
 80044d2:	bd80      	pop	{r7, pc}

080044d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b082      	sub	sp, #8
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80044dc:	46c0      	nop			@ (mov r8, r8)
 80044de:	46bd      	mov	sp, r7
 80044e0:	b002      	add	sp, #8
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b082      	sub	sp, #8
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e046      	b.n	8004584 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2288      	movs	r2, #136	@ 0x88
 80044fa:	589b      	ldr	r3, [r3, r2]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d107      	bne.n	8004510 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2284      	movs	r2, #132	@ 0x84
 8004504:	2100      	movs	r1, #0
 8004506:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	0018      	movs	r0, r3
 800450c:	f7fc fd08 	bl	8000f20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2288      	movs	r2, #136	@ 0x88
 8004514:	2124      	movs	r1, #36	@ 0x24
 8004516:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	2101      	movs	r1, #1
 8004524:	438a      	bics	r2, r1
 8004526:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800452c:	2b00      	cmp	r3, #0
 800452e:	d003      	beq.n	8004538 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	0018      	movs	r0, r3
 8004534:	f000 faa4 	bl	8004a80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	0018      	movs	r0, r3
 800453c:	f000 f828 	bl	8004590 <UART_SetConfig>
 8004540:	0003      	movs	r3, r0
 8004542:	2b01      	cmp	r3, #1
 8004544:	d101      	bne.n	800454a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e01c      	b.n	8004584 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	685a      	ldr	r2, [r3, #4]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	490d      	ldr	r1, [pc, #52]	@ (800458c <HAL_UART_Init+0xa8>)
 8004556:	400a      	ands	r2, r1
 8004558:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	689a      	ldr	r2, [r3, #8]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	212a      	movs	r1, #42	@ 0x2a
 8004566:	438a      	bics	r2, r1
 8004568:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	2101      	movs	r1, #1
 8004576:	430a      	orrs	r2, r1
 8004578:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	0018      	movs	r0, r3
 800457e:	f000 fb33 	bl	8004be8 <UART_CheckIdleState>
 8004582:	0003      	movs	r3, r0
}
 8004584:	0018      	movs	r0, r3
 8004586:	46bd      	mov	sp, r7
 8004588:	b002      	add	sp, #8
 800458a:	bd80      	pop	{r7, pc}
 800458c:	ffffb7ff 	.word	0xffffb7ff

08004590 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004590:	b5b0      	push	{r4, r5, r7, lr}
 8004592:	b090      	sub	sp, #64	@ 0x40
 8004594:	af00      	add	r7, sp, #0
 8004596:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004598:	231a      	movs	r3, #26
 800459a:	2220      	movs	r2, #32
 800459c:	189b      	adds	r3, r3, r2
 800459e:	19db      	adds	r3, r3, r7
 80045a0:	2200      	movs	r2, #0
 80045a2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a6:	689a      	ldr	r2, [r3, #8]
 80045a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045aa:	691b      	ldr	r3, [r3, #16]
 80045ac:	431a      	orrs	r2, r3
 80045ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	431a      	orrs	r2, r3
 80045b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b6:	69db      	ldr	r3, [r3, #28]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4ac4      	ldr	r2, [pc, #784]	@ (80048d4 <UART_SetConfig+0x344>)
 80045c4:	4013      	ands	r3, r2
 80045c6:	0019      	movs	r1, r3
 80045c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045ce:	430b      	orrs	r3, r1
 80045d0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	4abf      	ldr	r2, [pc, #764]	@ (80048d8 <UART_SetConfig+0x348>)
 80045da:	4013      	ands	r3, r2
 80045dc:	0018      	movs	r0, r3
 80045de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e0:	68d9      	ldr	r1, [r3, #12]
 80045e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	0003      	movs	r3, r0
 80045e8:	430b      	orrs	r3, r1
 80045ea:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80045ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ee:	699b      	ldr	r3, [r3, #24]
 80045f0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80045f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4ab9      	ldr	r2, [pc, #740]	@ (80048dc <UART_SetConfig+0x34c>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d004      	beq.n	8004606 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80045fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fe:	6a1b      	ldr	r3, [r3, #32]
 8004600:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004602:	4313      	orrs	r3, r2
 8004604:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	4ab4      	ldr	r2, [pc, #720]	@ (80048e0 <UART_SetConfig+0x350>)
 800460e:	4013      	ands	r3, r2
 8004610:	0019      	movs	r1, r3
 8004612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004618:	430b      	orrs	r3, r1
 800461a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800461c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004622:	220f      	movs	r2, #15
 8004624:	4393      	bics	r3, r2
 8004626:	0018      	movs	r0, r3
 8004628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800462c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	0003      	movs	r3, r0
 8004632:	430b      	orrs	r3, r1
 8004634:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4aaa      	ldr	r2, [pc, #680]	@ (80048e4 <UART_SetConfig+0x354>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d131      	bne.n	80046a4 <UART_SetConfig+0x114>
 8004640:	4ba9      	ldr	r3, [pc, #676]	@ (80048e8 <UART_SetConfig+0x358>)
 8004642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004644:	2203      	movs	r2, #3
 8004646:	4013      	ands	r3, r2
 8004648:	2b03      	cmp	r3, #3
 800464a:	d01d      	beq.n	8004688 <UART_SetConfig+0xf8>
 800464c:	d823      	bhi.n	8004696 <UART_SetConfig+0x106>
 800464e:	2b02      	cmp	r3, #2
 8004650:	d00c      	beq.n	800466c <UART_SetConfig+0xdc>
 8004652:	d820      	bhi.n	8004696 <UART_SetConfig+0x106>
 8004654:	2b00      	cmp	r3, #0
 8004656:	d002      	beq.n	800465e <UART_SetConfig+0xce>
 8004658:	2b01      	cmp	r3, #1
 800465a:	d00e      	beq.n	800467a <UART_SetConfig+0xea>
 800465c:	e01b      	b.n	8004696 <UART_SetConfig+0x106>
 800465e:	231b      	movs	r3, #27
 8004660:	2220      	movs	r2, #32
 8004662:	189b      	adds	r3, r3, r2
 8004664:	19db      	adds	r3, r3, r7
 8004666:	2200      	movs	r2, #0
 8004668:	701a      	strb	r2, [r3, #0]
 800466a:	e071      	b.n	8004750 <UART_SetConfig+0x1c0>
 800466c:	231b      	movs	r3, #27
 800466e:	2220      	movs	r2, #32
 8004670:	189b      	adds	r3, r3, r2
 8004672:	19db      	adds	r3, r3, r7
 8004674:	2202      	movs	r2, #2
 8004676:	701a      	strb	r2, [r3, #0]
 8004678:	e06a      	b.n	8004750 <UART_SetConfig+0x1c0>
 800467a:	231b      	movs	r3, #27
 800467c:	2220      	movs	r2, #32
 800467e:	189b      	adds	r3, r3, r2
 8004680:	19db      	adds	r3, r3, r7
 8004682:	2204      	movs	r2, #4
 8004684:	701a      	strb	r2, [r3, #0]
 8004686:	e063      	b.n	8004750 <UART_SetConfig+0x1c0>
 8004688:	231b      	movs	r3, #27
 800468a:	2220      	movs	r2, #32
 800468c:	189b      	adds	r3, r3, r2
 800468e:	19db      	adds	r3, r3, r7
 8004690:	2208      	movs	r2, #8
 8004692:	701a      	strb	r2, [r3, #0]
 8004694:	e05c      	b.n	8004750 <UART_SetConfig+0x1c0>
 8004696:	231b      	movs	r3, #27
 8004698:	2220      	movs	r2, #32
 800469a:	189b      	adds	r3, r3, r2
 800469c:	19db      	adds	r3, r3, r7
 800469e:	2210      	movs	r2, #16
 80046a0:	701a      	strb	r2, [r3, #0]
 80046a2:	e055      	b.n	8004750 <UART_SetConfig+0x1c0>
 80046a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a90      	ldr	r2, [pc, #576]	@ (80048ec <UART_SetConfig+0x35c>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d106      	bne.n	80046bc <UART_SetConfig+0x12c>
 80046ae:	231b      	movs	r3, #27
 80046b0:	2220      	movs	r2, #32
 80046b2:	189b      	adds	r3, r3, r2
 80046b4:	19db      	adds	r3, r3, r7
 80046b6:	2200      	movs	r2, #0
 80046b8:	701a      	strb	r2, [r3, #0]
 80046ba:	e049      	b.n	8004750 <UART_SetConfig+0x1c0>
 80046bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a86      	ldr	r2, [pc, #536]	@ (80048dc <UART_SetConfig+0x34c>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d13e      	bne.n	8004744 <UART_SetConfig+0x1b4>
 80046c6:	4b88      	ldr	r3, [pc, #544]	@ (80048e8 <UART_SetConfig+0x358>)
 80046c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046ca:	23c0      	movs	r3, #192	@ 0xc0
 80046cc:	011b      	lsls	r3, r3, #4
 80046ce:	4013      	ands	r3, r2
 80046d0:	22c0      	movs	r2, #192	@ 0xc0
 80046d2:	0112      	lsls	r2, r2, #4
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d027      	beq.n	8004728 <UART_SetConfig+0x198>
 80046d8:	22c0      	movs	r2, #192	@ 0xc0
 80046da:	0112      	lsls	r2, r2, #4
 80046dc:	4293      	cmp	r3, r2
 80046de:	d82a      	bhi.n	8004736 <UART_SetConfig+0x1a6>
 80046e0:	2280      	movs	r2, #128	@ 0x80
 80046e2:	0112      	lsls	r2, r2, #4
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d011      	beq.n	800470c <UART_SetConfig+0x17c>
 80046e8:	2280      	movs	r2, #128	@ 0x80
 80046ea:	0112      	lsls	r2, r2, #4
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d822      	bhi.n	8004736 <UART_SetConfig+0x1a6>
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d004      	beq.n	80046fe <UART_SetConfig+0x16e>
 80046f4:	2280      	movs	r2, #128	@ 0x80
 80046f6:	00d2      	lsls	r2, r2, #3
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d00e      	beq.n	800471a <UART_SetConfig+0x18a>
 80046fc:	e01b      	b.n	8004736 <UART_SetConfig+0x1a6>
 80046fe:	231b      	movs	r3, #27
 8004700:	2220      	movs	r2, #32
 8004702:	189b      	adds	r3, r3, r2
 8004704:	19db      	adds	r3, r3, r7
 8004706:	2200      	movs	r2, #0
 8004708:	701a      	strb	r2, [r3, #0]
 800470a:	e021      	b.n	8004750 <UART_SetConfig+0x1c0>
 800470c:	231b      	movs	r3, #27
 800470e:	2220      	movs	r2, #32
 8004710:	189b      	adds	r3, r3, r2
 8004712:	19db      	adds	r3, r3, r7
 8004714:	2202      	movs	r2, #2
 8004716:	701a      	strb	r2, [r3, #0]
 8004718:	e01a      	b.n	8004750 <UART_SetConfig+0x1c0>
 800471a:	231b      	movs	r3, #27
 800471c:	2220      	movs	r2, #32
 800471e:	189b      	adds	r3, r3, r2
 8004720:	19db      	adds	r3, r3, r7
 8004722:	2204      	movs	r2, #4
 8004724:	701a      	strb	r2, [r3, #0]
 8004726:	e013      	b.n	8004750 <UART_SetConfig+0x1c0>
 8004728:	231b      	movs	r3, #27
 800472a:	2220      	movs	r2, #32
 800472c:	189b      	adds	r3, r3, r2
 800472e:	19db      	adds	r3, r3, r7
 8004730:	2208      	movs	r2, #8
 8004732:	701a      	strb	r2, [r3, #0]
 8004734:	e00c      	b.n	8004750 <UART_SetConfig+0x1c0>
 8004736:	231b      	movs	r3, #27
 8004738:	2220      	movs	r2, #32
 800473a:	189b      	adds	r3, r3, r2
 800473c:	19db      	adds	r3, r3, r7
 800473e:	2210      	movs	r2, #16
 8004740:	701a      	strb	r2, [r3, #0]
 8004742:	e005      	b.n	8004750 <UART_SetConfig+0x1c0>
 8004744:	231b      	movs	r3, #27
 8004746:	2220      	movs	r2, #32
 8004748:	189b      	adds	r3, r3, r2
 800474a:	19db      	adds	r3, r3, r7
 800474c:	2210      	movs	r2, #16
 800474e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a61      	ldr	r2, [pc, #388]	@ (80048dc <UART_SetConfig+0x34c>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d000      	beq.n	800475c <UART_SetConfig+0x1cc>
 800475a:	e092      	b.n	8004882 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800475c:	231b      	movs	r3, #27
 800475e:	2220      	movs	r2, #32
 8004760:	189b      	adds	r3, r3, r2
 8004762:	19db      	adds	r3, r3, r7
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	2b08      	cmp	r3, #8
 8004768:	d015      	beq.n	8004796 <UART_SetConfig+0x206>
 800476a:	dc18      	bgt.n	800479e <UART_SetConfig+0x20e>
 800476c:	2b04      	cmp	r3, #4
 800476e:	d00d      	beq.n	800478c <UART_SetConfig+0x1fc>
 8004770:	dc15      	bgt.n	800479e <UART_SetConfig+0x20e>
 8004772:	2b00      	cmp	r3, #0
 8004774:	d002      	beq.n	800477c <UART_SetConfig+0x1ec>
 8004776:	2b02      	cmp	r3, #2
 8004778:	d005      	beq.n	8004786 <UART_SetConfig+0x1f6>
 800477a:	e010      	b.n	800479e <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800477c:	f7fe fd42 	bl	8003204 <HAL_RCC_GetPCLK1Freq>
 8004780:	0003      	movs	r3, r0
 8004782:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004784:	e014      	b.n	80047b0 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004786:	4b5a      	ldr	r3, [pc, #360]	@ (80048f0 <UART_SetConfig+0x360>)
 8004788:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800478a:	e011      	b.n	80047b0 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800478c:	f7fe fcae 	bl	80030ec <HAL_RCC_GetSysClockFreq>
 8004790:	0003      	movs	r3, r0
 8004792:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004794:	e00c      	b.n	80047b0 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004796:	2380      	movs	r3, #128	@ 0x80
 8004798:	021b      	lsls	r3, r3, #8
 800479a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800479c:	e008      	b.n	80047b0 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 800479e:	2300      	movs	r3, #0
 80047a0:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80047a2:	231a      	movs	r3, #26
 80047a4:	2220      	movs	r2, #32
 80047a6:	189b      	adds	r3, r3, r2
 80047a8:	19db      	adds	r3, r3, r7
 80047aa:	2201      	movs	r2, #1
 80047ac:	701a      	strb	r2, [r3, #0]
        break;
 80047ae:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80047b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d100      	bne.n	80047b8 <UART_SetConfig+0x228>
 80047b6:	e147      	b.n	8004a48 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80047b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047bc:	4b4d      	ldr	r3, [pc, #308]	@ (80048f4 <UART_SetConfig+0x364>)
 80047be:	0052      	lsls	r2, r2, #1
 80047c0:	5ad3      	ldrh	r3, [r2, r3]
 80047c2:	0019      	movs	r1, r3
 80047c4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80047c6:	f7fb fc9d 	bl	8000104 <__udivsi3>
 80047ca:	0003      	movs	r3, r0
 80047cc:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80047ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d0:	685a      	ldr	r2, [r3, #4]
 80047d2:	0013      	movs	r3, r2
 80047d4:	005b      	lsls	r3, r3, #1
 80047d6:	189b      	adds	r3, r3, r2
 80047d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047da:	429a      	cmp	r2, r3
 80047dc:	d305      	bcc.n	80047ea <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80047de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80047e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d906      	bls.n	80047f8 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 80047ea:	231a      	movs	r3, #26
 80047ec:	2220      	movs	r2, #32
 80047ee:	189b      	adds	r3, r3, r2
 80047f0:	19db      	adds	r3, r3, r7
 80047f2:	2201      	movs	r2, #1
 80047f4:	701a      	strb	r2, [r3, #0]
 80047f6:	e127      	b.n	8004a48 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047fa:	61bb      	str	r3, [r7, #24]
 80047fc:	2300      	movs	r3, #0
 80047fe:	61fb      	str	r3, [r7, #28]
 8004800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004802:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004804:	4b3b      	ldr	r3, [pc, #236]	@ (80048f4 <UART_SetConfig+0x364>)
 8004806:	0052      	lsls	r2, r2, #1
 8004808:	5ad3      	ldrh	r3, [r2, r3]
 800480a:	613b      	str	r3, [r7, #16]
 800480c:	2300      	movs	r3, #0
 800480e:	617b      	str	r3, [r7, #20]
 8004810:	693a      	ldr	r2, [r7, #16]
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	69b8      	ldr	r0, [r7, #24]
 8004816:	69f9      	ldr	r1, [r7, #28]
 8004818:	f7fb fd00 	bl	800021c <__aeabi_uldivmod>
 800481c:	0002      	movs	r2, r0
 800481e:	000b      	movs	r3, r1
 8004820:	0e11      	lsrs	r1, r2, #24
 8004822:	021d      	lsls	r5, r3, #8
 8004824:	430d      	orrs	r5, r1
 8004826:	0214      	lsls	r4, r2, #8
 8004828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	085b      	lsrs	r3, r3, #1
 800482e:	60bb      	str	r3, [r7, #8]
 8004830:	2300      	movs	r3, #0
 8004832:	60fb      	str	r3, [r7, #12]
 8004834:	68b8      	ldr	r0, [r7, #8]
 8004836:	68f9      	ldr	r1, [r7, #12]
 8004838:	1900      	adds	r0, r0, r4
 800483a:	4169      	adcs	r1, r5
 800483c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	603b      	str	r3, [r7, #0]
 8004842:	2300      	movs	r3, #0
 8004844:	607b      	str	r3, [r7, #4]
 8004846:	683a      	ldr	r2, [r7, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f7fb fce7 	bl	800021c <__aeabi_uldivmod>
 800484e:	0002      	movs	r2, r0
 8004850:	000b      	movs	r3, r1
 8004852:	0013      	movs	r3, r2
 8004854:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004856:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004858:	23c0      	movs	r3, #192	@ 0xc0
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	429a      	cmp	r2, r3
 800485e:	d309      	bcc.n	8004874 <UART_SetConfig+0x2e4>
 8004860:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004862:	2380      	movs	r3, #128	@ 0x80
 8004864:	035b      	lsls	r3, r3, #13
 8004866:	429a      	cmp	r2, r3
 8004868:	d204      	bcs.n	8004874 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 800486a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004870:	60da      	str	r2, [r3, #12]
 8004872:	e0e9      	b.n	8004a48 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8004874:	231a      	movs	r3, #26
 8004876:	2220      	movs	r2, #32
 8004878:	189b      	adds	r3, r3, r2
 800487a:	19db      	adds	r3, r3, r7
 800487c:	2201      	movs	r2, #1
 800487e:	701a      	strb	r2, [r3, #0]
 8004880:	e0e2      	b.n	8004a48 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004884:	69da      	ldr	r2, [r3, #28]
 8004886:	2380      	movs	r3, #128	@ 0x80
 8004888:	021b      	lsls	r3, r3, #8
 800488a:	429a      	cmp	r2, r3
 800488c:	d000      	beq.n	8004890 <UART_SetConfig+0x300>
 800488e:	e083      	b.n	8004998 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8004890:	231b      	movs	r3, #27
 8004892:	2220      	movs	r2, #32
 8004894:	189b      	adds	r3, r3, r2
 8004896:	19db      	adds	r3, r3, r7
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	2b08      	cmp	r3, #8
 800489c:	d015      	beq.n	80048ca <UART_SetConfig+0x33a>
 800489e:	dc2b      	bgt.n	80048f8 <UART_SetConfig+0x368>
 80048a0:	2b04      	cmp	r3, #4
 80048a2:	d00d      	beq.n	80048c0 <UART_SetConfig+0x330>
 80048a4:	dc28      	bgt.n	80048f8 <UART_SetConfig+0x368>
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d002      	beq.n	80048b0 <UART_SetConfig+0x320>
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d005      	beq.n	80048ba <UART_SetConfig+0x32a>
 80048ae:	e023      	b.n	80048f8 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048b0:	f7fe fca8 	bl	8003204 <HAL_RCC_GetPCLK1Freq>
 80048b4:	0003      	movs	r3, r0
 80048b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048b8:	e027      	b.n	800490a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048ba:	4b0d      	ldr	r3, [pc, #52]	@ (80048f0 <UART_SetConfig+0x360>)
 80048bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048be:	e024      	b.n	800490a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048c0:	f7fe fc14 	bl	80030ec <HAL_RCC_GetSysClockFreq>
 80048c4:	0003      	movs	r3, r0
 80048c6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048c8:	e01f      	b.n	800490a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048ca:	2380      	movs	r3, #128	@ 0x80
 80048cc:	021b      	lsls	r3, r3, #8
 80048ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048d0:	e01b      	b.n	800490a <UART_SetConfig+0x37a>
 80048d2:	46c0      	nop			@ (mov r8, r8)
 80048d4:	cfff69f3 	.word	0xcfff69f3
 80048d8:	ffffcfff 	.word	0xffffcfff
 80048dc:	40008000 	.word	0x40008000
 80048e0:	11fff4ff 	.word	0x11fff4ff
 80048e4:	40013800 	.word	0x40013800
 80048e8:	40021000 	.word	0x40021000
 80048ec:	40004400 	.word	0x40004400
 80048f0:	00f42400 	.word	0x00f42400
 80048f4:	08005310 	.word	0x08005310
      default:
        pclk = 0U;
 80048f8:	2300      	movs	r3, #0
 80048fa:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80048fc:	231a      	movs	r3, #26
 80048fe:	2220      	movs	r2, #32
 8004900:	189b      	adds	r3, r3, r2
 8004902:	19db      	adds	r3, r3, r7
 8004904:	2201      	movs	r2, #1
 8004906:	701a      	strb	r2, [r3, #0]
        break;
 8004908:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800490a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800490c:	2b00      	cmp	r3, #0
 800490e:	d100      	bne.n	8004912 <UART_SetConfig+0x382>
 8004910:	e09a      	b.n	8004a48 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004914:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004916:	4b58      	ldr	r3, [pc, #352]	@ (8004a78 <UART_SetConfig+0x4e8>)
 8004918:	0052      	lsls	r2, r2, #1
 800491a:	5ad3      	ldrh	r3, [r2, r3]
 800491c:	0019      	movs	r1, r3
 800491e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004920:	f7fb fbf0 	bl	8000104 <__udivsi3>
 8004924:	0003      	movs	r3, r0
 8004926:	005a      	lsls	r2, r3, #1
 8004928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	085b      	lsrs	r3, r3, #1
 800492e:	18d2      	adds	r2, r2, r3
 8004930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	0019      	movs	r1, r3
 8004936:	0010      	movs	r0, r2
 8004938:	f7fb fbe4 	bl	8000104 <__udivsi3>
 800493c:	0003      	movs	r3, r0
 800493e:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004942:	2b0f      	cmp	r3, #15
 8004944:	d921      	bls.n	800498a <UART_SetConfig+0x3fa>
 8004946:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004948:	2380      	movs	r3, #128	@ 0x80
 800494a:	025b      	lsls	r3, r3, #9
 800494c:	429a      	cmp	r2, r3
 800494e:	d21c      	bcs.n	800498a <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004952:	b29a      	uxth	r2, r3
 8004954:	200e      	movs	r0, #14
 8004956:	2420      	movs	r4, #32
 8004958:	1903      	adds	r3, r0, r4
 800495a:	19db      	adds	r3, r3, r7
 800495c:	210f      	movs	r1, #15
 800495e:	438a      	bics	r2, r1
 8004960:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004964:	085b      	lsrs	r3, r3, #1
 8004966:	b29b      	uxth	r3, r3
 8004968:	2207      	movs	r2, #7
 800496a:	4013      	ands	r3, r2
 800496c:	b299      	uxth	r1, r3
 800496e:	1903      	adds	r3, r0, r4
 8004970:	19db      	adds	r3, r3, r7
 8004972:	1902      	adds	r2, r0, r4
 8004974:	19d2      	adds	r2, r2, r7
 8004976:	8812      	ldrh	r2, [r2, #0]
 8004978:	430a      	orrs	r2, r1
 800497a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800497c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	1902      	adds	r2, r0, r4
 8004982:	19d2      	adds	r2, r2, r7
 8004984:	8812      	ldrh	r2, [r2, #0]
 8004986:	60da      	str	r2, [r3, #12]
 8004988:	e05e      	b.n	8004a48 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 800498a:	231a      	movs	r3, #26
 800498c:	2220      	movs	r2, #32
 800498e:	189b      	adds	r3, r3, r2
 8004990:	19db      	adds	r3, r3, r7
 8004992:	2201      	movs	r2, #1
 8004994:	701a      	strb	r2, [r3, #0]
 8004996:	e057      	b.n	8004a48 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004998:	231b      	movs	r3, #27
 800499a:	2220      	movs	r2, #32
 800499c:	189b      	adds	r3, r3, r2
 800499e:	19db      	adds	r3, r3, r7
 80049a0:	781b      	ldrb	r3, [r3, #0]
 80049a2:	2b08      	cmp	r3, #8
 80049a4:	d015      	beq.n	80049d2 <UART_SetConfig+0x442>
 80049a6:	dc18      	bgt.n	80049da <UART_SetConfig+0x44a>
 80049a8:	2b04      	cmp	r3, #4
 80049aa:	d00d      	beq.n	80049c8 <UART_SetConfig+0x438>
 80049ac:	dc15      	bgt.n	80049da <UART_SetConfig+0x44a>
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d002      	beq.n	80049b8 <UART_SetConfig+0x428>
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d005      	beq.n	80049c2 <UART_SetConfig+0x432>
 80049b6:	e010      	b.n	80049da <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049b8:	f7fe fc24 	bl	8003204 <HAL_RCC_GetPCLK1Freq>
 80049bc:	0003      	movs	r3, r0
 80049be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80049c0:	e014      	b.n	80049ec <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049c2:	4b2e      	ldr	r3, [pc, #184]	@ (8004a7c <UART_SetConfig+0x4ec>)
 80049c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80049c6:	e011      	b.n	80049ec <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049c8:	f7fe fb90 	bl	80030ec <HAL_RCC_GetSysClockFreq>
 80049cc:	0003      	movs	r3, r0
 80049ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80049d0:	e00c      	b.n	80049ec <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049d2:	2380      	movs	r3, #128	@ 0x80
 80049d4:	021b      	lsls	r3, r3, #8
 80049d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80049d8:	e008      	b.n	80049ec <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 80049da:	2300      	movs	r3, #0
 80049dc:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80049de:	231a      	movs	r3, #26
 80049e0:	2220      	movs	r2, #32
 80049e2:	189b      	adds	r3, r3, r2
 80049e4:	19db      	adds	r3, r3, r7
 80049e6:	2201      	movs	r2, #1
 80049e8:	701a      	strb	r2, [r3, #0]
        break;
 80049ea:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80049ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d02a      	beq.n	8004a48 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049f6:	4b20      	ldr	r3, [pc, #128]	@ (8004a78 <UART_SetConfig+0x4e8>)
 80049f8:	0052      	lsls	r2, r2, #1
 80049fa:	5ad3      	ldrh	r3, [r2, r3]
 80049fc:	0019      	movs	r1, r3
 80049fe:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004a00:	f7fb fb80 	bl	8000104 <__udivsi3>
 8004a04:	0003      	movs	r3, r0
 8004a06:	001a      	movs	r2, r3
 8004a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	085b      	lsrs	r3, r3, #1
 8004a0e:	18d2      	adds	r2, r2, r3
 8004a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	0019      	movs	r1, r3
 8004a16:	0010      	movs	r0, r2
 8004a18:	f7fb fb74 	bl	8000104 <__udivsi3>
 8004a1c:	0003      	movs	r3, r0
 8004a1e:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a22:	2b0f      	cmp	r3, #15
 8004a24:	d90a      	bls.n	8004a3c <UART_SetConfig+0x4ac>
 8004a26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a28:	2380      	movs	r3, #128	@ 0x80
 8004a2a:	025b      	lsls	r3, r3, #9
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d205      	bcs.n	8004a3c <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a32:	b29a      	uxth	r2, r3
 8004a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	60da      	str	r2, [r3, #12]
 8004a3a:	e005      	b.n	8004a48 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004a3c:	231a      	movs	r3, #26
 8004a3e:	2220      	movs	r2, #32
 8004a40:	189b      	adds	r3, r3, r2
 8004a42:	19db      	adds	r3, r3, r7
 8004a44:	2201      	movs	r2, #1
 8004a46:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4a:	226a      	movs	r2, #106	@ 0x6a
 8004a4c:	2101      	movs	r1, #1
 8004a4e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a52:	2268      	movs	r2, #104	@ 0x68
 8004a54:	2101      	movs	r1, #1
 8004a56:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a60:	2200      	movs	r2, #0
 8004a62:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004a64:	231a      	movs	r3, #26
 8004a66:	2220      	movs	r2, #32
 8004a68:	189b      	adds	r3, r3, r2
 8004a6a:	19db      	adds	r3, r3, r7
 8004a6c:	781b      	ldrb	r3, [r3, #0]
}
 8004a6e:	0018      	movs	r0, r3
 8004a70:	46bd      	mov	sp, r7
 8004a72:	b010      	add	sp, #64	@ 0x40
 8004a74:	bdb0      	pop	{r4, r5, r7, pc}
 8004a76:	46c0      	nop			@ (mov r8, r8)
 8004a78:	08005310 	.word	0x08005310
 8004a7c:	00f42400 	.word	0x00f42400

08004a80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a8c:	2208      	movs	r2, #8
 8004a8e:	4013      	ands	r3, r2
 8004a90:	d00b      	beq.n	8004aaa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	4a4a      	ldr	r2, [pc, #296]	@ (8004bc4 <UART_AdvFeatureConfig+0x144>)
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	0019      	movs	r1, r3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	430a      	orrs	r2, r1
 8004aa8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aae:	2201      	movs	r2, #1
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	d00b      	beq.n	8004acc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	4a43      	ldr	r2, [pc, #268]	@ (8004bc8 <UART_AdvFeatureConfig+0x148>)
 8004abc:	4013      	ands	r3, r2
 8004abe:	0019      	movs	r1, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	430a      	orrs	r2, r1
 8004aca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad0:	2202      	movs	r2, #2
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	d00b      	beq.n	8004aee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	4a3b      	ldr	r2, [pc, #236]	@ (8004bcc <UART_AdvFeatureConfig+0x14c>)
 8004ade:	4013      	ands	r3, r2
 8004ae0:	0019      	movs	r1, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	430a      	orrs	r2, r1
 8004aec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af2:	2204      	movs	r2, #4
 8004af4:	4013      	ands	r3, r2
 8004af6:	d00b      	beq.n	8004b10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	4a34      	ldr	r2, [pc, #208]	@ (8004bd0 <UART_AdvFeatureConfig+0x150>)
 8004b00:	4013      	ands	r3, r2
 8004b02:	0019      	movs	r1, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b14:	2210      	movs	r2, #16
 8004b16:	4013      	ands	r3, r2
 8004b18:	d00b      	beq.n	8004b32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	4a2c      	ldr	r2, [pc, #176]	@ (8004bd4 <UART_AdvFeatureConfig+0x154>)
 8004b22:	4013      	ands	r3, r2
 8004b24:	0019      	movs	r1, r3
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	430a      	orrs	r2, r1
 8004b30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b36:	2220      	movs	r2, #32
 8004b38:	4013      	ands	r3, r2
 8004b3a:	d00b      	beq.n	8004b54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	4a25      	ldr	r2, [pc, #148]	@ (8004bd8 <UART_AdvFeatureConfig+0x158>)
 8004b44:	4013      	ands	r3, r2
 8004b46:	0019      	movs	r1, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	430a      	orrs	r2, r1
 8004b52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b58:	2240      	movs	r2, #64	@ 0x40
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	d01d      	beq.n	8004b9a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	4a1d      	ldr	r2, [pc, #116]	@ (8004bdc <UART_AdvFeatureConfig+0x15c>)
 8004b66:	4013      	ands	r3, r2
 8004b68:	0019      	movs	r1, r3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	430a      	orrs	r2, r1
 8004b74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b7a:	2380      	movs	r3, #128	@ 0x80
 8004b7c:	035b      	lsls	r3, r3, #13
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d10b      	bne.n	8004b9a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	4a15      	ldr	r2, [pc, #84]	@ (8004be0 <UART_AdvFeatureConfig+0x160>)
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	0019      	movs	r1, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	430a      	orrs	r2, r1
 8004b98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b9e:	2280      	movs	r2, #128	@ 0x80
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	d00b      	beq.n	8004bbc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	4a0e      	ldr	r2, [pc, #56]	@ (8004be4 <UART_AdvFeatureConfig+0x164>)
 8004bac:	4013      	ands	r3, r2
 8004bae:	0019      	movs	r1, r3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	430a      	orrs	r2, r1
 8004bba:	605a      	str	r2, [r3, #4]
  }
}
 8004bbc:	46c0      	nop			@ (mov r8, r8)
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	b002      	add	sp, #8
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	ffff7fff 	.word	0xffff7fff
 8004bc8:	fffdffff 	.word	0xfffdffff
 8004bcc:	fffeffff 	.word	0xfffeffff
 8004bd0:	fffbffff 	.word	0xfffbffff
 8004bd4:	ffffefff 	.word	0xffffefff
 8004bd8:	ffffdfff 	.word	0xffffdfff
 8004bdc:	ffefffff 	.word	0xffefffff
 8004be0:	ff9fffff 	.word	0xff9fffff
 8004be4:	fff7ffff 	.word	0xfff7ffff

08004be8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b092      	sub	sp, #72	@ 0x48
 8004bec:	af02      	add	r7, sp, #8
 8004bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2290      	movs	r2, #144	@ 0x90
 8004bf4:	2100      	movs	r1, #0
 8004bf6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004bf8:	f7fc facc 	bl	8001194 <HAL_GetTick>
 8004bfc:	0003      	movs	r3, r0
 8004bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2208      	movs	r2, #8
 8004c08:	4013      	ands	r3, r2
 8004c0a:	2b08      	cmp	r3, #8
 8004c0c:	d12d      	bne.n	8004c6a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c10:	2280      	movs	r2, #128	@ 0x80
 8004c12:	0391      	lsls	r1, r2, #14
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	4a47      	ldr	r2, [pc, #284]	@ (8004d34 <UART_CheckIdleState+0x14c>)
 8004c18:	9200      	str	r2, [sp, #0]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f000 f88e 	bl	8004d3c <UART_WaitOnFlagUntilTimeout>
 8004c20:	1e03      	subs	r3, r0, #0
 8004c22:	d022      	beq.n	8004c6a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c24:	f3ef 8310 	mrs	r3, PRIMASK
 8004c28:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c2e:	2301      	movs	r3, #1
 8004c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c34:	f383 8810 	msr	PRIMASK, r3
}
 8004c38:	46c0      	nop			@ (mov r8, r8)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2180      	movs	r1, #128	@ 0x80
 8004c46:	438a      	bics	r2, r1
 8004c48:	601a      	str	r2, [r3, #0]
 8004c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c50:	f383 8810 	msr	PRIMASK, r3
}
 8004c54:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2288      	movs	r2, #136	@ 0x88
 8004c5a:	2120      	movs	r1, #32
 8004c5c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2284      	movs	r2, #132	@ 0x84
 8004c62:	2100      	movs	r1, #0
 8004c64:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e060      	b.n	8004d2c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2204      	movs	r2, #4
 8004c72:	4013      	ands	r3, r2
 8004c74:	2b04      	cmp	r3, #4
 8004c76:	d146      	bne.n	8004d06 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c7a:	2280      	movs	r2, #128	@ 0x80
 8004c7c:	03d1      	lsls	r1, r2, #15
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	4a2c      	ldr	r2, [pc, #176]	@ (8004d34 <UART_CheckIdleState+0x14c>)
 8004c82:	9200      	str	r2, [sp, #0]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f000 f859 	bl	8004d3c <UART_WaitOnFlagUntilTimeout>
 8004c8a:	1e03      	subs	r3, r0, #0
 8004c8c:	d03b      	beq.n	8004d06 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c8e:	f3ef 8310 	mrs	r3, PRIMASK
 8004c92:	60fb      	str	r3, [r7, #12]
  return(result);
 8004c94:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c96:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c98:	2301      	movs	r3, #1
 8004c9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	f383 8810 	msr	PRIMASK, r3
}
 8004ca2:	46c0      	nop			@ (mov r8, r8)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4922      	ldr	r1, [pc, #136]	@ (8004d38 <UART_CheckIdleState+0x150>)
 8004cb0:	400a      	ands	r2, r1
 8004cb2:	601a      	str	r2, [r3, #0]
 8004cb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cb6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	f383 8810 	msr	PRIMASK, r3
}
 8004cbe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cc0:	f3ef 8310 	mrs	r3, PRIMASK
 8004cc4:	61bb      	str	r3, [r7, #24]
  return(result);
 8004cc6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cc8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cca:	2301      	movs	r3, #1
 8004ccc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	f383 8810 	msr	PRIMASK, r3
}
 8004cd4:	46c0      	nop			@ (mov r8, r8)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	689a      	ldr	r2, [r3, #8]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2101      	movs	r1, #1
 8004ce2:	438a      	bics	r2, r1
 8004ce4:	609a      	str	r2, [r3, #8]
 8004ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ce8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cea:	6a3b      	ldr	r3, [r7, #32]
 8004cec:	f383 8810 	msr	PRIMASK, r3
}
 8004cf0:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	228c      	movs	r2, #140	@ 0x8c
 8004cf6:	2120      	movs	r1, #32
 8004cf8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2284      	movs	r2, #132	@ 0x84
 8004cfe:	2100      	movs	r1, #0
 8004d00:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e012      	b.n	8004d2c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2288      	movs	r2, #136	@ 0x88
 8004d0a:	2120      	movs	r1, #32
 8004d0c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	228c      	movs	r2, #140	@ 0x8c
 8004d12:	2120      	movs	r1, #32
 8004d14:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2284      	movs	r2, #132	@ 0x84
 8004d26:	2100      	movs	r1, #0
 8004d28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d2a:	2300      	movs	r3, #0
}
 8004d2c:	0018      	movs	r0, r3
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	b010      	add	sp, #64	@ 0x40
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	01ffffff 	.word	0x01ffffff
 8004d38:	fffffedf 	.word	0xfffffedf

08004d3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b084      	sub	sp, #16
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	603b      	str	r3, [r7, #0]
 8004d48:	1dfb      	adds	r3, r7, #7
 8004d4a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d4c:	e051      	b.n	8004df2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d4e:	69bb      	ldr	r3, [r7, #24]
 8004d50:	3301      	adds	r3, #1
 8004d52:	d04e      	beq.n	8004df2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d54:	f7fc fa1e 	bl	8001194 <HAL_GetTick>
 8004d58:	0002      	movs	r2, r0
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	69ba      	ldr	r2, [r7, #24]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d302      	bcc.n	8004d6a <UART_WaitOnFlagUntilTimeout+0x2e>
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d101      	bne.n	8004d6e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e051      	b.n	8004e12 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2204      	movs	r2, #4
 8004d76:	4013      	ands	r3, r2
 8004d78:	d03b      	beq.n	8004df2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	2b80      	cmp	r3, #128	@ 0x80
 8004d7e:	d038      	beq.n	8004df2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	2b40      	cmp	r3, #64	@ 0x40
 8004d84:	d035      	beq.n	8004df2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	69db      	ldr	r3, [r3, #28]
 8004d8c:	2208      	movs	r2, #8
 8004d8e:	4013      	ands	r3, r2
 8004d90:	2b08      	cmp	r3, #8
 8004d92:	d111      	bne.n	8004db8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2208      	movs	r2, #8
 8004d9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	0018      	movs	r0, r3
 8004da0:	f000 f83c 	bl	8004e1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2290      	movs	r2, #144	@ 0x90
 8004da8:	2108      	movs	r1, #8
 8004daa:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2284      	movs	r2, #132	@ 0x84
 8004db0:	2100      	movs	r1, #0
 8004db2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e02c      	b.n	8004e12 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	69da      	ldr	r2, [r3, #28]
 8004dbe:	2380      	movs	r3, #128	@ 0x80
 8004dc0:	011b      	lsls	r3, r3, #4
 8004dc2:	401a      	ands	r2, r3
 8004dc4:	2380      	movs	r3, #128	@ 0x80
 8004dc6:	011b      	lsls	r3, r3, #4
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d112      	bne.n	8004df2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2280      	movs	r2, #128	@ 0x80
 8004dd2:	0112      	lsls	r2, r2, #4
 8004dd4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	0018      	movs	r0, r3
 8004dda:	f000 f81f 	bl	8004e1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2290      	movs	r2, #144	@ 0x90
 8004de2:	2120      	movs	r1, #32
 8004de4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2284      	movs	r2, #132	@ 0x84
 8004dea:	2100      	movs	r1, #0
 8004dec:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e00f      	b.n	8004e12 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	69db      	ldr	r3, [r3, #28]
 8004df8:	68ba      	ldr	r2, [r7, #8]
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	68ba      	ldr	r2, [r7, #8]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	425a      	negs	r2, r3
 8004e02:	4153      	adcs	r3, r2
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	001a      	movs	r2, r3
 8004e08:	1dfb      	adds	r3, r7, #7
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d09e      	beq.n	8004d4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	0018      	movs	r0, r3
 8004e14:	46bd      	mov	sp, r7
 8004e16:	b004      	add	sp, #16
 8004e18:	bd80      	pop	{r7, pc}
	...

08004e1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b08e      	sub	sp, #56	@ 0x38
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e24:	f3ef 8310 	mrs	r3, PRIMASK
 8004e28:	617b      	str	r3, [r7, #20]
  return(result);
 8004e2a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004e2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e2e:	2301      	movs	r3, #1
 8004e30:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	f383 8810 	msr	PRIMASK, r3
}
 8004e38:	46c0      	nop			@ (mov r8, r8)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4926      	ldr	r1, [pc, #152]	@ (8004ee0 <UART_EndRxTransfer+0xc4>)
 8004e46:	400a      	ands	r2, r1
 8004e48:	601a      	str	r2, [r3, #0]
 8004e4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e4c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	f383 8810 	msr	PRIMASK, r3
}
 8004e54:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e56:	f3ef 8310 	mrs	r3, PRIMASK
 8004e5a:	623b      	str	r3, [r7, #32]
  return(result);
 8004e5c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e5e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e60:	2301      	movs	r3, #1
 8004e62:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e66:	f383 8810 	msr	PRIMASK, r3
}
 8004e6a:	46c0      	nop			@ (mov r8, r8)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689a      	ldr	r2, [r3, #8]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	491b      	ldr	r1, [pc, #108]	@ (8004ee4 <UART_EndRxTransfer+0xc8>)
 8004e78:	400a      	ands	r2, r1
 8004e7a:	609a      	str	r2, [r3, #8]
 8004e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e82:	f383 8810 	msr	PRIMASK, r3
}
 8004e86:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d118      	bne.n	8004ec2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e90:	f3ef 8310 	mrs	r3, PRIMASK
 8004e94:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e96:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f383 8810 	msr	PRIMASK, r3
}
 8004ea4:	46c0      	nop			@ (mov r8, r8)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2110      	movs	r1, #16
 8004eb2:	438a      	bics	r2, r1
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004eb8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	f383 8810 	msr	PRIMASK, r3
}
 8004ec0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	228c      	movs	r2, #140	@ 0x8c
 8004ec6:	2120      	movs	r1, #32
 8004ec8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004ed6:	46c0      	nop			@ (mov r8, r8)
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	b00e      	add	sp, #56	@ 0x38
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	46c0      	nop			@ (mov r8, r8)
 8004ee0:	fffffedf 	.word	0xfffffedf
 8004ee4:	effffffe 	.word	0xeffffffe

08004ee8 <memset>:
 8004ee8:	0003      	movs	r3, r0
 8004eea:	1882      	adds	r2, r0, r2
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d100      	bne.n	8004ef2 <memset+0xa>
 8004ef0:	4770      	bx	lr
 8004ef2:	7019      	strb	r1, [r3, #0]
 8004ef4:	3301      	adds	r3, #1
 8004ef6:	e7f9      	b.n	8004eec <memset+0x4>

08004ef8 <__libc_init_array>:
 8004ef8:	b570      	push	{r4, r5, r6, lr}
 8004efa:	2600      	movs	r6, #0
 8004efc:	4c0c      	ldr	r4, [pc, #48]	@ (8004f30 <__libc_init_array+0x38>)
 8004efe:	4d0d      	ldr	r5, [pc, #52]	@ (8004f34 <__libc_init_array+0x3c>)
 8004f00:	1b64      	subs	r4, r4, r5
 8004f02:	10a4      	asrs	r4, r4, #2
 8004f04:	42a6      	cmp	r6, r4
 8004f06:	d109      	bne.n	8004f1c <__libc_init_array+0x24>
 8004f08:	2600      	movs	r6, #0
 8004f0a:	f000 f819 	bl	8004f40 <_init>
 8004f0e:	4c0a      	ldr	r4, [pc, #40]	@ (8004f38 <__libc_init_array+0x40>)
 8004f10:	4d0a      	ldr	r5, [pc, #40]	@ (8004f3c <__libc_init_array+0x44>)
 8004f12:	1b64      	subs	r4, r4, r5
 8004f14:	10a4      	asrs	r4, r4, #2
 8004f16:	42a6      	cmp	r6, r4
 8004f18:	d105      	bne.n	8004f26 <__libc_init_array+0x2e>
 8004f1a:	bd70      	pop	{r4, r5, r6, pc}
 8004f1c:	00b3      	lsls	r3, r6, #2
 8004f1e:	58eb      	ldr	r3, [r5, r3]
 8004f20:	4798      	blx	r3
 8004f22:	3601      	adds	r6, #1
 8004f24:	e7ee      	b.n	8004f04 <__libc_init_array+0xc>
 8004f26:	00b3      	lsls	r3, r6, #2
 8004f28:	58eb      	ldr	r3, [r5, r3]
 8004f2a:	4798      	blx	r3
 8004f2c:	3601      	adds	r6, #1
 8004f2e:	e7f2      	b.n	8004f16 <__libc_init_array+0x1e>
 8004f30:	08005330 	.word	0x08005330
 8004f34:	08005330 	.word	0x08005330
 8004f38:	08005334 	.word	0x08005334
 8004f3c:	08005330 	.word	0x08005330

08004f40 <_init>:
 8004f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f42:	46c0      	nop			@ (mov r8, r8)
 8004f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f46:	bc08      	pop	{r3}
 8004f48:	469e      	mov	lr, r3
 8004f4a:	4770      	bx	lr

08004f4c <_fini>:
 8004f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f4e:	46c0      	nop			@ (mov r8, r8)
 8004f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f52:	bc08      	pop	{r3}
 8004f54:	469e      	mov	lr, r3
 8004f56:	4770      	bx	lr
