set rtl_verilog_files {
    clk_div.sv
}

set rtl_vhdl_files {
}

set tb_verilog_files {
	tb_clk_div.sv
	tb_top.sv
}

set tb_vhdl_files {
}