#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Thu Dec 28 13:54:37 2023
# Process ID: 15174
# Current directory: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/benes_ip_maker'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xcu280-fsvh2892-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_novel_axi_0_0/design_1_novel_axi_0_0.dcp' for cell 'design_1_i/novel_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0.dcp' for cell 'design_1_i/util_ds_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0.dcp' for cell 'design_1_i/xdma_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3266.910 ; gain = 0.000 ; free physical = 25517 ; free virtual = 49317
INFO: [Netlist 29-17] Analyzing 2820 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4c_ip_gt.xdc] for cell 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4c_ip_gt.xdc] for cell 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc] for cell 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst'
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:232]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:263]
INFO: [Timing 38-2] Deriving generated clocks [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:263]
set_switching_activity: Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 5538.902 ; gain = 1834.996 ; free physical = 24516 ; free virtual = 48317
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc] for cell 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_board.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_board.xdc] for cell 'design_1_i/xdma_0/inst'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/source/design_1_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/source/design_1_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'design_1_i/xdma_0/inst'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0_board.xdc] for cell 'design_1_i/util_ds_buf/U0'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0_board.xdc] for cell 'design_1_i/util_ds_buf/U0'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0.xdc] for cell 'design_1_i/util_ds_buf/U0'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0.xdc] for cell 'design_1_i/util_ds_buf/U0'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/design_1_xdma_0_0_pcie4c_ip_board.xdc] for cell 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/design_1_xdma_0_0_pcie4c_ip_board.xdc] for cell 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie4c_ip_late.xdc] for cell 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst'
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie4c_ip_late.xdc:63]
INFO: [Timing 38-2] Deriving generated clocks [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie4c_ip_late.xdc:63]
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie4c_ip_late.xdc] for cell 'design_1_i/xdma_0/inst/pcie4c_ip_i/inst'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5538.902 ; gain = 0.000 ; free physical = 24844 ; free virtual = 48645
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 887 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 742 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 42 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances

18 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:02 . Memory (MB): peak = 5538.902 ; gain = 3174.664 ; free physical = 24843 ; free virtual = 48644
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 5538.902 ; gain = 0.000 ; free physical = 24839 ; free virtual = 48640

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: c5fe0f04

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5538.902 ; gain = 0.000 ; free physical = 24711 ; free virtual = 48512

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 118 inverter(s) to 27097 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b551b0ee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5538.902 ; gain = 0.000 ; free physical = 24690 ; free virtual = 48492
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 1979 cells
INFO: [Opt 31-1021] In phase Retarget, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
Phase 2 Constant propagation | Checksum: 12d5708cc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5538.902 ; gain = 0.000 ; free physical = 24691 ; free virtual = 48493
INFO: [Opt 31-389] Phase Constant propagation created 2644 cells and removed 3790 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: a6ca9250

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5538.902 ; gain = 0.000 ; free physical = 24670 ; free virtual = 48471
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 16567 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: a6ca9250

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 5538.902 ; gain = 0.000 ; free physical = 24667 ; free virtual = 48468
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a6ca9250

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5538.902 ; gain = 0.000 ; free physical = 24667 ; free virtual = 48468
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a6ca9250

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 5538.902 ; gain = 0.000 ; free physical = 24667 ; free virtual = 48468
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |            1979  |                                             26  |
|  Constant propagation         |            2644  |            3790  |                                             20  |
|  Sweep                        |               0  |           16567  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5538.902 ; gain = 0.000 ; free physical = 24674 ; free virtual = 48476
Ending Logic Optimization Task | Checksum: 209ce6912

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 5538.902 ; gain = 0.000 ; free physical = 24675 ; free virtual = 48476

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 124 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 194 Total Ports: 248
Ending PowerOpt Patch Enables Task | Checksum: d22042b2

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.59 . Memory (MB): peak = 6148.363 ; gain = 0.000 ; free physical = 24673 ; free virtual = 48395
Ending Power Optimization Task | Checksum: d22042b2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 6148.363 ; gain = 609.461 ; free physical = 24772 ; free virtual = 48494

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d22042b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6148.363 ; gain = 0.000 ; free physical = 24804 ; free virtual = 48526

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 6148.363 ; gain = 0.000 ; free physical = 24779 ; free virtual = 48501
Ending Netlist Obfuscation Task | Checksum: eb20caf1

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 6148.363 ; gain = 0.000 ; free physical = 24778 ; free virtual = 48500
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6148.363 ; gain = 609.461 ; free physical = 24777 ; free virtual = 48499
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6148.363 ; gain = 0.000 ; free physical = 23939 ; free virtual = 47668
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 6148.363 ; gain = 0.000 ; free physical = 22666 ; free virtual = 46516
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-113] Running place_design in ultrathreads mode using maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6148.363 ; gain = 0.000 ; free physical = 21869 ; free virtual = 45718
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cde084f9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6148.363 ; gain = 0.000 ; free physical = 21868 ; free virtual = 45717
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6148.363 ; gain = 0.000 ; free physical = 21869 ; free virtual = 45718

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 135dc8686

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6148.363 ; gain = 0.000 ; free physical = 21389 ; free virtual = 45239

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a0426dd2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 6266.824 ; gain = 118.461 ; free physical = 20992 ; free virtual = 44841

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a0426dd2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 6266.824 ; gain = 118.461 ; free physical = 20988 ; free virtual = 44838
Phase 1 Placer Initialization | Checksum: 1a0426dd2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 6266.824 ; gain = 118.461 ; free physical = 20956 ; free virtual = 44805

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 17a164e0e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 6266.824 ; gain = 118.461 ; free physical = 20786 ; free virtual = 44636

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 22eda405d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 6266.824 ; gain = 118.461 ; free physical = 20750 ; free virtual = 44600

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 22eda405d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 6511.160 ; gain = 362.797 ; free physical = 20649 ; free virtual = 44499

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 225260075

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 6511.160 ; gain = 362.797 ; free physical = 20692 ; free virtual = 44542

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 225260075

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 6511.160 ; gain = 362.797 ; free physical = 20692 ; free virtual = 44542
Phase 2.1.1 Partition Driven Placement | Checksum: 225260075

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 6511.160 ; gain = 362.797 ; free physical = 20746 ; free virtual = 44595
Phase 2.1 Floorplanning | Checksum: 225260075

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 6511.160 ; gain = 362.797 ; free physical = 20743 ; free virtual = 44592

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 225260075

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 6511.160 ; gain = 362.797 ; free physical = 20742 ; free virtual = 44592

Phase 2.3 Global Placement Core
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 14 LUTNM shape to break, 2499 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 10, two critical 4, total 14, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1136 nets or cells. Created 14 new cells, deleted 1122 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 168 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 139 nets.  Re-placed 1003 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 139 nets or cells. Created 74 new cells, deleted 79 existing cells and moved 1003 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.68 . Memory (MB): peak = 7605.023 ; gain = 0.000 ; free physical = 20670 ; free virtual = 44520
INFO: [Physopt 32-1132] Very high fanout net 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7605.023 ; gain = 0.000 ; free physical = 20675 ; free virtual = 44525

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           14  |           1122  |                  1136  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |           74  |             79  |                   139  |           0  |           1  |  00:00:14  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           88  |           1201  |                  1275  |           0  |           9  |  00:00:15  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 13122a2b6

Time (s): cpu = 00:03:24 ; elapsed = 00:01:55 . Memory (MB): peak = 7605.023 ; gain = 1456.660 ; free physical = 20674 ; free virtual = 44523
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 2.3 Global Placement Core | Checksum: 124e3e0ab

Time (s): cpu = 00:03:31 ; elapsed = 00:01:59 . Memory (MB): peak = 7620.008 ; gain = 1471.645 ; free physical = 20559 ; free virtual = 44409
Phase 2 Global Placement | Checksum: 124e3e0ab

Time (s): cpu = 00:03:31 ; elapsed = 00:02:00 . Memory (MB): peak = 7620.008 ; gain = 1471.645 ; free physical = 20693 ; free virtual = 44543

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 44cbfc46

Time (s): cpu = 00:03:37 ; elapsed = 00:02:03 . Memory (MB): peak = 7620.008 ; gain = 1471.645 ; free physical = 20689 ; free virtual = 44539

Phase 3.2 Commit Most Macros & LUTRAMs
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 3ef9e6a5

Time (s): cpu = 00:03:44 ; elapsed = 00:02:06 . Memory (MB): peak = 7620.008 ; gain = 1471.645 ; free physical = 20645 ; free virtual = 44495

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10a47a0cd

Time (s): cpu = 00:03:46 ; elapsed = 00:02:08 . Memory (MB): peak = 7620.008 ; gain = 1471.645 ; free physical = 20679 ; free virtual = 44529

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 10a47a0cd

Time (s): cpu = 00:03:47 ; elapsed = 00:02:09 . Memory (MB): peak = 7620.008 ; gain = 1471.645 ; free physical = 20677 ; free virtual = 44527

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: c182e175

Time (s): cpu = 00:03:53 ; elapsed = 00:02:11 . Memory (MB): peak = 7620.008 ; gain = 1471.645 ; free physical = 20671 ; free virtual = 44520

Phase 3.6 Small Shape DP

Phase 3.6.1 splitSLRCrossingNets
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 3.6.1 splitSLRCrossingNets | Checksum: b2477ab4

Time (s): cpu = 00:03:55 ; elapsed = 00:02:12 . Memory (MB): peak = 7620.008 ; gain = 1471.645 ; free physical = 20669 ; free virtual = 44519
Phase 3.6 Small Shape DP | Checksum: 19c85617c

Time (s): cpu = 00:04:28 ; elapsed = 00:02:35 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 20999 ; free virtual = 44854

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12cb1eb52

Time (s): cpu = 00:04:31 ; elapsed = 00:02:37 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 20940 ; free virtual = 44794
Phase 3 Detail Placement | Checksum: 12cb1eb52

Time (s): cpu = 00:04:32 ; elapsed = 00:02:38 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 20950 ; free virtual = 44804

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e7ee723f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.009 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18229ff45

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 21023 ; free virtual = 44911
INFO: [Place 46-35] Processed net design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n, inserted BUFG to drive 1257 loads.
INFO: [Place 46-35] Processed net design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0, inserted BUFG to drive 1084 loads.
INFO: [Place 46-32] Processed net design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-35] Processed net design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r, inserted BUFG to drive 1063 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg_replica
INFO: [Place 46-34] Processed net design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 5 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 1, Skipped due to Illegal Netlist: 1.
Ending Physical Synthesis Task | Checksum: 1b99d8f54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 21045 ; free virtual = 44896
Phase 4.1.1.1 BUFG Insertion | Checksum: 206800d55

Time (s): cpu = 00:05:05 ; elapsed = 00:02:51 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 21074 ; free virtual = 44926

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 206800d55

Time (s): cpu = 00:05:06 ; elapsed = 00:02:51 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 21074 ; free virtual = 44926
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.226. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.226. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 18755cb54

Time (s): cpu = 00:05:29 ; elapsed = 00:03:14 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 21002 ; free virtual = 44854

Time (s): cpu = 00:05:29 ; elapsed = 00:03:14 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 21006 ; free virtual = 44858
Phase 4.1 Post Commit Optimization | Checksum: 18755cb54

Time (s): cpu = 00:05:29 ; elapsed = 00:03:15 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 20941 ; free virtual = 44850
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 17448 ; free virtual = 41365

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bfbacbb0

Time (s): cpu = 00:05:37 ; elapsed = 00:03:23 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 17616 ; free virtual = 41534

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                8x8|                4x4|
|___________|___________________|___________________|___________________|
|      South|                4x4|                8x8|                8x8|
|___________|___________________|___________________|___________________|
|       East|                2x2|                2x2|                8x8|
|___________|___________________|___________________|___________________|
|       West|                2x2|                2x2|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bfbacbb0

Time (s): cpu = 00:05:38 ; elapsed = 00:03:23 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 17349 ; free virtual = 41268
Phase 4.3 Placer Reporting | Checksum: 1bfbacbb0

Time (s): cpu = 00:05:39 ; elapsed = 00:03:24 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 17041 ; free virtual = 40959

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 17023 ; free virtual = 40941

Time (s): cpu = 00:05:39 ; elapsed = 00:03:24 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 17023 ; free virtual = 40941
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a8bab8c8

Time (s): cpu = 00:05:39 ; elapsed = 00:03:25 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 16408 ; free virtual = 40327
Ending Placer Task | Checksum: 14812cbd0

Time (s): cpu = 00:05:39 ; elapsed = 00:03:25 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 16226 ; free virtual = 40145
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:44 ; elapsed = 00:03:27 . Memory (MB): peak = 7660.027 ; gain = 1511.664 ; free physical = 16793 ; free virtual = 40711
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 14974 ; free virtual = 39076
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 12419 ; free virtual = 36390
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.30 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 12357 ; free virtual = 36329
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.48 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 11481 ; free virtual = 35467
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 10819 ; free virtual = 34869
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 10414 ; free virtual = 34640
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 9994 ; free virtual = 34090
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 639791d9 ConstDB: 0 ShapeSum: ac16399b RouteDB: 3865005c

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 9274 ; free virtual = 33445
Phase 1 Build RT Design | Checksum: 38a4b07a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 6890 ; free virtual = 31062
Post Restoration Checksum: NetGraph: 9603caec NumContArr: ccf77f49 Constraints: c6a51ffa Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 229a06a2f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 6231 ; free virtual = 30403

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 229a06a2f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 6204 ; free virtual = 30375

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1c7dca06e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 6167 ; free virtual = 30272

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24fc3c471

Time (s): cpu = 00:01:06 ; elapsed = 00:00:26 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 6007 ; free virtual = 30203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.245  | TNS=0.000  | WHS=-0.480 | THS=-726.304|

Phase 2 Router Initialization | Checksum: 2cdb1900f

Time (s): cpu = 00:01:39 ; elapsed = 00:00:36 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 18832 ; free virtual = 43013

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 118948
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 93699
  Number of Partially Routed Nets     = 25249
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2cdb1900f

Time (s): cpu = 00:01:43 ; elapsed = 00:00:38 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 18788 ; free virtual = 42969
Phase 3 Initial Routing | Checksum: 26df76656

Time (s): cpu = 00:02:10 ; elapsed = 00:00:51 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 18798 ; free virtual = 43026

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.11|     8x8|      0.23|     8x8|      0.27|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.20|   32x32|      0.50|     8x8|      0.23|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.11|     4x4|      0.12|   32x32|      0.58|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.14|     4x4|      0.17|   32x32|      0.44|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X139Y48->INT_X146Y111 (CLEM_X139Y48->CLEL_R_X146Y111)
	INT_X135Y96->INT_X147Y111 (CLEM_X135Y96->GTY_R_X147Y60)
	INT_X135Y95->INT_X147Y110 (CLEM_X135Y95->GTY_R_X147Y60)
	INT_X135Y94->INT_X147Y109 (CLEM_X135Y94->GTY_R_X147Y60)
	INT_X135Y93->INT_X147Y108 (CLEM_X135Y93->GTY_R_X147Y60)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X128Y8->INT_X143Y55 (CLEM_X128Y8->CLEL_R_X143Y55)
	INT_X128Y32->INT_X143Y47 (CLEM_X128Y32->CLEL_R_X143Y47)
	INT_X128Y16->INT_X143Y31 (CLEM_X128Y16->CLEL_R_X143Y31)
	INT_X128Y31->INT_X143Y46 (CLEM_X128Y31->CLEL_R_X143Y46)
	INT_X128Y15->INT_X143Y30 (CLEM_X128Y15->CLEL_R_X143Y30)
WEST
	INT_X130Y7->INT_X145Y62 (CLEM_X130Y7->DSP_X145Y60)
	INT_X128Y19->INT_X143Y34 (CLEM_X128Y19->CLEL_R_X143Y34)
	INT_X129Y16->INT_X144Y31 (CLEL_L_X129Y16->CLEL_R_X144Y31)
	INT_X129Y15->INT_X144Y30 (CLEL_L_X129Y15->CLEL_R_X144Y30)
	INT_X129Y22->INT_X144Y37 (CLEL_L_X129Y22->CLEL_R_X144Y37)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.
INFO: [Route 35-580] Design has 32 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[21]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[6]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[12]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[17]/D|
| design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[7]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 40629
 Number of Nodes with overlaps = 5079
 Number of Nodes with overlaps = 1036
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.039  | TNS=0.000  | WHS=-0.032 | THS=-1.425 |

Phase 4.1 Global Iteration 0 | Checksum: 1993ad011

Time (s): cpu = 00:06:34 ; elapsed = 00:02:37 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 18299 ; free virtual = 42418

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.039  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24aeb9d74

Time (s): cpu = 00:06:51 ; elapsed = 00:02:48 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 18289 ; free virtual = 42407
Phase 4 Rip-up And Reroute | Checksum: 24aeb9d74

Time (s): cpu = 00:06:51 ; elapsed = 00:02:49 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 18270 ; free virtual = 42388

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 28793c0ef

Time (s): cpu = 00:07:07 ; elapsed = 00:02:54 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 18091 ; free virtual = 42209
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.039  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 28793c0ef

Time (s): cpu = 00:07:07 ; elapsed = 00:02:54 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 18102 ; free virtual = 42220

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 28793c0ef

Time (s): cpu = 00:07:07 ; elapsed = 00:02:54 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 18101 ; free virtual = 42220
Phase 5 Delay and Skew Optimization | Checksum: 28793c0ef

Time (s): cpu = 00:07:08 ; elapsed = 00:02:55 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 18097 ; free virtual = 42216

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28f90a4a7

Time (s): cpu = 00:07:18 ; elapsed = 00:02:58 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 18916 ; free virtual = 43035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.039  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2d7ca5a05

Time (s): cpu = 00:07:19 ; elapsed = 00:02:59 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 18984 ; free virtual = 43102
Phase 6 Post Hold Fix | Checksum: 2d7ca5a05

Time (s): cpu = 00:07:19 ; elapsed = 00:02:59 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 19140 ; free virtual = 43258

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.14883 %
  Global Horizontal Routing Utilization  = 2.14477 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2dca8f989

Time (s): cpu = 00:07:22 ; elapsed = 00:03:00 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 19708 ; free virtual = 43826

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2dca8f989

Time (s): cpu = 00:07:22 ; elapsed = 00:03:00 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 19696 ; free virtual = 43815

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y8/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y9/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y10/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y11/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y12/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y13/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y14/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y15/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y2/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y2/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y3/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y3/COM2_REFCLKOUT3
Phase 9 Depositing Routes | Checksum: 2dca8f989

Time (s): cpu = 00:07:27 ; elapsed = 00:03:04 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 19699 ; free virtual = 43818
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.34|     8x8|      0.67|     8x8|      0.80|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.61|   32x32|      1.49|     8x8|      0.69|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.34|     2x2|      0.37|   32x32|      1.75|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.41|     4x4|      0.50|   32x32|      1.32|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.039  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2dca8f989

Time (s): cpu = 00:07:28 ; elapsed = 00:03:04 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 19713 ; free virtual = 43832
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:28 ; elapsed = 00:03:04 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 20025 ; free virtual = 44143

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:41 ; elapsed = 00:03:08 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 20025 ; free virtual = 44143
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 19763 ; free virtual = 44115
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 7660.027 ; gain = 0.000 ; free physical = 19906 ; free virtual = 44084
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 7676.035 ; gain = 16.008 ; free physical = 19755 ; free virtual = 43933
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 7676.035 ; gain = 0.000 ; free physical = 19746 ; free virtual = 43925
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
150 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 7676.035 ; gain = 0.000 ; free physical = 19514 ; free virtual = 43712
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7676.035 ; gain = 0.000 ; free physical = 19353 ; free virtual = 43564
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Dec 28 14:04:43 2023...
