Warning: Design 'TOP_FMUL' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : TOP_FMUL
Version: Q-2019.12-SP5-5
Date   : Mon May 27 19:29:45 2024
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /data3/Class/SID/2024_1/2024_1_sid35/lib/SAED32_EDK/saed32rvt_ff1p16v125c.db)

Number of ports:                           99
Number of nets:                          2100
Number of cells:                         1784
Number of combinational cells:           1681
Number of sequential cells:               101
Number of macros/black boxes:               0
Number of buf/inv:                        235
Number of references:                      52

Combinational area:               5379.720110
Buf/Inv area:                      438.398402
Noncombinational area:             686.188816
Macro/Black Box area:                0.000000
Net Interconnect area:            1219.047784

Total cell area:                  6065.908926
Total area:                       7284.956711

Information: This design contains black box (unknown) components. (RPT-8)
1
