#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\va_math.vpi";
S_000002caf6984bc0 .scope module, "mux" "mux" 2 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_a";
    .port_info 1 /INPUT 1 "clk_b";
    .port_info 2 /INPUT 1 "arstn";
    .port_info 3 /INPUT 1 "brstn";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /INPUT 1 "data_en";
    .port_info 6 /OUTPUT 4 "dataout";
o000002caf6993588 .functor BUFZ 1, C4<z>; HiZ drive
v000002caf69ecfe0_0 .net "arstn", 0 0, o000002caf6993588;  0 drivers
o000002caf69930d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002caf69eb140_0 .net "brstn", 0 0, o000002caf69930d8;  0 drivers
o000002caf69934f8 .functor BUFZ 1, C4<z>; HiZ drive
v000002caf69ecea0_0 .net "clk_a", 0 0, o000002caf69934f8;  0 drivers
o000002caf6992fe8 .functor BUFZ 1, C4<z>; HiZ drive
v000002caf69ec180_0 .net "clk_b", 0 0, o000002caf6992fe8;  0 drivers
o000002caf6993948 .functor BUFZ 1, C4<z>; HiZ drive
v000002caf69eb1e0_0 .net "data_en", 0 0, o000002caf6993948;  0 drivers
v000002caf69eb500_0 .net "data_en_a", 0 0, L_000002caf697d8b0;  1 drivers
v000002caf69ec400_0 .net "data_en_b", 0 0, L_000002caf697dbc0;  1 drivers
o000002caf69932e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002caf69ecc20_0 .net "data_in", 3 0, o000002caf69932e8;  0 drivers
v000002caf69eb320_0 .net "data_in_gray", 3 0, L_000002caf697d7d0;  1 drivers
v000002caf6983b60_1 .array/port v000002caf6983b60, 1;
v000002caf69ec040_0 .net "data_out_gray", 3 0, v000002caf6983b60_1;  1 drivers
v000002caf69eb280_0 .net "dataout", 3 0, L_000002caf69ec0e0;  1 drivers
o000002caf6993528 .functor BUFZ 1, C4<z>; HiZ drive
v000002caf69eb3c0_0 .net "en", 0 0, o000002caf6993528;  0 drivers
S_000002caf698a0e0 .scope module, "a_sync_b" "sync" 2 48, 2 93 0, S_000002caf6984bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "data_in";
    .port_info 4 /OUTPUT 4 "data_out";
P_000002caf69373e0 .param/l "SYNC_STAGE" 0 2 95, +C4<00000000000000000000000000000010>;
P_000002caf6937418 .param/l "WIDTH" 0 2 94, +C4<00000000000000000000000000000100>;
v000002caf6983a20_0 .net "clk", 0 0, o000002caf6992fe8;  alias, 0 drivers
v000002caf6983ac0_0 .net "data_in", 3 0, L_000002caf697d7d0;  alias, 1 drivers
v000002caf6983980_0 .net "data_out", 3 0, v000002caf6983b60_1;  alias, 1 drivers
v000002caf6983840_0 .net "en", 0 0, L_000002caf697dbc0;  alias, 1 drivers
v000002caf6983f20_0 .var/i "i", 31 0;
v000002caf6983700_0 .net "rstn", 0 0, o000002caf69930d8;  alias, 0 drivers
v000002caf6983b60 .array "sync_reg", 1 0, 3 0;
E_000002caf6982910/0 .event negedge, v000002caf6983700_0;
E_000002caf6982910/1 .event posedge, v000002caf6983a20_0;
E_000002caf6982910 .event/or E_000002caf6982910/0, E_000002caf6982910/1;
S_000002caf698a270 .scope module, "bin2gray_in" "bin2gray" 2 40, 2 66 0, S_000002caf6984bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "bin_code";
    .port_info 1 /OUTPUT 4 "gray_code";
P_000002caf69824d0 .param/l "WIDTH" 0 2 67, +C4<00000000000000000000000000000100>;
L_000002caf697d7d0 .functor XOR 4, o000002caf69932e8, L_000002caf69ec860, C4<0000>, C4<0000>;
v000002caf6983ca0_0 .net *"_ivl_0", 3 0, L_000002caf69ec860;  1 drivers
v000002caf6984100_0 .net *"_ivl_2", 2 0, L_000002caf69eb460;  1 drivers
L_000002caf69ee528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002caf6983340_0 .net *"_ivl_4", 0 0, L_000002caf69ee528;  1 drivers
v000002caf6983e80_0 .net "bin_code", 3 0, o000002caf69932e8;  alias, 0 drivers
v000002caf69837a0_0 .net "gray_code", 3 0, L_000002caf697d7d0;  alias, 1 drivers
L_000002caf69eb460 .part o000002caf69932e8, 1, 3;
L_000002caf69ec860 .concat [ 3 1 0 0], L_000002caf69eb460, L_000002caf69ee528;
S_000002caf698a400 .scope module, "en_a_sync_b" "sync" 2 30, 2 93 0, S_000002caf6984bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
P_000002caf69ea330 .param/l "SYNC_STAGE" 0 2 95, +C4<00000000000000000000000000000001>;
P_000002caf69ea368 .param/l "WIDTH" 0 2 94, +C4<00000000000000000000000000000001>;
v000002caf69ec5e0_0 .array/port v000002caf69ec5e0, 0;
L_000002caf697dbc0 .functor BUFZ 1, v000002caf69ec5e0_0, C4<0>, C4<0>, C4<0>;
v000002caf6983d40_0 .net "clk", 0 0, o000002caf6992fe8;  alias, 0 drivers
v000002caf69833e0_0 .net "data_in", 0 0, L_000002caf697d8b0;  alias, 1 drivers
v000002caf6983de0_0 .net "data_out", 0 0, L_000002caf697dbc0;  alias, 1 drivers
v000002caf6983480_0 .net "en", 0 0, L_000002caf697d8b0;  alias, 1 drivers
v000002caf69835c0_0 .var/i "i", 31 0;
v000002caf6983520_0 .net "rstn", 0 0, o000002caf69930d8;  alias, 0 drivers
v000002caf69ec5e0 .array "sync_reg", 0 0, 0 0;
S_000002caf6987040 .scope module, "en_sync_a" "sync" 2 19, 2 93 0, S_000002caf6984bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
P_000002caf69ea7b0 .param/l "SYNC_STAGE" 0 2 95, +C4<00000000000000000000000000000001>;
P_000002caf69ea7e8 .param/l "WIDTH" 0 2 94, +C4<00000000000000000000000000000001>;
v000002caf69ec4a0_0 .array/port v000002caf69ec4a0, 0;
L_000002caf697d8b0 .functor BUFZ 1, v000002caf69ec4a0_0, C4<0>, C4<0>, C4<0>;
v000002caf69ec9a0_0 .net "clk", 0 0, o000002caf69934f8;  alias, 0 drivers
v000002caf69eca40_0 .net "data_in", 0 0, o000002caf6993528;  alias, 0 drivers
v000002caf69ecb80_0 .net "data_out", 0 0, L_000002caf697d8b0;  alias, 1 drivers
v000002caf69eb640_0 .net "en", 0 0, o000002caf6993528;  alias, 0 drivers
v000002caf69ece00_0 .var/i "i", 31 0;
v000002caf69ecf40_0 .net "rstn", 0 0, o000002caf6993588;  alias, 0 drivers
v000002caf69ec4a0 .array "sync_reg", 0 0, 0 0;
E_000002caf6982510/0 .event negedge, v000002caf69ecf40_0;
E_000002caf6982510/1 .event posedge, v000002caf69ec9a0_0;
E_000002caf6982510 .event/or E_000002caf6982510/0, E_000002caf6982510/1;
S_000002caf69871d0 .scope module, "gray2bin_out" "gray2bin" 2 58, 2 75 0, S_000002caf6984bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "gray_code";
    .port_info 1 /OUTPUT 4 "bin_code";
P_000002caf6982310 .param/l "WIDTH" 0 2 76, +C4<00000000000000000000000000000100>;
v000002caf69ec2c0_0 .net *"_ivl_16", 0 0, L_000002caf69ebbe0;  1 drivers
v000002caf69ec360_0 .net "bin_code", 3 0, L_000002caf69ec0e0;  alias, 1 drivers
v000002caf69eb6e0_0 .net "gray_code", 3 0, v000002caf6983b60_1;  alias, 1 drivers
L_000002caf69ebf00 .part v000002caf6983b60_1, 0, 1;
L_000002caf69eb780 .part v000002caf6983b60_1, 1, 1;
L_000002caf69eb820 .part v000002caf6983b60_1, 1, 1;
L_000002caf69eb8c0 .part v000002caf6983b60_1, 2, 1;
L_000002caf69ebaa0 .part v000002caf6983b60_1, 2, 1;
L_000002caf69ec540 .part v000002caf6983b60_1, 3, 1;
L_000002caf69ec0e0 .concat8 [ 1 1 1 1], L_000002caf697da00, L_000002caf697da70, L_000002caf697dc30, L_000002caf69ebbe0;
L_000002caf69ebbe0 .part v000002caf6983b60_1, 3, 1;
S_000002caf6987360 .scope generate, "gray_to_bin[0]" "gray_to_bin[0]" 2 84, 2 84 0, S_000002caf69871d0;
 .timescale -9 -9;
P_000002caf69821d0 .param/l "i" 0 2 84, +C4<00>;
L_000002caf697da00 .functor XOR 1, L_000002caf69ebf00, L_000002caf69eb780, C4<0>, C4<0>;
v000002caf69eb5a0_0 .net *"_ivl_0", 0 0, L_000002caf69ebf00;  1 drivers
v000002caf69eccc0_0 .net *"_ivl_1", 0 0, L_000002caf69eb780;  1 drivers
v000002caf69ecd60_0 .net *"_ivl_2", 0 0, L_000002caf697da00;  1 drivers
S_000002caf693e940 .scope generate, "gray_to_bin[1]" "gray_to_bin[1]" 2 84, 2 84 0, S_000002caf69871d0;
 .timescale -9 -9;
P_000002caf6982790 .param/l "i" 0 2 84, +C4<01>;
L_000002caf697da70 .functor XOR 1, L_000002caf69eb820, L_000002caf69eb8c0, C4<0>, C4<0>;
v000002caf69ebd20_0 .net *"_ivl_0", 0 0, L_000002caf69eb820;  1 drivers
v000002caf69ebdc0_0 .net *"_ivl_1", 0 0, L_000002caf69eb8c0;  1 drivers
v000002caf69ebb40_0 .net *"_ivl_2", 0 0, L_000002caf697da70;  1 drivers
S_000002caf693ead0 .scope generate, "gray_to_bin[2]" "gray_to_bin[2]" 2 84, 2 84 0, S_000002caf69871d0;
 .timescale -9 -9;
P_000002caf6982250 .param/l "i" 0 2 84, +C4<010>;
L_000002caf697dc30 .functor XOR 1, L_000002caf69ebaa0, L_000002caf69ec540, C4<0>, C4<0>;
v000002caf69eb960_0 .net *"_ivl_0", 0 0, L_000002caf69ebaa0;  1 drivers
v000002caf69ecae0_0 .net *"_ivl_1", 0 0, L_000002caf69ec540;  1 drivers
v000002caf69eba00_0 .net *"_ivl_2", 0 0, L_000002caf697dc30;  1 drivers
    .scope S_000002caf6987040;
T_0 ;
    %wait E_000002caf6982510;
    %load/vec4 v000002caf69ecf40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002caf69ece00_0, 0, 32;
T_0.2 ;
    %load/vec4 v000002caf69ece00_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002caf69ece00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002caf69ec4a0, 0, 4;
    %load/vec4 v000002caf69ece00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002caf69ece00_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002caf69eb640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002caf69eca40_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002caf69ec4a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002caf69ece00_0, 0, 32;
T_0.6 ;
    %load/vec4 v000002caf69ece00_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.7, 5;
    %load/vec4 v000002caf69ece00_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000002caf69ec4a0, 4;
    %ix/getv/s 3, v000002caf69ece00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002caf69ec4a0, 0, 4;
    %load/vec4 v000002caf69ece00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002caf69ece00_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002caf698a400;
T_1 ;
    %wait E_000002caf6982910;
    %load/vec4 v000002caf6983520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002caf69835c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002caf69835c0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002caf69835c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002caf69ec5e0, 0, 4;
    %load/vec4 v000002caf69835c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002caf69835c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002caf6983480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000002caf69833e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002caf69ec5e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002caf69835c0_0, 0, 32;
T_1.6 ;
    %load/vec4 v000002caf69835c0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v000002caf69835c0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000002caf69ec5e0, 4;
    %ix/getv/s 3, v000002caf69835c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002caf69ec5e0, 0, 4;
    %load/vec4 v000002caf69835c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002caf69835c0_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002caf698a0e0;
T_2 ;
    %wait E_000002caf6982910;
    %load/vec4 v000002caf6983700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002caf6983f20_0, 0, 32;
T_2.2 ;
    %load/vec4 v000002caf6983f20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v000002caf6983f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002caf6983b60, 0, 4;
    %load/vec4 v000002caf6983f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002caf6983f20_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002caf6983840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000002caf6983ac0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002caf6983b60, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002caf6983f20_0, 0, 32;
T_2.6 ;
    %load/vec4 v000002caf6983f20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v000002caf6983f20_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000002caf6983b60, 4;
    %ix/getv/s 3, v000002caf6983f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002caf6983b60, 0, 4;
    %load/vec4 v000002caf6983f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002caf6983f20_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mux.v";
