Release 13.1 ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc"
...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/proc_sys_reset_0_wrapper.ngc"
...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dip_switches_4bit_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/simprof_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 122820 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...
