# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pipeline_atraso.gen/sources_1/ip/mult_pipe/sim/mult_pipe.vhd" \
"../../../../pipeline_atraso.srcs/sources_1/new/multiplicador.vhd" \
"../../../../pipeline_atraso.srcs/sources_1/new/multiplicador_tb.vhd" \

# Do not sort compile order
nosort
