// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "04/19/2024 04:20:37"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module BattleshipMain (
	clk,
	hSync,
	vSync,
	syncBlank,
	bSync,
	red,
	green,
	blue,
	clk25);
input 	clk;
output 	hSync;
output 	vSync;
output 	syncBlank;
output 	bSync;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;
output 	clk25;

// Design Ports Information
// hSync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vSync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// syncBlank	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bSync	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk25	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \VGA|div|cnt[15]~0_combout ;
wire \VGA|div|clk25~q ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|Add0~22 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|hs[1]~DUPLICATE_q ;
wire \VGA|controller|Add0~26 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|hs[4]~DUPLICATE_q ;
wire \VGA|controller|hSync~0_combout ;
wire \VGA|controller|hs[3]~DUPLICATE_q ;
wire \VGA|controller|hs[0]~DUPLICATE_q ;
wire \VGA|controller|LessThan0~0_combout ;
wire \VGA|controller|hSync~1_combout ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|Equal1~0_combout ;
wire \VGA|controller|Equal1~1_combout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|vs[1]~DUPLICATE_q ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|Add1~6 ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|dib|LessThan3~0_combout ;
wire \VGA|dib|verifica|LessThan28~0_combout ;
wire \VGA|controller|vSync~0_combout ;
wire \VGA|controller|vSync~1_combout ;
wire \VGA|dib|lines~0_combout ;
wire \VGA|controller|syncBlank~0_combout ;
wire \VGA|controller|bSync~combout ;
wire \VGA|dib|LessThan26~0_combout ;
wire \VGA|dib|lines~1_combout ;
wire \VGA|dib|verifica|LessThan25~0_combout ;
wire \VGA|dib|lines~2_combout ;
wire \VGA|dib|LessThan2~0_combout ;
wire \VGA|dib|lines~9_combout ;
wire \VGA|dib|lines~10_combout ;
wire \VGA|dib|LessThan3~1_combout ;
wire \VGA|dib|lines~6_combout ;
wire \VGA|dib|lines~7_combout ;
wire \VGA|dib|lines~5_combout ;
wire \VGA|dib|lines~8_combout ;
wire \VGA|dib|lines~3_combout ;
wire \VGA|dib|lines~4_combout ;
wire \VGA|dib|lines~13_combout ;
wire \VGA|dib|lines~12_combout ;
wire \VGA|dib|lines~14_combout ;
wire \VGA|dib|lines~15_combout ;
wire \VGA|dib|verifica|LessThan28~1_combout ;
wire \VGA|dib|lines~16_combout ;
wire \VGA|dib|lines~11_combout ;
wire \VGA|dib|lines~17_combout ;
wire \VGA|dib|verifica|LessThan1~0_combout ;
wire \VGA|dib|verifica|LessThan0~0_combout ;
wire \VGA|dib|verifica|pos~2_combout ;
wire \VGA|dib|verifica|LessThan22~0_combout ;
wire \VGA|dib|verifica|LessThan23~0_combout ;
wire \VGA|dib|verifica|pos[49]~0_combout ;
wire \VGA|dib|verifica|LessThan29~0_combout ;
wire \VGA|dib|verifica|LessThan29~1_combout ;
wire \VGA|dib|verifica|pos[47]~1_combout ;
wire \VGA|dib|verifica|pos~3_combout ;
wire \VGA|dib|verifica|pos~4_combout ;
wire \VGA|dib|draw_mux|Equal0~0_combout ;
wire \VGA|dib|verifica|pos~5_combout ;
wire \VGA|dib|draw_mux|Equal0~1_combout ;
wire \VGA|dib|verifica|LessThan19~0_combout ;
wire \VGA|dib|LessThan26~1_combout ;
wire \VGA|dib|verifica|pos[48]~7_combout ;
wire \VGA|dib|draw_mux|Equal0~5_combout ;
wire \VGA|dib|verifica|LessThan24~1_combout ;
wire \VGA|dib|verifica|LessThan25~2_combout ;
wire \VGA|dib|verifica|LessThan24~0_combout ;
wire \VGA|dib|verifica|LessThan25~1_combout ;
wire \VGA|dib|verifica|pos[45]~8_combout ;
wire \VGA|dib|verifica|LessThan26~0_combout ;
wire \VGA|dib|verifica|LessThan27~0_combout ;
wire \VGA|dib|verifica|pos[46]~6_combout ;
wire \VGA|dib|draw_mux|Equal0~4_combout ;
wire \VGA|dib|draw_mux|Equal0~6_combout ;
wire \VGA|dib|draw_mux|Equal0~3_combout ;
wire \VGA|dib|draw_mux|Equal0~7_combout ;
wire \VGA|dib|draw_mux|Equal0~2_combout ;
wire \VGA|dib|draw_mux|Equal1~0_combout ;
wire \VGA|dib|draw_mux|Equal0~8_combout ;
wire [9:0] \VGA|controller|hs ;
wire [9:0] \VGA|controller|vs ;
wire [15:0] \VGA|div|cnt ;


// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hSync~output (
	.i(\VGA|controller|hSync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hSync),
	.obar());
// synopsys translate_off
defparam \hSync~output .bus_hold = "false";
defparam \hSync~output .open_drain_output = "false";
defparam \hSync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vSync~output (
	.i(\VGA|controller|vSync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vSync),
	.obar());
// synopsys translate_off
defparam \vSync~output .bus_hold = "false";
defparam \vSync~output .open_drain_output = "false";
defparam \vSync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \syncBlank~output (
	.i(\VGA|controller|syncBlank~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(syncBlank),
	.obar());
// synopsys translate_off
defparam \syncBlank~output .bus_hold = "false";
defparam \syncBlank~output .open_drain_output = "false";
defparam \syncBlank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \bSync~output (
	.i(!\VGA|controller|bSync~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bSync),
	.obar());
// synopsys translate_off
defparam \bSync~output .bus_hold = "false";
defparam \bSync~output .open_drain_output = "false";
defparam \bSync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(!\VGA|dib|draw_mux|Equal0~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(!\VGA|dib|draw_mux|Equal0~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(!\VGA|dib|draw_mux|Equal0~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(!\VGA|dib|draw_mux|Equal0~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(!\VGA|dib|draw_mux|Equal0~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(!\VGA|dib|draw_mux|Equal0~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(!\VGA|dib|draw_mux|Equal0~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(!\VGA|dib|draw_mux|Equal0~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(!\VGA|dib|draw_mux|Equal0~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(!\VGA|dib|draw_mux|Equal0~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \clk25~output (
	.i(\VGA|div|clk25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk25),
	.obar());
// synopsys translate_off
defparam \clk25~output .bus_hold = "false";
defparam \clk25~output .open_drain_output = "false";
defparam \clk25~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N36
cyclonev_lcell_comb \VGA|div|cnt[15]~0 (
// Equation(s):
// \VGA|div|cnt[15]~0_combout  = !\VGA|div|cnt [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|div|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|div|cnt[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|div|cnt[15]~0 .extended_lut = "off";
defparam \VGA|div|cnt[15]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \VGA|div|cnt[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N5
dffeas \VGA|div|cnt[15] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\VGA|div|cnt[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|div|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|div|cnt[15] .is_wysiwyg = "true";
defparam \VGA|div|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N17
dffeas \VGA|div|clk25 (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\VGA|div|cnt [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|div|clk25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|div|clk25 .is_wysiwyg = "true";
defparam \VGA|div|clk25 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N35
dffeas \VGA|controller|hs[7] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[7] .is_wysiwyg = "true";
defparam \VGA|controller|hs[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N0
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|hs [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~22  = CARRY(( \VGA|controller|hs [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|hs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(\VGA|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N43
dffeas \VGA|controller|hs[0] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[0] .is_wysiwyg = "true";
defparam \VGA|controller|hs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N3
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|hs[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add0~22  ))
// \VGA|controller|Add0~26  = CARRY(( \VGA|controller|hs[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|hs[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(\VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N59
dffeas \VGA|controller|hs[1]~DUPLICATE (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|hs[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N6
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|hs [2] ) + ( GND ) + ( \VGA|controller|Add0~26  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|hs [2] ) + ( GND ) + ( \VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(!\VGA|controller|hs [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N32
dffeas \VGA|controller|hs[2] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[2] .is_wysiwyg = "true";
defparam \VGA|controller|hs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N9
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|hs [3] ) + ( GND ) + ( \VGA|controller|Add0~30  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|hs [3] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(!\VGA|controller|hs [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N53
dffeas \VGA|controller|hs[3] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[3] .is_wysiwyg = "true";
defparam \VGA|controller|hs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N12
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|hs [4] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|hs [4] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|hs [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N15
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|hs [5] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|hs [5] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(!\VGA|controller|hs [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N47
dffeas \VGA|controller|hs[5] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[5] .is_wysiwyg = "true";
defparam \VGA|controller|hs[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N18
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|hs [6] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|hs [6] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(!\VGA|controller|hs [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N41
dffeas \VGA|controller|hs[6] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[6] .is_wysiwyg = "true";
defparam \VGA|controller|hs[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N21
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|hs [7] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|hs [7] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(!\VGA|controller|hs [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N56
dffeas \VGA|controller|hs[8] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[8] .is_wysiwyg = "true";
defparam \VGA|controller|hs[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N24
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|hs [8] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|hs [8] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|hs [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N50
dffeas \VGA|controller|hs[9] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[9] .is_wysiwyg = "true";
defparam \VGA|controller|hs[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N27
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|hs [9] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|hs [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N54
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( !\VGA|controller|Add0~29_sumout  & ( !\VGA|controller|Add0~37_sumout  & ( (!\VGA|controller|Add0~21_sumout  & (!\VGA|controller|Add0~25_sumout  & !\VGA|controller|Add0~33_sumout )) ) ) )

	.dataa(!\VGA|controller|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|Add0~25_sumout ),
	.datad(!\VGA|controller|Add0~33_sumout ),
	.datae(!\VGA|controller|Add0~29_sumout ),
	.dataf(!\VGA|controller|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'hA000000000000000;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N48
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|Equal0~0_combout  & ( \VGA|controller|Add0~9_sumout  & ( (!\VGA|controller|Add0~13_sumout  & (!\VGA|controller|Add0~1_sumout  & (\VGA|controller|Add0~17_sumout  & \VGA|controller|Add0~5_sumout ))) ) ) 
// )

	.dataa(!\VGA|controller|Add0~13_sumout ),
	.datab(!\VGA|controller|Add0~1_sumout ),
	.datac(!\VGA|controller|Add0~17_sumout ),
	.datad(!\VGA|controller|Add0~5_sumout ),
	.datae(!\VGA|controller|Equal0~0_combout ),
	.dataf(!\VGA|controller|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0000000000000008;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N38
dffeas \VGA|controller|hs[4] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[4] .is_wysiwyg = "true";
defparam \VGA|controller|hs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N37
dffeas \VGA|controller|hs[4]~DUPLICATE (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|hs[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N3
cyclonev_lcell_comb \VGA|controller|hSync~0 (
// Equation(s):
// \VGA|controller|hSync~0_combout  = ( \VGA|controller|hs [7] & ( (\VGA|controller|hs [9] & !\VGA|controller|hs [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|hs [9]),
	.datad(!\VGA|controller|hs [8]),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|hSync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|hSync~0 .extended_lut = "off";
defparam \VGA|controller|hSync~0 .lut_mask = 64'h000000000F000F00;
defparam \VGA|controller|hSync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N58
dffeas \VGA|controller|hs[1] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[1] .is_wysiwyg = "true";
defparam \VGA|controller|hs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N52
dffeas \VGA|controller|hs[3]~DUPLICATE (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|hs[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N44
dffeas \VGA|controller|hs[0]~DUPLICATE (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[0]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|hs[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N12
cyclonev_lcell_comb \VGA|controller|LessThan0~0 (
// Equation(s):
// \VGA|controller|LessThan0~0_combout  = ( !\VGA|controller|hs [2] & ( !\VGA|controller|hs[0]~DUPLICATE_q  & ( (!\VGA|controller|hs [1] & !\VGA|controller|hs[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|hs [1]),
	.datac(!\VGA|controller|hs[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA|controller|hs [2]),
	.dataf(!\VGA|controller|hs[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|LessThan0~0 .extended_lut = "off";
defparam \VGA|controller|LessThan0~0 .lut_mask = 64'hC0C0000000000000;
defparam \VGA|controller|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N30
cyclonev_lcell_comb \VGA|controller|hSync~1 (
// Equation(s):
// \VGA|controller|hSync~1_combout  = ( \VGA|controller|hSync~0_combout  & ( \VGA|controller|LessThan0~0_combout  & ( (!\VGA|controller|hs [6] & ((!\VGA|controller|hs [5]))) # (\VGA|controller|hs [6] & (\VGA|controller|hs[4]~DUPLICATE_q  & \VGA|controller|hs 
// [5])) ) ) ) # ( !\VGA|controller|hSync~0_combout  & ( \VGA|controller|LessThan0~0_combout  ) ) # ( \VGA|controller|hSync~0_combout  & ( !\VGA|controller|LessThan0~0_combout  & ( (!\VGA|controller|hs[4]~DUPLICATE_q  & (!\VGA|controller|hs [6] & 
// !\VGA|controller|hs [5])) # (\VGA|controller|hs[4]~DUPLICATE_q  & (\VGA|controller|hs [6] & \VGA|controller|hs [5])) ) ) ) # ( !\VGA|controller|hSync~0_combout  & ( !\VGA|controller|LessThan0~0_combout  ) )

	.dataa(!\VGA|controller|hs[4]~DUPLICATE_q ),
	.datab(!\VGA|controller|hs [6]),
	.datac(!\VGA|controller|hs [5]),
	.datad(gnd),
	.datae(!\VGA|controller|hSync~0_combout ),
	.dataf(!\VGA|controller|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|hSync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|hSync~1 .extended_lut = "off";
defparam \VGA|controller|hSync~1 .lut_mask = 64'hFFFF8181FFFFC1C1;
defparam \VGA|controller|hSync~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N0
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|vs [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|vs [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|vs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N35
dffeas \VGA|controller|vs[7] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[7] .is_wysiwyg = "true";
defparam \VGA|controller|vs[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N18
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|vs [6] ) + ( GND ) + ( \VGA|controller|Add1~6  ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|vs [6] ) + ( GND ) + ( \VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|vs [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N21
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|vs [7] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|vs [7] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(!\VGA|controller|vs [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N38
dffeas \VGA|controller|vs[8] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[8] .is_wysiwyg = "true";
defparam \VGA|controller|vs[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N24
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|vs [8] ) + ( GND ) + ( \VGA|controller|Add1~14  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|vs [8] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|vs [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N47
dffeas \VGA|controller|vs[9] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[9] .is_wysiwyg = "true";
defparam \VGA|controller|vs[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N27
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|vs [9] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(!\VGA|controller|vs [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N33
cyclonev_lcell_comb \VGA|controller|Equal1~0 (
// Equation(s):
// \VGA|controller|Equal1~0_combout  = ( !\VGA|controller|Add1~37_sumout  & ( (\VGA|controller|Add1~25_sumout  & (\VGA|controller|Add1~33_sumout  & (\VGA|controller|Add1~21_sumout  & !\VGA|controller|Add1~29_sumout ))) ) )

	.dataa(!\VGA|controller|Add1~25_sumout ),
	.datab(!\VGA|controller|Add1~33_sumout ),
	.datac(!\VGA|controller|Add1~21_sumout ),
	.datad(!\VGA|controller|Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal1~0 .extended_lut = "off";
defparam \VGA|controller|Equal1~0 .lut_mask = 64'h0100010000000000;
defparam \VGA|controller|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N45
cyclonev_lcell_comb \VGA|controller|Equal1~1 (
// Equation(s):
// \VGA|controller|Equal1~1_combout  = ( \VGA|controller|Add1~1_sumout  & ( \VGA|controller|Equal1~0_combout  & ( (!\VGA|controller|Add1~13_sumout  & (!\VGA|controller|Add1~5_sumout  & (!\VGA|controller|Add1~9_sumout  & !\VGA|controller|Add1~17_sumout ))) ) 
// ) )

	.dataa(!\VGA|controller|Add1~13_sumout ),
	.datab(!\VGA|controller|Add1~5_sumout ),
	.datac(!\VGA|controller|Add1~9_sumout ),
	.datad(!\VGA|controller|Add1~17_sumout ),
	.datae(!\VGA|controller|Add1~1_sumout ),
	.dataf(!\VGA|controller|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal1~1 .extended_lut = "off";
defparam \VGA|controller|Equal1~1 .lut_mask = 64'h0000000000008000;
defparam \VGA|controller|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N50
dffeas \VGA|controller|vs[0] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[0] .is_wysiwyg = "true";
defparam \VGA|controller|vs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N3
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|vs[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|vs[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|vs[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N44
dffeas \VGA|controller|vs[1]~DUPLICATE (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|vs[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N6
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|vs [2] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|vs [2] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|vs [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N56
dffeas \VGA|controller|vs[2] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[2] .is_wysiwyg = "true";
defparam \VGA|controller|vs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N9
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|vs [3] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|vs [3] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|vs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N41
dffeas \VGA|controller|vs[3] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[3] .is_wysiwyg = "true";
defparam \VGA|controller|vs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N12
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|vs [4] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|vs [4] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(!\VGA|controller|vs [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N32
dffeas \VGA|controller|vs[4] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[4] .is_wysiwyg = "true";
defparam \VGA|controller|vs[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N15
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|vs [5] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~6  = CARRY(( \VGA|controller|vs [5] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|vs [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(\VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N59
dffeas \VGA|controller|vs[5] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[5] .is_wysiwyg = "true";
defparam \VGA|controller|vs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N53
dffeas \VGA|controller|vs[6] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[6] .is_wysiwyg = "true";
defparam \VGA|controller|vs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N39
cyclonev_lcell_comb \VGA|dib|LessThan3~0 (
// Equation(s):
// \VGA|dib|LessThan3~0_combout  = ( !\VGA|controller|vs [4] & ( (\VGA|controller|vs [6] & \VGA|controller|vs [5]) ) )

	.dataa(!\VGA|controller|vs [6]),
	.datab(gnd),
	.datac(!\VGA|controller|vs [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|LessThan3~0 .extended_lut = "off";
defparam \VGA|dib|LessThan3~0 .lut_mask = 64'h0505050500000000;
defparam \VGA|dib|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N12
cyclonev_lcell_comb \VGA|dib|verifica|LessThan28~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan28~0_combout  = ( \VGA|controller|vs [8] & ( \VGA|controller|vs [7] ) )

	.dataa(gnd),
	.datab(!\VGA|controller|vs [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan28~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan28~0 .lut_mask = 64'h0000000033333333;
defparam \VGA|dib|verifica|LessThan28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N43
dffeas \VGA|controller|vs[1] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[1] .is_wysiwyg = "true";
defparam \VGA|controller|vs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N24
cyclonev_lcell_comb \VGA|controller|vSync~0 (
// Equation(s):
// \VGA|controller|vSync~0_combout  = ( !\VGA|controller|vs [1] & ( (\VGA|controller|vs [2] & (\VGA|controller|vs [3] & !\VGA|controller|vs [0])) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|vs [2]),
	.datac(!\VGA|controller|vs [3]),
	.datad(!\VGA|controller|vs [0]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|vSync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|vSync~0 .extended_lut = "off";
defparam \VGA|controller|vSync~0 .lut_mask = 64'h0300030000000000;
defparam \VGA|controller|vSync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N27
cyclonev_lcell_comb \VGA|controller|vSync~1 (
// Equation(s):
// \VGA|controller|vSync~1_combout  = ( \VGA|controller|vSync~0_combout  & ( (!\VGA|dib|LessThan3~0_combout ) # ((!\VGA|dib|verifica|LessThan28~0_combout ) # (\VGA|controller|vs [9])) ) ) # ( !\VGA|controller|vSync~0_combout  )

	.dataa(!\VGA|dib|LessThan3~0_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|LessThan28~0_combout ),
	.datad(!\VGA|controller|vs [9]),
	.datae(gnd),
	.dataf(!\VGA|controller|vSync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|vSync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|vSync~1 .extended_lut = "off";
defparam \VGA|controller|vSync~1 .lut_mask = 64'hFFFFFFFFFAFFFAFF;
defparam \VGA|controller|vSync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N9
cyclonev_lcell_comb \VGA|dib|lines~0 (
// Equation(s):
// \VGA|dib|lines~0_combout  = ( !\VGA|controller|hs [8] & ( !\VGA|controller|hs [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|hs [8]),
	.dataf(!\VGA|controller|hs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~0 .extended_lut = "off";
defparam \VGA|dib|lines~0 .lut_mask = 64'hFFFF000000000000;
defparam \VGA|dib|lines~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N24
cyclonev_lcell_comb \VGA|controller|syncBlank~0 (
// Equation(s):
// \VGA|controller|syncBlank~0_combout  = ( \VGA|controller|hs [9] & ( \VGA|dib|verifica|LessThan28~0_combout  & ( (!\VGA|controller|vs [9] & (\VGA|dib|lines~0_combout  & ((!\VGA|controller|vs [6]) # (!\VGA|controller|vs [5])))) ) ) ) # ( !\VGA|controller|hs 
// [9] & ( \VGA|dib|verifica|LessThan28~0_combout  & ( (!\VGA|controller|vs [9] & ((!\VGA|controller|vs [6]) # (!\VGA|controller|vs [5]))) ) ) ) # ( \VGA|controller|hs [9] & ( !\VGA|dib|verifica|LessThan28~0_combout  & ( (!\VGA|controller|vs [9] & 
// \VGA|dib|lines~0_combout ) ) ) ) # ( !\VGA|controller|hs [9] & ( !\VGA|dib|verifica|LessThan28~0_combout  & ( !\VGA|controller|vs [9] ) ) )

	.dataa(!\VGA|controller|vs [9]),
	.datab(!\VGA|dib|lines~0_combout ),
	.datac(!\VGA|controller|vs [6]),
	.datad(!\VGA|controller|vs [5]),
	.datae(!\VGA|controller|hs [9]),
	.dataf(!\VGA|dib|verifica|LessThan28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|syncBlank~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|syncBlank~0 .extended_lut = "off";
defparam \VGA|controller|syncBlank~0 .lut_mask = 64'hAAAA2222AAA02220;
defparam \VGA|controller|syncBlank~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N51
cyclonev_lcell_comb \VGA|controller|bSync (
// Equation(s):
// \VGA|controller|bSync~combout  = ( !\VGA|controller|vSync~1_combout  & ( \VGA|controller|hSync~1_combout  ) ) # ( \VGA|controller|vSync~1_combout  & ( !\VGA|controller|hSync~1_combout  ) ) # ( !\VGA|controller|vSync~1_combout  & ( 
// !\VGA|controller|hSync~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|vSync~1_combout ),
	.dataf(!\VGA|controller|hSync~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|bSync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|bSync .extended_lut = "off";
defparam \VGA|controller|bSync .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \VGA|controller|bSync .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N15
cyclonev_lcell_comb \VGA|dib|LessThan26~0 (
// Equation(s):
// \VGA|dib|LessThan26~0_combout  = ( \VGA|controller|vs [1] & ( (\VGA|controller|vs [2] & \VGA|controller|vs [0]) ) )

	.dataa(!\VGA|controller|vs [2]),
	.datab(gnd),
	.datac(!\VGA|controller|vs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|LessThan26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|LessThan26~0 .extended_lut = "off";
defparam \VGA|dib|LessThan26~0 .lut_mask = 64'h0000000005050505;
defparam \VGA|dib|LessThan26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N3
cyclonev_lcell_comb \VGA|dib|lines~1 (
// Equation(s):
// \VGA|dib|lines~1_combout  = ( \VGA|controller|vs [7] & ( (!\VGA|controller|vs [3] & (!\VGA|controller|vs [4] & ((\VGA|controller|vs [6])))) # (\VGA|controller|vs [3] & (\VGA|controller|vs [5] & ((!\VGA|controller|vs [4]) # (!\VGA|controller|vs [6])))) ) )

	.dataa(!\VGA|controller|vs [4]),
	.datab(!\VGA|controller|vs [5]),
	.datac(!\VGA|controller|vs [3]),
	.datad(!\VGA|controller|vs [6]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~1 .extended_lut = "off";
defparam \VGA|dib|lines~1 .lut_mask = 64'h0000000003A203A2;
defparam \VGA|dib|lines~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N30
cyclonev_lcell_comb \VGA|dib|verifica|LessThan25~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan25~0_combout  = (!\VGA|controller|vs [9] & !\VGA|controller|vs [8])

	.dataa(!\VGA|controller|vs [9]),
	.datab(!\VGA|controller|vs [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan25~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan25~0 .lut_mask = 64'h8888888888888888;
defparam \VGA|dib|verifica|LessThan25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N0
cyclonev_lcell_comb \VGA|dib|lines~2 (
// Equation(s):
// \VGA|dib|lines~2_combout  = ( \VGA|dib|verifica|LessThan25~0_combout  & ( (\VGA|dib|lines~1_combout  & ((!\VGA|controller|vs [5]) # ((\VGA|controller|vs [4] & \VGA|dib|LessThan26~0_combout )))) ) )

	.dataa(!\VGA|controller|vs [4]),
	.datab(!\VGA|controller|vs [5]),
	.datac(!\VGA|dib|LessThan26~0_combout ),
	.datad(!\VGA|dib|lines~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|LessThan25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~2 .extended_lut = "off";
defparam \VGA|dib|lines~2 .lut_mask = 64'h0000000000CD00CD;
defparam \VGA|dib|lines~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N0
cyclonev_lcell_comb \VGA|dib|LessThan2~0 (
// Equation(s):
// \VGA|dib|LessThan2~0_combout  = ( \VGA|controller|hs [2] & ( \VGA|controller|hs [5] & ( (\VGA|controller|hs[3]~DUPLICATE_q  & \VGA|controller|hs[4]~DUPLICATE_q ) ) ) )

	.dataa(!\VGA|controller|hs[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|hs[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA|controller|hs [2]),
	.dataf(!\VGA|controller|hs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|LessThan2~0 .extended_lut = "off";
defparam \VGA|dib|LessThan2~0 .lut_mask = 64'h0000000000000505;
defparam \VGA|dib|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N18
cyclonev_lcell_comb \VGA|dib|lines~9 (
// Equation(s):
// \VGA|dib|lines~9_combout  = ( \VGA|controller|hs[0]~DUPLICATE_q  & ( !\VGA|controller|hs[3]~DUPLICATE_q  & ( (!\VGA|controller|hs [5] & (!\VGA|controller|hs[4]~DUPLICATE_q  & !\VGA|controller|hs [2])) ) ) ) # ( !\VGA|controller|hs[0]~DUPLICATE_q  & ( 
// !\VGA|controller|hs[3]~DUPLICATE_q  & ( (!\VGA|controller|hs [5] & (!\VGA|controller|hs[4]~DUPLICATE_q  & ((!\VGA|controller|hs [1]) # (!\VGA|controller|hs [2])))) ) ) )

	.dataa(!\VGA|controller|hs [5]),
	.datab(!\VGA|controller|hs [1]),
	.datac(!\VGA|controller|hs[4]~DUPLICATE_q ),
	.datad(!\VGA|controller|hs [2]),
	.datae(!\VGA|controller|hs[0]~DUPLICATE_q ),
	.dataf(!\VGA|controller|hs[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~9 .extended_lut = "off";
defparam \VGA|dib|lines~9 .lut_mask = 64'hA080A00000000000;
defparam \VGA|dib|lines~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N42
cyclonev_lcell_comb \VGA|dib|lines~10 (
// Equation(s):
// \VGA|dib|lines~10_combout  = ( !\VGA|controller|hs [9] & ( \VGA|controller|hs [7] & ( (!\VGA|controller|hs [6] & ((\VGA|dib|lines~9_combout ))) # (\VGA|controller|hs [6] & (\VGA|dib|LessThan2~0_combout )) ) ) ) # ( \VGA|controller|hs [9] & ( 
// !\VGA|controller|hs [7] & ( (!\VGA|controller|hs [8] & (!\VGA|controller|hs [6] & \VGA|dib|lines~9_combout )) ) ) ) # ( !\VGA|controller|hs [9] & ( !\VGA|controller|hs [7] & ( (!\VGA|controller|hs [6] & (((\VGA|controller|hs [8] & \VGA|dib|lines~9_combout 
// )))) # (\VGA|controller|hs [6] & (\VGA|dib|LessThan2~0_combout )) ) ) )

	.dataa(!\VGA|dib|LessThan2~0_combout ),
	.datab(!\VGA|controller|hs [8]),
	.datac(!\VGA|controller|hs [6]),
	.datad(!\VGA|dib|lines~9_combout ),
	.datae(!\VGA|controller|hs [9]),
	.dataf(!\VGA|controller|hs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~10 .extended_lut = "off";
defparam \VGA|dib|lines~10 .lut_mask = 64'h053500C005F50000;
defparam \VGA|dib|lines~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N33
cyclonev_lcell_comb \VGA|dib|LessThan3~1 (
// Equation(s):
// \VGA|dib|LessThan3~1_combout  = ( !\VGA|controller|vs [7] & ( (!\VGA|controller|vs [9] & !\VGA|controller|vs [8]) ) )

	.dataa(!\VGA|controller|vs [9]),
	.datab(!\VGA|controller|vs [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|LessThan3~1 .extended_lut = "off";
defparam \VGA|dib|LessThan3~1 .lut_mask = 64'h8888888800000000;
defparam \VGA|dib|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N18
cyclonev_lcell_comb \VGA|dib|lines~6 (
// Equation(s):
// \VGA|dib|lines~6_combout  = ( \VGA|controller|vs [8] & ( !\VGA|controller|vs [9] & ( (!\VGA|controller|vs [7] & (!\VGA|controller|vs [6] & ((!\VGA|controller|vs [4]) # (!\VGA|controller|vs [5])))) ) ) )

	.dataa(!\VGA|controller|vs [7]),
	.datab(!\VGA|controller|vs [6]),
	.datac(!\VGA|controller|vs [4]),
	.datad(!\VGA|controller|vs [5]),
	.datae(!\VGA|controller|vs [8]),
	.dataf(!\VGA|controller|vs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~6 .extended_lut = "off";
defparam \VGA|dib|lines~6 .lut_mask = 64'h0000888000000000;
defparam \VGA|dib|lines~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N12
cyclonev_lcell_comb \VGA|dib|lines~7 (
// Equation(s):
// \VGA|dib|lines~7_combout  = ( \VGA|controller|vs [3] & ( \VGA|controller|vs [2] & ( (\VGA|controller|vs [4] & ((\VGA|controller|vs [5]) # (\VGA|controller|vs[1]~DUPLICATE_q ))) ) ) ) # ( !\VGA|controller|vs [3] & ( \VGA|controller|vs [2] & ( 
// (\VGA|controller|vs [5] & (((!\VGA|controller|vs[1]~DUPLICATE_q ) # (!\VGA|controller|vs [0])) # (\VGA|controller|vs [4]))) ) ) ) # ( \VGA|controller|vs [3] & ( !\VGA|controller|vs [2] & ( (\VGA|controller|vs [4] & \VGA|controller|vs [5]) ) ) ) # ( 
// !\VGA|controller|vs [3] & ( !\VGA|controller|vs [2] & ( \VGA|controller|vs [5] ) ) )

	.dataa(!\VGA|controller|vs [4]),
	.datab(!\VGA|controller|vs[1]~DUPLICATE_q ),
	.datac(!\VGA|controller|vs [0]),
	.datad(!\VGA|controller|vs [5]),
	.datae(!\VGA|controller|vs [3]),
	.dataf(!\VGA|controller|vs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~7 .extended_lut = "off";
defparam \VGA|dib|lines~7 .lut_mask = 64'h00FF005500FD1155;
defparam \VGA|dib|lines~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N36
cyclonev_lcell_comb \VGA|dib|lines~5 (
// Equation(s):
// \VGA|dib|lines~5_combout  = ( \VGA|controller|vs [2] & ( \VGA|controller|vs [3] ) ) # ( !\VGA|controller|vs [2] & ( (\VGA|controller|vs [3] & ((\VGA|controller|vs [0]) # (\VGA|controller|vs[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|vs[1]~DUPLICATE_q ),
	.datac(!\VGA|controller|vs [0]),
	.datad(!\VGA|controller|vs [3]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~5 .extended_lut = "off";
defparam \VGA|dib|lines~5 .lut_mask = 64'h003F003F00FF00FF;
defparam \VGA|dib|lines~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N6
cyclonev_lcell_comb \VGA|dib|lines~8 (
// Equation(s):
// \VGA|dib|lines~8_combout  = ( \VGA|dib|lines~5_combout  & ( \VGA|dib|LessThan3~0_combout  & ( (\VGA|dib|lines~6_combout  & \VGA|dib|lines~7_combout ) ) ) ) # ( !\VGA|dib|lines~5_combout  & ( \VGA|dib|LessThan3~0_combout  & ( ((\VGA|dib|lines~6_combout  & 
// \VGA|dib|lines~7_combout )) # (\VGA|dib|LessThan3~1_combout ) ) ) ) # ( \VGA|dib|lines~5_combout  & ( !\VGA|dib|LessThan3~0_combout  & ( (\VGA|dib|lines~6_combout  & \VGA|dib|lines~7_combout ) ) ) ) # ( !\VGA|dib|lines~5_combout  & ( 
// !\VGA|dib|LessThan3~0_combout  & ( (\VGA|dib|lines~6_combout  & \VGA|dib|lines~7_combout ) ) ) )

	.dataa(!\VGA|dib|LessThan3~1_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|lines~6_combout ),
	.datad(!\VGA|dib|lines~7_combout ),
	.datae(!\VGA|dib|lines~5_combout ),
	.dataf(!\VGA|dib|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~8 .extended_lut = "off";
defparam \VGA|dib|lines~8 .lut_mask = 64'h000F000F555F000F;
defparam \VGA|dib|lines~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N42
cyclonev_lcell_comb \VGA|dib|lines~3 (
// Equation(s):
// \VGA|dib|lines~3_combout  = ( !\VGA|controller|vs [5] & ( \VGA|controller|vs [4] & ( (\VGA|controller|vs [3] & (\VGA|controller|vs [2] & \VGA|controller|vs [6])) ) ) ) # ( \VGA|controller|vs [5] & ( !\VGA|controller|vs [4] & ( (!\VGA|controller|vs [1] & 
// (!\VGA|controller|vs [3] & (!\VGA|controller|vs [2] & \VGA|controller|vs [6]))) ) ) )

	.dataa(!\VGA|controller|vs [1]),
	.datab(!\VGA|controller|vs [3]),
	.datac(!\VGA|controller|vs [2]),
	.datad(!\VGA|controller|vs [6]),
	.datae(!\VGA|controller|vs [5]),
	.dataf(!\VGA|controller|vs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~3 .extended_lut = "off";
defparam \VGA|dib|lines~3 .lut_mask = 64'h0000008000030000;
defparam \VGA|dib|lines~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N24
cyclonev_lcell_comb \VGA|dib|lines~4 (
// Equation(s):
// \VGA|dib|lines~4_combout  = ( \VGA|dib|lines~3_combout  & ( (\VGA|dib|verifica|LessThan28~0_combout  & !\VGA|controller|vs [9]) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|LessThan28~0_combout ),
	.datac(!\VGA|controller|vs [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|lines~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~4 .extended_lut = "off";
defparam \VGA|dib|lines~4 .lut_mask = 64'h0000000030303030;
defparam \VGA|dib|lines~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N21
cyclonev_lcell_comb \VGA|dib|lines~13 (
// Equation(s):
// \VGA|dib|lines~13_combout  = ( \VGA|controller|vs [2] & ( (\VGA|controller|vs [0]) # (\VGA|controller|vs [1]) ) ) # ( !\VGA|controller|vs [2] & ( (!\VGA|controller|vs [1] & !\VGA|controller|vs [0]) ) )

	.dataa(!\VGA|controller|vs [1]),
	.datab(!\VGA|controller|vs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~13 .extended_lut = "off";
defparam \VGA|dib|lines~13 .lut_mask = 64'h8888888877777777;
defparam \VGA|dib|lines~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N18
cyclonev_lcell_comb \VGA|dib|lines~12 (
// Equation(s):
// \VGA|dib|lines~12_combout  = (!\VGA|controller|vs [7] & ((!\VGA|controller|vs [3]) # ((!\VGA|controller|vs [1] & !\VGA|controller|vs [0]))))

	.dataa(!\VGA|controller|vs [1]),
	.datab(!\VGA|controller|vs [0]),
	.datac(!\VGA|controller|vs [3]),
	.datad(!\VGA|controller|vs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~12 .extended_lut = "off";
defparam \VGA|dib|lines~12 .lut_mask = 64'hF800F800F800F800;
defparam \VGA|dib|lines~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N27
cyclonev_lcell_comb \VGA|dib|lines~14 (
// Equation(s):
// \VGA|dib|lines~14_combout  = ( \VGA|controller|vs [8] & ( (!\VGA|controller|vs [9] & ((!\VGA|controller|vs [4]) # (!\VGA|controller|vs [7]))) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|vs [4]),
	.datac(!\VGA|controller|vs [7]),
	.datad(!\VGA|controller|vs [9]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~14 .extended_lut = "off";
defparam \VGA|dib|lines~14 .lut_mask = 64'h00000000FC00FC00;
defparam \VGA|dib|lines~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N36
cyclonev_lcell_comb \VGA|dib|lines~15 (
// Equation(s):
// \VGA|dib|lines~15_combout  = ( \VGA|controller|vs [5] & ( \VGA|controller|vs [4] & ( (!\VGA|controller|vs [3]) # ((\VGA|controller|vs [2] & \VGA|controller|vs [6])) ) ) ) # ( !\VGA|controller|vs [5] & ( \VGA|controller|vs [4] & ( !\VGA|controller|vs [3] ) 
// ) ) # ( !\VGA|controller|vs [5] & ( !\VGA|controller|vs [4] & ( (!\VGA|controller|vs [3] & (!\VGA|controller|vs [6] & ((!\VGA|controller|vs [1]) # (!\VGA|controller|vs [2])))) ) ) )

	.dataa(!\VGA|controller|vs [1]),
	.datab(!\VGA|controller|vs [3]),
	.datac(!\VGA|controller|vs [2]),
	.datad(!\VGA|controller|vs [6]),
	.datae(!\VGA|controller|vs [5]),
	.dataf(!\VGA|controller|vs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~15 .extended_lut = "off";
defparam \VGA|dib|lines~15 .lut_mask = 64'hC8000000CCCCCCCF;
defparam \VGA|dib|lines~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N24
cyclonev_lcell_comb \VGA|dib|verifica|LessThan28~1 (
// Equation(s):
// \VGA|dib|verifica|LessThan28~1_combout  = ( !\VGA|controller|vs [6] & ( (!\VGA|controller|vs [4] & (!\VGA|controller|vs [5] & !\VGA|controller|vs [3])) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|vs [4]),
	.datac(!\VGA|controller|vs [5]),
	.datad(!\VGA|controller|vs [3]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan28~1 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan28~1 .lut_mask = 64'hC000C00000000000;
defparam \VGA|dib|verifica|LessThan28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N54
cyclonev_lcell_comb \VGA|dib|lines~16 (
// Equation(s):
// \VGA|dib|lines~16_combout  = ( \VGA|dib|lines~15_combout  & ( \VGA|dib|verifica|LessThan28~1_combout  & ( (!\VGA|dib|lines~13_combout  & (((!\VGA|dib|lines~12_combout  & \VGA|dib|lines~14_combout )) # (\VGA|dib|LessThan3~1_combout ))) # 
// (\VGA|dib|lines~13_combout  & (((!\VGA|dib|lines~12_combout  & \VGA|dib|lines~14_combout )))) ) ) ) # ( !\VGA|dib|lines~15_combout  & ( \VGA|dib|verifica|LessThan28~1_combout  & ( (!\VGA|dib|lines~13_combout  & \VGA|dib|LessThan3~1_combout ) ) ) ) # ( 
// \VGA|dib|lines~15_combout  & ( !\VGA|dib|verifica|LessThan28~1_combout  & ( (!\VGA|dib|lines~12_combout  & \VGA|dib|lines~14_combout ) ) ) )

	.dataa(!\VGA|dib|lines~13_combout ),
	.datab(!\VGA|dib|LessThan3~1_combout ),
	.datac(!\VGA|dib|lines~12_combout ),
	.datad(!\VGA|dib|lines~14_combout ),
	.datae(!\VGA|dib|lines~15_combout ),
	.dataf(!\VGA|dib|verifica|LessThan28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~16 .extended_lut = "off";
defparam \VGA|dib|lines~16 .lut_mask = 64'h000000F0222222F2;
defparam \VGA|dib|lines~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N45
cyclonev_lcell_comb \VGA|dib|lines~11 (
// Equation(s):
// \VGA|dib|lines~11_combout  = ( \VGA|controller|hs [6] & ( \VGA|controller|hs [9] & ( (\VGA|dib|lines~0_combout  & ((\VGA|dib|LessThan2~0_combout ) # (\VGA|dib|lines~9_combout ))) ) ) ) # ( !\VGA|controller|hs [6] & ( \VGA|controller|hs [9] & ( 
// (\VGA|dib|lines~0_combout  & \VGA|dib|LessThan2~0_combout ) ) ) ) # ( \VGA|controller|hs [6] & ( !\VGA|controller|hs [9] & ( \VGA|dib|lines~9_combout  ) ) ) # ( !\VGA|controller|hs [6] & ( !\VGA|controller|hs [9] & ( ((\VGA|dib|lines~0_combout  & 
// (!\VGA|controller|LessThan0~0_combout  & \VGA|dib|lines~9_combout ))) # (\VGA|dib|LessThan2~0_combout ) ) ) )

	.dataa(!\VGA|dib|lines~0_combout ),
	.datab(!\VGA|controller|LessThan0~0_combout ),
	.datac(!\VGA|dib|lines~9_combout ),
	.datad(!\VGA|dib|LessThan2~0_combout ),
	.datae(!\VGA|controller|hs [6]),
	.dataf(!\VGA|controller|hs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~11 .extended_lut = "off";
defparam \VGA|dib|lines~11 .lut_mask = 64'h04FF0F0F00550555;
defparam \VGA|dib|lines~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N30
cyclonev_lcell_comb \VGA|dib|lines~17 (
// Equation(s):
// \VGA|dib|lines~17_combout  = ( !\VGA|dib|lines~16_combout  & ( !\VGA|dib|lines~11_combout  & ( (!\VGA|dib|lines~2_combout  & (!\VGA|dib|lines~10_combout  & (!\VGA|dib|lines~8_combout  & !\VGA|dib|lines~4_combout ))) ) ) )

	.dataa(!\VGA|dib|lines~2_combout ),
	.datab(!\VGA|dib|lines~10_combout ),
	.datac(!\VGA|dib|lines~8_combout ),
	.datad(!\VGA|dib|lines~4_combout ),
	.datae(!\VGA|dib|lines~16_combout ),
	.dataf(!\VGA|dib|lines~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~17 .extended_lut = "off";
defparam \VGA|dib|lines~17 .lut_mask = 64'h8000000000000000;
defparam \VGA|dib|lines~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N57
cyclonev_lcell_comb \VGA|dib|verifica|LessThan1~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan1~0_combout  = ( \VGA|controller|hs[4]~DUPLICATE_q  & ( \VGA|controller|hs [5] & ( (\VGA|controller|hs[3]~DUPLICATE_q  & (((\VGA|controller|hs [1] & \VGA|controller|hs[0]~DUPLICATE_q )) # (\VGA|controller|hs [2]))) ) ) )

	.dataa(!\VGA|controller|hs[3]~DUPLICATE_q ),
	.datab(!\VGA|controller|hs [1]),
	.datac(!\VGA|controller|hs [2]),
	.datad(!\VGA|controller|hs[0]~DUPLICATE_q ),
	.datae(!\VGA|controller|hs[4]~DUPLICATE_q ),
	.dataf(!\VGA|controller|hs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan1~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan1~0 .lut_mask = 64'h0000000000000515;
defparam \VGA|dib|verifica|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N30
cyclonev_lcell_comb \VGA|dib|verifica|LessThan0~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan0~0_combout  = ( !\VGA|controller|hs [5] & ( (!\VGA|controller|hs[3]~DUPLICATE_q  & (!\VGA|controller|hs [4] & ((!\VGA|controller|hs[1]~DUPLICATE_q ) # (!\VGA|controller|hs [2])))) ) )

	.dataa(!\VGA|controller|hs[1]~DUPLICATE_q ),
	.datab(!\VGA|controller|hs[3]~DUPLICATE_q ),
	.datac(!\VGA|controller|hs [4]),
	.datad(!\VGA|controller|hs [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan0~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan0~0 .lut_mask = 64'hC080C08000000000;
defparam \VGA|dib|verifica|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N48
cyclonev_lcell_comb \VGA|dib|verifica|pos~2 (
// Equation(s):
// \VGA|dib|verifica|pos~2_combout  = ( !\VGA|dib|verifica|LessThan0~0_combout  & ( (!\VGA|controller|hs [6] & (!\VGA|controller|hs [9] & (!\VGA|dib|verifica|LessThan1~0_combout  & \VGA|controller|hs [7]))) ) )

	.dataa(!\VGA|controller|hs [6]),
	.datab(!\VGA|controller|hs [9]),
	.datac(!\VGA|dib|verifica|LessThan1~0_combout ),
	.datad(!\VGA|controller|hs [7]),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~2 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~2 .lut_mask = 64'h0080008000000000;
defparam \VGA|dib|verifica|pos~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N42
cyclonev_lcell_comb \VGA|dib|verifica|LessThan22~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan22~0_combout  = ( \VGA|controller|vs [3] & ( \VGA|controller|vs [2] & ( (\VGA|controller|vs [6] & \VGA|controller|vs [5]) ) ) ) # ( !\VGA|controller|vs [3] & ( \VGA|controller|vs [2] & ( (\VGA|controller|vs [4] & 
// (\VGA|controller|vs [6] & \VGA|controller|vs [5])) ) ) ) # ( \VGA|controller|vs [3] & ( !\VGA|controller|vs [2] & ( (\VGA|controller|vs [6] & (\VGA|controller|vs [5] & ((\VGA|controller|vs[1]~DUPLICATE_q ) # (\VGA|controller|vs [4])))) ) ) ) # ( 
// !\VGA|controller|vs [3] & ( !\VGA|controller|vs [2] & ( (\VGA|controller|vs [4] & (\VGA|controller|vs [6] & \VGA|controller|vs [5])) ) ) )

	.dataa(!\VGA|controller|vs [4]),
	.datab(!\VGA|controller|vs[1]~DUPLICATE_q ),
	.datac(!\VGA|controller|vs [6]),
	.datad(!\VGA|controller|vs [5]),
	.datae(!\VGA|controller|vs [3]),
	.dataf(!\VGA|controller|vs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan22~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan22~0 .lut_mask = 64'h000500070005000F;
defparam \VGA|dib|verifica|LessThan22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N27
cyclonev_lcell_comb \VGA|dib|verifica|LessThan23~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan23~0_combout  = ( \VGA|controller|vs [2] & ( (\VGA|controller|vs [4] & (\VGA|controller|vs [5] & (\VGA|controller|vs[1]~DUPLICATE_q  & \VGA|controller|vs [3]))) ) )

	.dataa(!\VGA|controller|vs [4]),
	.datab(!\VGA|controller|vs [5]),
	.datac(!\VGA|controller|vs[1]~DUPLICATE_q ),
	.datad(!\VGA|controller|vs [3]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan23~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan23~0 .lut_mask = 64'h0000000000010001;
defparam \VGA|dib|verifica|LessThan23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N51
cyclonev_lcell_comb \VGA|dib|verifica|pos[49]~0 (
// Equation(s):
// \VGA|dib|verifica|pos[49]~0_combout  = ( \VGA|dib|verifica|LessThan23~0_combout  & ( \VGA|controller|vs [6] & ( (!\VGA|controller|vs [7] & (\VGA|dib|verifica|LessThan22~0_combout  & \VGA|dib|verifica|LessThan25~0_combout )) ) ) ) # ( 
// !\VGA|dib|verifica|LessThan23~0_combout  & ( \VGA|controller|vs [6] & ( (!\VGA|controller|vs [7] & (\VGA|dib|verifica|LessThan22~0_combout  & \VGA|dib|verifica|LessThan25~0_combout )) ) ) ) # ( \VGA|dib|verifica|LessThan23~0_combout  & ( 
// !\VGA|controller|vs [6] & ( (!\VGA|controller|vs [7] & (\VGA|dib|verifica|LessThan22~0_combout  & \VGA|dib|verifica|LessThan25~0_combout )) ) ) ) # ( !\VGA|dib|verifica|LessThan23~0_combout  & ( !\VGA|controller|vs [6] & ( 
// (\VGA|dib|verifica|LessThan25~0_combout  & ((\VGA|dib|verifica|LessThan22~0_combout ) # (\VGA|controller|vs [7]))) ) ) )

	.dataa(!\VGA|controller|vs [7]),
	.datab(!\VGA|dib|verifica|LessThan22~0_combout ),
	.datac(!\VGA|dib|verifica|LessThan25~0_combout ),
	.datad(gnd),
	.datae(!\VGA|dib|verifica|LessThan23~0_combout ),
	.dataf(!\VGA|controller|vs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos[49]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[49]~0 .extended_lut = "off";
defparam \VGA|dib|verifica|pos[49]~0 .lut_mask = 64'h0707020202020202;
defparam \VGA|dib|verifica|pos[49]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N51
cyclonev_lcell_comb \VGA|dib|verifica|LessThan29~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan29~0_combout  = ( !\VGA|controller|vs [2] & ( (!\VGA|controller|vs [5] & ((!\VGA|controller|vs [0]) # (!\VGA|controller|vs [1]))) ) )

	.dataa(!\VGA|controller|vs [5]),
	.datab(gnd),
	.datac(!\VGA|controller|vs [0]),
	.datad(!\VGA|controller|vs [1]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan29~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan29~0 .lut_mask = 64'hAAA0AAA000000000;
defparam \VGA|dib|verifica|LessThan29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N6
cyclonev_lcell_comb \VGA|dib|verifica|LessThan29~1 (
// Equation(s):
// \VGA|dib|verifica|LessThan29~1_combout  = ( \VGA|controller|vs [5] & ( \VGA|controller|vs [4] & ( (\VGA|controller|vs [6] & (\VGA|controller|vs [8] & \VGA|controller|vs [7])) ) ) ) # ( !\VGA|controller|vs [5] & ( \VGA|controller|vs [4] & ( 
// (\VGA|controller|vs [3] & (\VGA|controller|vs [6] & (\VGA|controller|vs [8] & \VGA|controller|vs [7]))) ) ) ) # ( \VGA|controller|vs [5] & ( !\VGA|controller|vs [4] & ( (\VGA|controller|vs [6] & (\VGA|controller|vs [8] & \VGA|controller|vs [7])) ) ) )

	.dataa(!\VGA|controller|vs [3]),
	.datab(!\VGA|controller|vs [6]),
	.datac(!\VGA|controller|vs [8]),
	.datad(!\VGA|controller|vs [7]),
	.datae(!\VGA|controller|vs [5]),
	.dataf(!\VGA|controller|vs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan29~1 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan29~1 .lut_mask = 64'h0000000300010003;
defparam \VGA|dib|verifica|LessThan29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N0
cyclonev_lcell_comb \VGA|dib|verifica|pos[47]~1 (
// Equation(s):
// \VGA|dib|verifica|pos[47]~1_combout  = ( !\VGA|controller|vs [9] & ( \VGA|dib|verifica|LessThan28~0_combout  & ( (!\VGA|dib|verifica|LessThan29~0_combout  & (!\VGA|dib|verifica|LessThan29~1_combout  & ((!\VGA|dib|verifica|LessThan28~1_combout ) # 
// (\VGA|dib|LessThan26~0_combout )))) # (\VGA|dib|verifica|LessThan29~0_combout  & (((!\VGA|dib|verifica|LessThan28~1_combout ) # (\VGA|dib|LessThan26~0_combout )))) ) ) )

	.dataa(!\VGA|dib|verifica|LessThan29~0_combout ),
	.datab(!\VGA|dib|verifica|LessThan29~1_combout ),
	.datac(!\VGA|dib|verifica|LessThan28~1_combout ),
	.datad(!\VGA|dib|LessThan26~0_combout ),
	.datae(!\VGA|controller|vs [9]),
	.dataf(!\VGA|dib|verifica|LessThan28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos[47]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[47]~1 .extended_lut = "off";
defparam \VGA|dib|verifica|pos[47]~1 .lut_mask = 64'h00000000D0DD0000;
defparam \VGA|dib|verifica|pos[47]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N48
cyclonev_lcell_comb \VGA|dib|verifica|pos~3 (
// Equation(s):
// \VGA|dib|verifica|pos~3_combout  = ( \VGA|controller|hs[0]~DUPLICATE_q  & ( \VGA|controller|hs[3]~DUPLICATE_q  & ( (\VGA|controller|hs [5] & (\VGA|controller|hs[4]~DUPLICATE_q  & ((\VGA|controller|hs [2]) # (\VGA|controller|hs [1])))) ) ) ) # ( 
// !\VGA|controller|hs[0]~DUPLICATE_q  & ( \VGA|controller|hs[3]~DUPLICATE_q  & ( (\VGA|controller|hs [5] & (\VGA|controller|hs[4]~DUPLICATE_q  & \VGA|controller|hs [2])) ) ) ) # ( \VGA|controller|hs[0]~DUPLICATE_q  & ( !\VGA|controller|hs[3]~DUPLICATE_q  & 
// ( (!\VGA|controller|hs [5] & (!\VGA|controller|hs[4]~DUPLICATE_q  & ((!\VGA|controller|hs [1]) # (!\VGA|controller|hs [2])))) ) ) ) # ( !\VGA|controller|hs[0]~DUPLICATE_q  & ( !\VGA|controller|hs[3]~DUPLICATE_q  & ( (!\VGA|controller|hs [5] & 
// (!\VGA|controller|hs[4]~DUPLICATE_q  & ((!\VGA|controller|hs [1]) # (!\VGA|controller|hs [2])))) ) ) )

	.dataa(!\VGA|controller|hs [5]),
	.datab(!\VGA|controller|hs [1]),
	.datac(!\VGA|controller|hs[4]~DUPLICATE_q ),
	.datad(!\VGA|controller|hs [2]),
	.datae(!\VGA|controller|hs[0]~DUPLICATE_q ),
	.dataf(!\VGA|controller|hs[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~3 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~3 .lut_mask = 64'hA080A08000050105;
defparam \VGA|dib|verifica|pos~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N51
cyclonev_lcell_comb \VGA|dib|verifica|pos~4 (
// Equation(s):
// \VGA|dib|verifica|pos~4_combout  = ( !\VGA|dib|verifica|pos~3_combout  & ( (\VGA|controller|hs [9] & \VGA|dib|lines~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|hs [9]),
	.datac(!\VGA|dib|lines~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~4 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~4 .lut_mask = 64'h0303030300000000;
defparam \VGA|dib|verifica|pos~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N57
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~0 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~0_combout  = ( \VGA|dib|verifica|pos~4_combout  & ( ((\VGA|dib|verifica|pos~2_combout  & \VGA|dib|verifica|pos[47]~1_combout )) # (\VGA|dib|verifica|pos[49]~0_combout ) ) ) # ( !\VGA|dib|verifica|pos~4_combout  & ( 
// (\VGA|dib|verifica|pos~2_combout  & \VGA|dib|verifica|pos[47]~1_combout ) ) )

	.dataa(!\VGA|dib|verifica|pos~2_combout ),
	.datab(!\VGA|dib|verifica|pos[49]~0_combout ),
	.datac(gnd),
	.datad(!\VGA|dib|verifica|pos[47]~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~0 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~0 .lut_mask = 64'h0055005533773377;
defparam \VGA|dib|draw_mux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N33
cyclonev_lcell_comb \VGA|dib|verifica|pos~5 (
// Equation(s):
// \VGA|dib|verifica|pos~5_combout  = ( !\VGA|controller|hs [9] & ( !\VGA|dib|verifica|pos~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~5 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~5 .lut_mask = 64'hF0F0F0F000000000;
defparam \VGA|dib|verifica|pos~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N54
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~1 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~1_combout  = ( \VGA|controller|hs [7] & ( (\VGA|dib|verifica|pos[49]~0_combout  & (((\VGA|controller|hs [6] & \VGA|dib|verifica|pos~5_combout )) # (\VGA|dib|verifica|pos~2_combout ))) ) ) # ( !\VGA|controller|hs [7] & ( 
// (\VGA|dib|verifica|pos[49]~0_combout  & ((\VGA|dib|verifica|pos~5_combout ) # (\VGA|dib|verifica|pos~2_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos~2_combout ),
	.datab(!\VGA|dib|verifica|pos[49]~0_combout ),
	.datac(!\VGA|controller|hs [6]),
	.datad(!\VGA|dib|verifica|pos~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~1 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~1 .lut_mask = 64'h1133113311131113;
defparam \VGA|dib|draw_mux|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N51
cyclonev_lcell_comb \VGA|dib|verifica|LessThan19~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan19~0_combout  = ( \VGA|controller|vs [3] & ( (\VGA|controller|vs [2] & (\VGA|controller|vs[1]~DUPLICATE_q  & (\VGA|controller|vs [4] & \VGA|controller|vs [0]))) ) )

	.dataa(!\VGA|controller|vs [2]),
	.datab(!\VGA|controller|vs[1]~DUPLICATE_q ),
	.datac(!\VGA|controller|vs [4]),
	.datad(!\VGA|controller|vs [0]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan19~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan19~0 .lut_mask = 64'h0000000000010001;
defparam \VGA|dib|verifica|LessThan19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N48
cyclonev_lcell_comb \VGA|dib|LessThan26~1 (
// Equation(s):
// \VGA|dib|LessThan26~1_combout  = (\VGA|controller|vs [2] & \VGA|controller|vs[1]~DUPLICATE_q )

	.dataa(!\VGA|controller|vs [2]),
	.datab(!\VGA|controller|vs[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|LessThan26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|LessThan26~1 .extended_lut = "off";
defparam \VGA|dib|LessThan26~1 .lut_mask = 64'h1111111111111111;
defparam \VGA|dib|LessThan26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N39
cyclonev_lcell_comb \VGA|dib|verifica|pos[48]~7 (
// Equation(s):
// \VGA|dib|verifica|pos[48]~7_combout  = ( \VGA|dib|LessThan26~1_combout  & ( \VGA|dib|LessThan3~1_combout  & ( (!\VGA|controller|vs [6]) # ((!\VGA|dib|verifica|LessThan19~0_combout  & !\VGA|controller|vs [5])) ) ) ) # ( !\VGA|dib|LessThan26~1_combout  & ( 
// \VGA|dib|LessThan3~1_combout  & ( (!\VGA|dib|verifica|LessThan28~1_combout  & ((!\VGA|controller|vs [6]) # ((!\VGA|dib|verifica|LessThan19~0_combout  & !\VGA|controller|vs [5])))) ) ) )

	.dataa(!\VGA|controller|vs [6]),
	.datab(!\VGA|dib|verifica|LessThan28~1_combout ),
	.datac(!\VGA|dib|verifica|LessThan19~0_combout ),
	.datad(!\VGA|controller|vs [5]),
	.datae(!\VGA|dib|LessThan26~1_combout ),
	.dataf(!\VGA|dib|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos[48]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[48]~7 .extended_lut = "off";
defparam \VGA|dib|verifica|pos[48]~7 .lut_mask = 64'h00000000C888FAAA;
defparam \VGA|dib|verifica|pos[48]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N30
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~5 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~5_combout  = ( \VGA|dib|verifica|pos[48]~7_combout  & ( ((\VGA|dib|verifica|pos~5_combout  & ((!\VGA|controller|hs [7]) # (\VGA|controller|hs [6])))) # (\VGA|dib|verifica|pos~2_combout ) ) )

	.dataa(!\VGA|dib|verifica|pos~2_combout ),
	.datab(!\VGA|controller|hs [7]),
	.datac(!\VGA|controller|hs [6]),
	.datad(!\VGA|dib|verifica|pos~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[48]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~5 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~5 .lut_mask = 64'h0000000055DF55DF;
defparam \VGA|dib|draw_mux|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N57
cyclonev_lcell_comb \VGA|dib|verifica|LessThan24~1 (
// Equation(s):
// \VGA|dib|verifica|LessThan24~1_combout  = ( \VGA|controller|vs [6] & ( (\VGA|controller|vs [7] & ((\VGA|controller|vs [5]) # (\VGA|controller|vs [4]))) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|vs [4]),
	.datac(!\VGA|controller|vs [7]),
	.datad(!\VGA|controller|vs [5]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan24~1 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan24~1 .lut_mask = 64'h00000000030F030F;
defparam \VGA|dib|verifica|LessThan24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N24
cyclonev_lcell_comb \VGA|dib|verifica|LessThan25~2 (
// Equation(s):
// \VGA|dib|verifica|LessThan25~2_combout  = ( !\VGA|controller|vs [7] & ( (!\VGA|controller|vs [5] & (!\VGA|controller|vs [9] & !\VGA|controller|vs [6])) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|vs [5]),
	.datac(!\VGA|controller|vs [9]),
	.datad(!\VGA|controller|vs [6]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan25~2 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan25~2 .lut_mask = 64'hC000C00000000000;
defparam \VGA|dib|verifica|LessThan25~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N30
cyclonev_lcell_comb \VGA|dib|verifica|LessThan24~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan24~0_combout  = (\VGA|controller|vs [7] & \VGA|controller|vs [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|vs [7]),
	.datad(!\VGA|controller|vs [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan24~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan24~0 .lut_mask = 64'h000F000F000F000F;
defparam \VGA|dib|verifica|LessThan24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N54
cyclonev_lcell_comb \VGA|dib|verifica|LessThan25~1 (
// Equation(s):
// \VGA|dib|verifica|LessThan25~1_combout  = ( \VGA|controller|vs [0] & ( (\VGA|controller|vs [4] & (\VGA|controller|vs [3] & \VGA|controller|vs [2])) ) ) # ( !\VGA|controller|vs [0] & ( (\VGA|controller|vs [1] & (\VGA|controller|vs [4] & (\VGA|controller|vs 
// [3] & \VGA|controller|vs [2]))) ) )

	.dataa(!\VGA|controller|vs [1]),
	.datab(!\VGA|controller|vs [4]),
	.datac(!\VGA|controller|vs [3]),
	.datad(!\VGA|controller|vs [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan25~1 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan25~1 .lut_mask = 64'h0001000100030003;
defparam \VGA|dib|verifica|LessThan25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N54
cyclonev_lcell_comb \VGA|dib|verifica|pos[45]~8 (
// Equation(s):
// \VGA|dib|verifica|pos[45]~8_combout  = ( \VGA|dib|verifica|LessThan24~0_combout  & ( \VGA|dib|verifica|LessThan25~1_combout  & ( (\VGA|dib|verifica|LessThan25~0_combout  & ((\VGA|dib|lines~5_combout ) # (\VGA|dib|verifica|LessThan24~1_combout ))) ) ) ) # 
// ( !\VGA|dib|verifica|LessThan24~0_combout  & ( \VGA|dib|verifica|LessThan25~1_combout  & ( (\VGA|dib|verifica|LessThan24~1_combout  & \VGA|dib|verifica|LessThan25~0_combout ) ) ) ) # ( \VGA|dib|verifica|LessThan24~0_combout  & ( 
// !\VGA|dib|verifica|LessThan25~1_combout  & ( (!\VGA|dib|verifica|LessThan25~0_combout  & (((\VGA|dib|verifica|LessThan25~2_combout )))) # (\VGA|dib|verifica|LessThan25~0_combout  & (((\VGA|dib|lines~5_combout )) # (\VGA|dib|verifica|LessThan24~1_combout 
// ))) ) ) ) # ( !\VGA|dib|verifica|LessThan24~0_combout  & ( !\VGA|dib|verifica|LessThan25~1_combout  & ( (!\VGA|dib|verifica|LessThan25~0_combout  & ((\VGA|dib|verifica|LessThan25~2_combout ))) # (\VGA|dib|verifica|LessThan25~0_combout  & 
// (\VGA|dib|verifica|LessThan24~1_combout )) ) ) )

	.dataa(!\VGA|dib|verifica|LessThan24~1_combout ),
	.datab(!\VGA|dib|verifica|LessThan25~0_combout ),
	.datac(!\VGA|dib|lines~5_combout ),
	.datad(!\VGA|dib|verifica|LessThan25~2_combout ),
	.datae(!\VGA|dib|verifica|LessThan24~0_combout ),
	.dataf(!\VGA|dib|verifica|LessThan25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos[45]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[45]~8 .extended_lut = "off";
defparam \VGA|dib|verifica|pos[45]~8 .lut_mask = 64'h11DD13DF11111313;
defparam \VGA|dib|verifica|pos[45]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N48
cyclonev_lcell_comb \VGA|dib|verifica|LessThan26~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan26~0_combout  = ( \VGA|controller|vs [3] & ( (\VGA|controller|vs [5] & \VGA|controller|vs [8]) ) ) # ( !\VGA|controller|vs [3] & ( (\VGA|controller|vs [5] & (\VGA|controller|vs [8] & \VGA|controller|vs [4])) ) )

	.dataa(!\VGA|controller|vs [5]),
	.datab(gnd),
	.datac(!\VGA|controller|vs [8]),
	.datad(!\VGA|controller|vs [4]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan26~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan26~0 .lut_mask = 64'h0005000505050505;
defparam \VGA|dib|verifica|LessThan26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N39
cyclonev_lcell_comb \VGA|dib|verifica|LessThan27~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan27~0_combout  = ( \VGA|controller|vs [2] & ( (\VGA|controller|vs [6] & (\VGA|controller|vs [4] & (\VGA|controller|vs [5] & \VGA|controller|vs [3]))) ) )

	.dataa(!\VGA|controller|vs [6]),
	.datab(!\VGA|controller|vs [4]),
	.datac(!\VGA|controller|vs [5]),
	.datad(!\VGA|controller|vs [3]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan27~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan27~0 .lut_mask = 64'h0000000000010001;
defparam \VGA|dib|verifica|LessThan27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N33
cyclonev_lcell_comb \VGA|dib|verifica|pos[46]~6 (
// Equation(s):
// \VGA|dib|verifica|pos[46]~6_combout  = ( !\VGA|controller|vs [9] & ( \VGA|dib|verifica|LessThan27~0_combout  & ( (!\VGA|controller|vs [8] & \VGA|dib|verifica|LessThan26~0_combout ) ) ) ) # ( !\VGA|controller|vs [9] & ( 
// !\VGA|dib|verifica|LessThan27~0_combout  & ( (!\VGA|controller|vs [8] & (((\VGA|dib|verifica|LessThan26~0_combout )))) # (\VGA|controller|vs [8] & (!\VGA|controller|vs [7] & ((\VGA|dib|verifica|LessThan26~0_combout ) # (\VGA|controller|vs [6])))) ) ) )

	.dataa(!\VGA|controller|vs [8]),
	.datab(!\VGA|controller|vs [6]),
	.datac(!\VGA|controller|vs [7]),
	.datad(!\VGA|dib|verifica|LessThan26~0_combout ),
	.datae(!\VGA|controller|vs [9]),
	.dataf(!\VGA|dib|verifica|LessThan27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos[46]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[46]~6 .extended_lut = "off";
defparam \VGA|dib|verifica|pos[46]~6 .lut_mask = 64'h10FA000000AA0000;
defparam \VGA|dib|verifica|pos[46]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N39
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~4 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~4_combout  = ( \VGA|dib|verifica|pos[48]~7_combout  & ( \VGA|dib|verifica|pos~4_combout  ) ) # ( !\VGA|dib|verifica|pos[48]~7_combout  & ( (\VGA|dib|verifica|pos~4_combout  & ((\VGA|dib|verifica|pos[46]~6_combout ) # 
// (\VGA|dib|verifica|pos[45]~8_combout ))) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos[45]~8_combout ),
	.datac(!\VGA|dib|verifica|pos~4_combout ),
	.datad(!\VGA|dib|verifica|pos[46]~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[48]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~4 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~4 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \VGA|dib|draw_mux|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N36
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~6 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~6_combout  = ( \VGA|controller|hs [7] & ( (\VGA|dib|verifica|pos[45]~8_combout  & (((\VGA|controller|hs [6] & \VGA|dib|verifica|pos~5_combout )) # (\VGA|dib|verifica|pos~2_combout ))) ) ) # ( !\VGA|controller|hs [7] & ( 
// (\VGA|dib|verifica|pos[45]~8_combout  & ((\VGA|dib|verifica|pos~5_combout ) # (\VGA|dib|verifica|pos~2_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos~2_combout ),
	.datab(!\VGA|dib|verifica|pos[45]~8_combout ),
	.datac(!\VGA|controller|hs [6]),
	.datad(!\VGA|dib|verifica|pos~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~6 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~6 .lut_mask = 64'h1133113311131113;
defparam \VGA|dib|draw_mux|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N33
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~3 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~3_combout  = ( \VGA|controller|hs [6] & ( (\VGA|dib|verifica|pos[46]~6_combout  & ((\VGA|dib|verifica|pos~5_combout ) # (\VGA|dib|verifica|pos~2_combout ))) ) ) # ( !\VGA|controller|hs [6] & ( (\VGA|dib|verifica|pos[46]~6_combout  
// & (((!\VGA|controller|hs [7] & \VGA|dib|verifica|pos~5_combout )) # (\VGA|dib|verifica|pos~2_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos~2_combout ),
	.datab(!\VGA|controller|hs [7]),
	.datac(!\VGA|dib|verifica|pos[46]~6_combout ),
	.datad(!\VGA|dib|verifica|pos~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~3 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~3 .lut_mask = 64'h050D050D050F050F;
defparam \VGA|dib|draw_mux|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N0
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~7 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~7_combout  = ( !\VGA|dib|draw_mux|Equal0~3_combout  & ( (!\VGA|dib|draw_mux|Equal0~5_combout  & (!\VGA|dib|draw_mux|Equal0~4_combout  & !\VGA|dib|draw_mux|Equal0~6_combout )) ) )

	.dataa(!\VGA|dib|draw_mux|Equal0~5_combout ),
	.datab(!\VGA|dib|draw_mux|Equal0~4_combout ),
	.datac(!\VGA|dib|draw_mux|Equal0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~7 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~7 .lut_mask = 64'h8080808000000000;
defparam \VGA|dib|draw_mux|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N12
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~2 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~2_combout  = ( \VGA|controller|hs [8] & ( \VGA|controller|hs [6] & ( (\VGA|dib|verifica|pos[47]~1_combout  & (!\VGA|controller|hs [9] & !\VGA|dib|verifica|pos~3_combout )) ) ) ) # ( !\VGA|controller|hs [8] & ( \VGA|controller|hs 
// [6] & ( (\VGA|dib|verifica|pos[47]~1_combout  & (!\VGA|dib|verifica|pos~3_combout  & ((!\VGA|controller|hs [9]) # (!\VGA|controller|hs [7])))) ) ) ) # ( \VGA|controller|hs [8] & ( !\VGA|controller|hs [6] & ( (\VGA|dib|verifica|pos[47]~1_combout  & 
// (!\VGA|controller|hs [9] & (!\VGA|dib|verifica|pos~3_combout  & !\VGA|controller|hs [7]))) ) ) ) # ( !\VGA|controller|hs [8] & ( !\VGA|controller|hs [6] & ( (\VGA|dib|verifica|pos[47]~1_combout  & (!\VGA|dib|verifica|pos~3_combout  & !\VGA|controller|hs 
// [7])) ) ) )

	.dataa(!\VGA|dib|verifica|pos[47]~1_combout ),
	.datab(!\VGA|controller|hs [9]),
	.datac(!\VGA|dib|verifica|pos~3_combout ),
	.datad(!\VGA|controller|hs [7]),
	.datae(!\VGA|controller|hs [8]),
	.dataf(!\VGA|controller|hs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~2 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~2 .lut_mask = 64'h5000400050404040;
defparam \VGA|dib|draw_mux|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N21
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal1~0 (
// Equation(s):
// \VGA|dib|draw_mux|Equal1~0_combout  = ( !\VGA|dib|draw_mux|Equal0~2_combout  & ( (!\VGA|dib|lines~17_combout  & (!\VGA|dib|draw_mux|Equal0~0_combout  & (!\VGA|dib|draw_mux|Equal0~1_combout  & \VGA|dib|draw_mux|Equal0~7_combout ))) ) )

	.dataa(!\VGA|dib|lines~17_combout ),
	.datab(!\VGA|dib|draw_mux|Equal0~0_combout ),
	.datac(!\VGA|dib|draw_mux|Equal0~1_combout ),
	.datad(!\VGA|dib|draw_mux|Equal0~7_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal1~0 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal1~0 .lut_mask = 64'h0080008000000000;
defparam \VGA|dib|draw_mux|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N18
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~8 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~8_combout  = ( !\VGA|dib|draw_mux|Equal0~2_combout  & ( (\VGA|dib|lines~17_combout  & (!\VGA|dib|draw_mux|Equal0~0_combout  & (\VGA|dib|draw_mux|Equal0~7_combout  & !\VGA|dib|draw_mux|Equal0~1_combout ))) ) )

	.dataa(!\VGA|dib|lines~17_combout ),
	.datab(!\VGA|dib|draw_mux|Equal0~0_combout ),
	.datac(!\VGA|dib|draw_mux|Equal0~7_combout ),
	.datad(!\VGA|dib|draw_mux|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~8 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~8 .lut_mask = 64'h0400040000000000;
defparam \VGA|dib|draw_mux|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
